// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Mon May  6 14:35:01 2024
// Host        : Vulcan running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_0/bd_d92b_csc_0_sim_netlist.v
// Design      : bd_d92b_csc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx485tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_d92b_csc_0,bd_d92b_csc_0_v_csc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_d92b_csc_0_v_csc,Vivado 2023.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_d92b_csc_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [8:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [8:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 9, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148437500, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148437500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [39:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [4:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [4:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 5, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148437500, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [39:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [4:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [4:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 5, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148437500, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [35:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [39:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [39:36]NLW_inst_m_axis_video_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [4:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [4:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDATA[39] = \<const0> ;
  assign m_axis_video_TDATA[38] = \<const0> ;
  assign m_axis_video_TDATA[37] = \<const0> ;
  assign m_axis_video_TDATA[36] = \<const0> ;
  assign m_axis_video_TDATA[35:0] = \^m_axis_video_TDATA [35:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const1> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  bd_d92b_csc_0_v_csc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA({NLW_inst_m_axis_video_TDATA_UNCONNECTED[39:36],\^m_axis_video_TDATA }),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[4:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[4:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA({1'b0,1'b0,1'b0,1'b0,s_axis_video_TDATA[35:0]}),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module bd_d92b_csc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    \ap_CS_fsm_reg[0]_0 ,
    \cond_reg_343_reg[0]_0 ,
    CO,
    Q,
    AXIvideo2MultiPixStream_U0_ap_ready,
    AXIvideo2MultiPixStream_U0_ap_idle,
    in,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    mOutPtr0,
    \ap_CS_fsm_reg[4]_2 ,
    mOutPtr0_0,
    mOutPtr16_out,
    push,
    mOutPtr0__0,
    ap_clk,
    ap_rst_n_inv,
    \cond_reg_343_reg[0]_1 ,
    stream_in_full_n,
    ap_rst_n,
    s_axis_video_TVALID,
    \ap_CS_fsm_reg[0]_1 ,
    HwReg_width_c12_channel_empty_n,
    HwReg_height_c14_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c13_full_n,
    HwReg_width_c11_full_n,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    push_1,
    mOutPtr,
    push_2,
    mOutPtr_3,
    full_n_reg,
    full_n_reg_0,
    HwReg_width_c12_channel_full_n,
    push_4,
    mOutPtr_5,
    ap_sync_reg_channel_write_HwReg_height_c14_channel,
    HwReg_height_c14_channel_full_n,
    pop,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    HwReg_InVideoFormat_channel_full_n,
    D,
    s_axis_video_TDATA,
    \d_read_reg_22_reg[11] );
  output \B_V_data_1_state_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \cond_reg_343_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]Q;
  output AXIvideo2MultiPixStream_U0_ap_ready;
  output AXIvideo2MultiPixStream_U0_ap_idle;
  output [35:0]in;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output mOutPtr0;
  output \ap_CS_fsm_reg[4]_2 ;
  output mOutPtr0_0;
  output mOutPtr16_out;
  output push;
  output mOutPtr0__0;
  input ap_clk;
  input ap_rst_n_inv;
  input \cond_reg_343_reg[0]_1 ;
  input stream_in_full_n;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input \ap_CS_fsm_reg[0]_1 ;
  input HwReg_width_c12_channel_empty_n;
  input HwReg_height_c14_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c13_full_n;
  input HwReg_width_c11_full_n;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input push_1;
  input [0:0]mOutPtr;
  input push_2;
  input [0:0]mOutPtr_3;
  input full_n_reg;
  input full_n_reg_0;
  input HwReg_width_c12_channel_full_n;
  input push_4;
  input [0:0]mOutPtr_5;
  input ap_sync_reg_channel_write_HwReg_height_c14_channel;
  input HwReg_height_c14_channel_full_n;
  input pop;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input HwReg_InVideoFormat_channel_full_n;
  input [11:0]D;
  input [35:0]s_axis_video_TDATA;
  input [11:0]\d_read_reg_22_reg[11] ;

  wire AXIvideo2MultiPixStream_U0_ap_idle;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_height_c13_full_n;
  wire HwReg_height_c14_channel_empty_n;
  wire HwReg_height_c14_channel_full_n;
  wire HwReg_width_c11_full_n;
  wire HwReg_width_c12_channel_empty_n;
  wire HwReg_width_c12_channel_full_n;
  wire [1:0]Q;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_8 ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c14_channel;
  wire [35:0]axi_data_13_fu_96;
  wire axi_last_2_reg_164;
  wire [11:0]cols_reg_353;
  wire \cond_reg_343_reg[0]_0 ;
  wire \cond_reg_343_reg[0]_1 ;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_70;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_71;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_72;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_73;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_74;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_75;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_76;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_77;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_78;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_79;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_80;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_81;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_82;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_83;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_84;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;
  wire [11:0]grp_reg_unsigned_short_s_fu_257_ap_return;
  wire [11:0]grp_reg_unsigned_short_s_fu_262_ap_return;
  wire \i_fu_100[0]_i_3_n_5 ;
  wire [11:0]i_fu_100_reg;
  wire \i_fu_100_reg[0]_i_2_n_10 ;
  wire \i_fu_100_reg[0]_i_2_n_11 ;
  wire \i_fu_100_reg[0]_i_2_n_12 ;
  wire \i_fu_100_reg[0]_i_2_n_5 ;
  wire \i_fu_100_reg[0]_i_2_n_6 ;
  wire \i_fu_100_reg[0]_i_2_n_7 ;
  wire \i_fu_100_reg[0]_i_2_n_8 ;
  wire \i_fu_100_reg[0]_i_2_n_9 ;
  wire \i_fu_100_reg[4]_i_1_n_10 ;
  wire \i_fu_100_reg[4]_i_1_n_11 ;
  wire \i_fu_100_reg[4]_i_1_n_12 ;
  wire \i_fu_100_reg[4]_i_1_n_5 ;
  wire \i_fu_100_reg[4]_i_1_n_6 ;
  wire \i_fu_100_reg[4]_i_1_n_7 ;
  wire \i_fu_100_reg[4]_i_1_n_8 ;
  wire \i_fu_100_reg[4]_i_1_n_9 ;
  wire \i_fu_100_reg[8]_i_1_n_10 ;
  wire \i_fu_100_reg[8]_i_1_n_11 ;
  wire \i_fu_100_reg[8]_i_1_n_12 ;
  wire \i_fu_100_reg[8]_i_1_n_6 ;
  wire \i_fu_100_reg[8]_i_1_n_7 ;
  wire \i_fu_100_reg[8]_i_1_n_8 ;
  wire \i_fu_100_reg[8]_i_1_n_9 ;
  wire [35:0]in;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire [0:0]mOutPtr_3;
  wire [0:0]mOutPtr_5;
  wire [35:0]p_0_in;
  wire [35:0]p_1_in;
  wire pop;
  wire push;
  wire push_1;
  wire push_2;
  wire push_4;
  wire regslice_both_s_axis_video_V_last_V_U_n_5;
  wire regslice_both_s_axis_video_V_user_V_U_n_5;
  wire [11:0]rows_reg_348;
  wire [35:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire sof_reg_83;
  wire stream_in_full_n;
  wire [11:0]tmp_1_fu_289_p4;
  wire [11:0]tmp_s_fu_268_p4;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(HwReg_width_c12_channel_empty_n),
        .I2(HwReg_height_c14_channel_empty_n),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .I4(HwReg_height_c13_full_n),
        .I5(HwReg_width_c11_full_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(i_fu_100_reg[9]),
        .I1(rows_reg_348[9]),
        .I2(i_fu_100_reg[10]),
        .I3(rows_reg_348[10]),
        .I4(rows_reg_348[11]),
        .I5(i_fu_100_reg[11]),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(i_fu_100_reg[6]),
        .I1(rows_reg_348[6]),
        .I2(i_fu_100_reg[7]),
        .I3(rows_reg_348[7]),
        .I4(rows_reg_348[8]),
        .I5(i_fu_100_reg[8]),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(i_fu_100_reg[3]),
        .I1(rows_reg_348[3]),
        .I2(i_fu_100_reg[4]),
        .I3(rows_reg_348[4]),
        .I4(rows_reg_348[5]),
        .I5(i_fu_100_reg[5]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(i_fu_100_reg[2]),
        .I1(rows_reg_348[2]),
        .I2(i_fu_100_reg[0]),
        .I3(rows_reg_348[0]),
        .I4(rows_reg_348[1]),
        .I5(i_fu_100_reg[1]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[5]_i_2_n_6 ,\ap_CS_fsm_reg[5]_i_2_n_7 ,\ap_CS_fsm_reg[5]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_3_n_5 ,\ap_CS_fsm[5]_i_4_n_5 ,\ap_CS_fsm[5]_i_5_n_5 ,\ap_CS_fsm[5]_i_6_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  FDRE \axi_data_13_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[0]),
        .Q(axi_data_13_fu_96[0]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[10]),
        .Q(axi_data_13_fu_96[10]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[11]),
        .Q(axi_data_13_fu_96[11]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[12]),
        .Q(axi_data_13_fu_96[12]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[13]),
        .Q(axi_data_13_fu_96[13]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[14]),
        .Q(axi_data_13_fu_96[14]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[15]),
        .Q(axi_data_13_fu_96[15]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[16]),
        .Q(axi_data_13_fu_96[16]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[17]),
        .Q(axi_data_13_fu_96[17]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[18]),
        .Q(axi_data_13_fu_96[18]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[19]),
        .Q(axi_data_13_fu_96[19]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[1]),
        .Q(axi_data_13_fu_96[1]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[20]),
        .Q(axi_data_13_fu_96[20]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[21]),
        .Q(axi_data_13_fu_96[21]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[22]),
        .Q(axi_data_13_fu_96[22]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[23]),
        .Q(axi_data_13_fu_96[23]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[24] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[24]),
        .Q(axi_data_13_fu_96[24]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[25] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[25]),
        .Q(axi_data_13_fu_96[25]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[26] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[26]),
        .Q(axi_data_13_fu_96[26]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[27] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[27]),
        .Q(axi_data_13_fu_96[27]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[28] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[28]),
        .Q(axi_data_13_fu_96[28]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[29] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[29]),
        .Q(axi_data_13_fu_96[29]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[2]),
        .Q(axi_data_13_fu_96[2]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[30] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[30]),
        .Q(axi_data_13_fu_96[30]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[31] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[31]),
        .Q(axi_data_13_fu_96[31]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[32] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[32]),
        .Q(axi_data_13_fu_96[32]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[33] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[33]),
        .Q(axi_data_13_fu_96[33]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[34] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[34]),
        .Q(axi_data_13_fu_96[34]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[35] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[35]),
        .Q(axi_data_13_fu_96[35]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[3]),
        .Q(axi_data_13_fu_96[3]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[4]),
        .Q(axi_data_13_fu_96[4]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[5]),
        .Q(axi_data_13_fu_96[5]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[6]),
        .Q(axi_data_13_fu_96[6]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[7]),
        .Q(axi_data_13_fu_96[7]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[8]),
        .Q(axi_data_13_fu_96[8]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .D(p_1_in[9]),
        .Q(axi_data_13_fu_96[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_12),
        .Q(axi_last_2_reg_164),
        .R(1'b0));
  FDRE \cols_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[0]),
        .Q(cols_reg_353[0]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[10]),
        .Q(cols_reg_353[10]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[11]),
        .Q(cols_reg_353[11]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[1]),
        .Q(cols_reg_353[1]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[2]),
        .Q(cols_reg_353[2]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[3]),
        .Q(cols_reg_353[3]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[4]),
        .Q(cols_reg_353[4]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[5]),
        .Q(cols_reg_353[5]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[6]),
        .Q(cols_reg_353[6]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[7]),
        .Q(cols_reg_353[7]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[8]),
        .Q(cols_reg_353[8]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[9]),
        .Q(cols_reg_353[9]),
        .R(1'b0));
  FDRE \cond_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_343_reg[0]_1 ),
        .Q(\cond_reg_343_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_width_c12_channel_empty_n),
        .I3(full_n_reg),
        .I4(full_n_reg_0),
        .I5(HwReg_width_c12_channel_full_n),
        .O(mOutPtr0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    full_n_i_3__0
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_height_c14_channel_empty_n),
        .I3(full_n_reg),
        .I4(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .I5(HwReg_height_c14_channel_full_n),
        .O(mOutPtr0_0));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__2
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I4(full_n_reg),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(mOutPtr0__0));
  bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225
       (.D({ap_NS_fsm[8],ap_NS_fsm[4]}),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_10),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_13_fu_96_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_150(sof_reg_150),
        .\sof_reg_150_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_10),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_164(axi_last_2_reg_164),
        .\axi_last_2_reg_164_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_12),
        .\axi_last_2_reg_164_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9),
        .grp_reg_unsigned_short_s_fu_257_ap_ce(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_83(sof_reg_83),
        .\sof_reg_83_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_84),
        .B_V_data_1_sel_rd_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9),
        .CO(CO),
        .D({grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8,ap_NS_fsm[5]}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,Q[1]}),
        .\ap_CS_fsm_reg[4] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_83),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_100_reg[35]_0 ({tmp_s_fu_268_p4,tmp_1_fu_289_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_70,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_71,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_72,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_73,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_74,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_75,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_76,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_77,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_78,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_79,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_80,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_81}),
        .\axi_data_fu_100_reg[35]_1 (p_0_in),
        .\axi_last_fu_104_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_5),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_82),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .icmp_ln545_fu_217_p2_carry_i_1(cols_reg_353),
        .in(in),
        .mOutPtr16_out(mOutPtr16_out),
        .mul_ln196_reg_1217_reg(\cond_reg_343_reg[0]_0 ),
        .pop(pop),
        .push(push),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_150(sof_reg_150),
        .stream_in_full_n(stream_in_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_83),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_d92b_csc_0_reg_unsigned_short_s_77 grp_reg_unsigned_short_s_fu_257
       (.D(grp_reg_unsigned_short_s_fu_257_ap_return),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ),
        .grp_reg_unsigned_short_s_fu_257_ap_ce(grp_reg_unsigned_short_s_fu_257_ap_ce));
  bd_d92b_csc_0_reg_unsigned_short_s_78 grp_reg_unsigned_short_s_fu_262
       (.D(D),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (grp_reg_unsigned_short_s_fu_262_ap_return));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_100[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_100[0]_i_3 
       (.I0(i_fu_100_reg[0]),
        .O(\i_fu_100[0]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_12 ),
        .Q(i_fu_100_reg[0]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_100_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_100_reg[0]_i_2_n_5 ,\i_fu_100_reg[0]_i_2_n_6 ,\i_fu_100_reg[0]_i_2_n_7 ,\i_fu_100_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_100_reg[0]_i_2_n_9 ,\i_fu_100_reg[0]_i_2_n_10 ,\i_fu_100_reg[0]_i_2_n_11 ,\i_fu_100_reg[0]_i_2_n_12 }),
        .S({i_fu_100_reg[3:1],\i_fu_100[0]_i_3_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_10 ),
        .Q(i_fu_100_reg[10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_9 ),
        .Q(i_fu_100_reg[11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_11 ),
        .Q(i_fu_100_reg[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_10 ),
        .Q(i_fu_100_reg[2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_9 ),
        .Q(i_fu_100_reg[3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_12 ),
        .Q(i_fu_100_reg[4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_100_reg[4]_i_1 
       (.CI(\i_fu_100_reg[0]_i_2_n_5 ),
        .CO({\i_fu_100_reg[4]_i_1_n_5 ,\i_fu_100_reg[4]_i_1_n_6 ,\i_fu_100_reg[4]_i_1_n_7 ,\i_fu_100_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_100_reg[4]_i_1_n_9 ,\i_fu_100_reg[4]_i_1_n_10 ,\i_fu_100_reg[4]_i_1_n_11 ,\i_fu_100_reg[4]_i_1_n_12 }),
        .S(i_fu_100_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_11 ),
        .Q(i_fu_100_reg[5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_10 ),
        .Q(i_fu_100_reg[6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_9 ),
        .Q(i_fu_100_reg[7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_12 ),
        .Q(i_fu_100_reg[8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_100_reg[8]_i_1 
       (.CI(\i_fu_100_reg[4]_i_1_n_5 ),
        .CO({\NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_100_reg[8]_i_1_n_6 ,\i_fu_100_reg[8]_i_1_n_7 ,\i_fu_100_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_100_reg[8]_i_1_n_9 ,\i_fu_100_reg[8]_i_1_n_10 ,\i_fu_100_reg[8]_i_1_n_11 ,\i_fu_100_reg[8]_i_1_n_12 }),
        .S(i_fu_100_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_11 ),
        .Q(i_fu_100_reg[9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    int_ap_idle_i_11
       (.I0(Q[0]),
        .I1(HwReg_width_c12_channel_empty_n),
        .I2(HwReg_height_c14_channel_empty_n),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .O(AXIvideo2MultiPixStream_U0_ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(push_1),
        .I4(mOutPtr),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_width_c12_channel_empty_n),
        .I3(push_2),
        .I4(mOutPtr_3),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(HwReg_height_c14_channel_empty_n),
        .I3(push_4),
        .I4(mOutPtr_5),
        .O(\ap_CS_fsm_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2 
       (.I0(CO),
        .I1(Q[1]),
        .O(AXIvideo2MultiPixStream_U0_ap_ready));
  bd_d92b_csc_0_regslice_both_79 regslice_both_s_axis_video_V_data_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_84),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(p_1_in),
        .Q(axi_data_13_fu_96),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_13_fu_96_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_82),
        .\axi_data_13_fu_96_reg[35] (p_0_in),
        .\axi_data_13_fu_96_reg[35]_0 ({tmp_s_fu_268_p4,tmp_1_fu_289_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_70,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_71,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_72,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_73,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_74,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_75,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_76,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_77,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_78,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_79,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_80,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_81}),
        .\axi_data_fu_100_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  bd_d92b_csc_0_regslice_both__parameterized1_80 regslice_both_s_axis_video_V_last_V_U
       (.B_V_data_1_sel0(B_V_data_1_sel0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_164(axi_last_2_reg_164),
        .\axi_last_2_reg_164_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_5),
        .\axi_last_fu_104_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  bd_d92b_csc_0_regslice_both__parameterized1_81 regslice_both_s_axis_video_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .sof_reg_83(sof_reg_83),
        .\sof_reg_83_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10));
  FDRE \rows_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[0]),
        .Q(rows_reg_348[0]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[10]),
        .Q(rows_reg_348[10]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[11]),
        .Q(rows_reg_348[11]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[1]),
        .Q(rows_reg_348[1]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[2]),
        .Q(rows_reg_348[2]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[3]),
        .Q(rows_reg_348[3]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[4]),
        .Q(rows_reg_348[4]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[5]),
        .Q(rows_reg_348[5]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[6]),
        .Q(rows_reg_348[6]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[7]),
        .Q(rows_reg_348[7]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[8]),
        .Q(rows_reg_348[8]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[9]),
        .Q(rows_reg_348[9]),
        .R(1'b0));
  FDRE \sof_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11),
        .Q(sof_reg_150),
        .R(1'b0));
endmodule

module bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    E,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
    \ap_CS_fsm_reg[7] ,
    \sof_reg_150_reg[0] ,
    ap_done_cache_reg,
    ap_rst_n_inv,
    ap_clk,
    \axi_data_13_fu_96_reg[0] ,
    Q,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    sof_reg_150);
  output ap_loop_init_int;
  output [0:0]E;
  output [1:0]D;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  output \ap_CS_fsm_reg[7] ;
  output \sof_reg_150_reg[0] ;
  output ap_done_cache_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input \axi_data_13_fu_96_reg[0] ;
  input [2:0]Q;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_150;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_13_fu_96_reg[0] ;
  wire axi_last_reg_84;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire \sof_reg_150_reg[0] ;

  FDRE \axi_last_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(axi_last_reg_84),
        .R(1'b0));
  bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_84 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_13_fu_96_reg[0] (\axi_data_13_fu_96_reg[0] ),
        .axi_last_reg_84(axi_last_reg_84),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_150(sof_reg_150),
        .\sof_reg_150_reg[0] (\sof_reg_150_reg[0] ));
endmodule

module bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (sof_reg_83,
    D,
    grp_reg_unsigned_short_s_fu_257_ap_ce,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg,
    ap_loop_init_int_reg,
    \ap_CS_fsm_reg[1] ,
    \axi_last_2_reg_164_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \sof_reg_83_reg[0]_0 ,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
    Q,
    s_axis_video_TLAST_int_regslice,
    axi_last_2_reg_164,
    \axi_last_2_reg_164_reg[0]_0 );
  output sof_reg_83;
  output [1:0]D;
  output grp_reg_unsigned_short_s_fu_257_ap_ce;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  output ap_loop_init_int_reg;
  output \ap_CS_fsm_reg[1] ;
  output \axi_last_2_reg_164_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \sof_reg_83_reg[0]_0 ;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  input [2:0]Q;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_2_reg_164;
  input \axi_last_2_reg_164_reg[0]_0 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_164;
  wire \axi_last_2_reg_164_reg[0] ;
  wire \axi_last_2_reg_164_reg[0]_0 ;
  wire axi_last_fu_54;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_83;
  wire \sof_reg_83_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hFFE2)) 
    \axi_last_2_reg_164[0]_i_1 
       (.I0(axi_last_2_reg_164),
        .I1(Q[2]),
        .I2(axi_last_fu_54),
        .I3(\axi_last_2_reg_164_reg[0]_0 ),
        .O(\axi_last_2_reg_164_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(axi_last_fu_54),
        .R(1'b0));
  bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_83 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_fu_54(axi_last_fu_54),
        .\axi_last_fu_54_reg[0] (sof_reg_83),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_reg_unsigned_short_s_fu_257_ap_ce(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE \sof_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_83_reg[0]_0 ),
        .Q(sof_reg_83),
        .R(1'b0));
endmodule

module bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    B_V_data_1_sel0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
    D,
    in,
    \axi_data_fu_100_reg[35]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg,
    \ap_CS_fsm_reg[4] ,
    B_V_data_1_sel_rd_reg,
    mOutPtr16_out,
    push,
    \axi_last_fu_104_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    stream_in_full_n,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    Q,
    B_V_data_1_sel_rd_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
    s_axis_video_TVALID_int_regslice,
    CO,
    icmp_ln545_fu_217_p2_carry_i_1,
    mul_ln196_reg_1217_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    ap_loop_init_int,
    B_V_data_1_sel,
    pop,
    sof_reg_150,
    \axi_data_fu_100_reg[35]_1 );
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  output B_V_data_1_sel0;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  output [1:0]D;
  output [35:0]in;
  output [35:0]\axi_data_fu_100_reg[35]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg;
  output \ap_CS_fsm_reg[4] ;
  output B_V_data_1_sel_rd_reg;
  output mOutPtr16_out;
  output push;
  input \axi_last_fu_104_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input stream_in_full_n;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input [2:0]Q;
  input B_V_data_1_sel_rd_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  input s_axis_video_TVALID_int_regslice;
  input [0:0]CO;
  input [11:0]icmp_ln545_fu_217_p2_carry_i_1;
  input mul_ln196_reg_1217_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input ap_loop_init_int;
  input B_V_data_1_sel;
  input pop;
  input sof_reg_150;
  input [35:0]\axi_data_fu_100_reg[35]_1 ;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire B_V_data_1_sel_rd_reg_0;
  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_3_n_5;
  wire ap_enable_reg_pp0_iter1_i_4_n_5;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire [35:0]\axi_data_fu_100_reg[35]_0 ;
  wire [35:0]\axi_data_fu_100_reg[35]_1 ;
  wire axi_last_fu_1043_out;
  wire \axi_last_fu_104_reg[0]_0 ;
  wire \axi_last_fu_104_reg_n_5_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire icmp_ln545_fu_217_p2;
  wire [11:0]icmp_ln545_fu_217_p2_carry_i_1;
  wire icmp_ln545_fu_217_p2_carry_n_6;
  wire icmp_ln545_fu_217_p2_carry_n_7;
  wire icmp_ln545_fu_217_p2_carry_n_8;
  wire \icmp_ln545_reg_357_reg_n_5_[0] ;
  wire [35:0]in;
  wire [11:0]j_4_fu_223_p2;
  wire j_4_fu_223_p2_carry__0_n_5;
  wire j_4_fu_223_p2_carry__0_n_6;
  wire j_4_fu_223_p2_carry__0_n_7;
  wire j_4_fu_223_p2_carry__0_n_8;
  wire j_4_fu_223_p2_carry__1_n_7;
  wire j_4_fu_223_p2_carry__1_n_8;
  wire j_4_fu_223_p2_carry_n_5;
  wire j_4_fu_223_p2_carry_n_6;
  wire j_4_fu_223_p2_carry_n_7;
  wire j_4_fu_223_p2_carry_n_8;
  wire j_fu_96;
  wire \j_fu_96_reg_n_5_[0] ;
  wire \j_fu_96_reg_n_5_[10] ;
  wire \j_fu_96_reg_n_5_[11] ;
  wire \j_fu_96_reg_n_5_[1] ;
  wire \j_fu_96_reg_n_5_[2] ;
  wire \j_fu_96_reg_n_5_[3] ;
  wire \j_fu_96_reg_n_5_[4] ;
  wire \j_fu_96_reg_n_5_[5] ;
  wire \j_fu_96_reg_n_5_[6] ;
  wire \j_fu_96_reg_n_5_[7] ;
  wire \j_fu_96_reg_n_5_[8] ;
  wire \j_fu_96_reg_n_5_[9] ;
  wire mOutPtr16_out;
  wire mul_ln196_reg_1217_reg;
  wire pop;
  wire push;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire stream_in_full_n;
  wire [3:0]NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_j_4_fu_223_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_j_4_fu_223_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\axi_data_fu_100_reg[35]_0 [24]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [34]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [35]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [0]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [1]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [2]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [3]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [4]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [5]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [6]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [7]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [25]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [8]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [9]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [10]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [11]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [12]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [13]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [14]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [15]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [16]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [17]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [26]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [18]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [19]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [20]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [21]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [22]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [23]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [27]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [28]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [29]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [30]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [31]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [32]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[35]_0 [33]),
        .I1(mul_ln196_reg_1217_reg),
        .I2(\axi_data_fu_100_reg[35]_0 [9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(stream_in_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln545_reg_357_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_4
       (.I0(\axi_last_fu_104_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln545_reg_357_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_data_13_fu_96[35]_i_5 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [0]),
        .Q(\axi_data_fu_100_reg[35]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [10]),
        .Q(\axi_data_fu_100_reg[35]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [11]),
        .Q(\axi_data_fu_100_reg[35]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [12]),
        .Q(\axi_data_fu_100_reg[35]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [13]),
        .Q(\axi_data_fu_100_reg[35]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [14]),
        .Q(\axi_data_fu_100_reg[35]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [15]),
        .Q(\axi_data_fu_100_reg[35]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [16]),
        .Q(\axi_data_fu_100_reg[35]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [17]),
        .Q(\axi_data_fu_100_reg[35]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [18]),
        .Q(\axi_data_fu_100_reg[35]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [19]),
        .Q(\axi_data_fu_100_reg[35]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [1]),
        .Q(\axi_data_fu_100_reg[35]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [20]),
        .Q(\axi_data_fu_100_reg[35]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [21]),
        .Q(\axi_data_fu_100_reg[35]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [22]),
        .Q(\axi_data_fu_100_reg[35]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [23]),
        .Q(\axi_data_fu_100_reg[35]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[24] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [24]),
        .Q(\axi_data_fu_100_reg[35]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[25] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [25]),
        .Q(\axi_data_fu_100_reg[35]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[26] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [26]),
        .Q(\axi_data_fu_100_reg[35]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[27] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [27]),
        .Q(\axi_data_fu_100_reg[35]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[28] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [28]),
        .Q(\axi_data_fu_100_reg[35]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[29] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [29]),
        .Q(\axi_data_fu_100_reg[35]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [2]),
        .Q(\axi_data_fu_100_reg[35]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[30] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [30]),
        .Q(\axi_data_fu_100_reg[35]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[31] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [31]),
        .Q(\axi_data_fu_100_reg[35]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[32] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [32]),
        .Q(\axi_data_fu_100_reg[35]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[33] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [33]),
        .Q(\axi_data_fu_100_reg[35]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[34] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [34]),
        .Q(\axi_data_fu_100_reg[35]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[35] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [35]),
        .Q(\axi_data_fu_100_reg[35]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [3]),
        .Q(\axi_data_fu_100_reg[35]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [4]),
        .Q(\axi_data_fu_100_reg[35]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [5]),
        .Q(\axi_data_fu_100_reg[35]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [6]),
        .Q(\axi_data_fu_100_reg[35]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [7]),
        .Q(\axi_data_fu_100_reg[35]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [8]),
        .Q(\axi_data_fu_100_reg[35]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[35]_1 [9]),
        .Q(\axi_data_fu_100_reg[35]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_last_fu_104_reg[0]_0 ),
        .Q(\axi_last_fu_104_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .R(1'b0));
  bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_82 flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(B_V_data_1_sel_rd_reg),
        .B_V_data_1_sel_rd_reg_0(B_V_data_1_sel_rd_reg_0),
        .\B_V_data_1_state_reg[0] (axi_last_fu_1043_out),
        .\B_V_data_1_state_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_33),
        .CO(icmp_ln545_fu_217_p2),
        .D(D),
        .E(j_fu_96),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_i_3_n_5),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_i_4_n_5),
        .ap_loop_init_int_reg_0(j_4_fu_223_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_3(ap_sig_allocacmp_j_3),
        .\axi_last_fu_104_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\axi_last_fu_104_reg[0]_0 (\icmp_ln545_reg_357_reg_n_5_[0] ),
        .\eol_reg_177_reg[0] (\axi_last_fu_104_reg_n_5_[0] ),
        .\eol_reg_177_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(CO),
        .icmp_ln545_fu_217_p2_carry_i_1_0(icmp_ln545_fu_217_p2_carry_i_1),
        .\j_fu_96_reg[11] ({\j_fu_96_reg_n_5_[11] ,\j_fu_96_reg_n_5_[10] ,\j_fu_96_reg_n_5_[9] ,\j_fu_96_reg_n_5_[8] ,\j_fu_96_reg_n_5_[7] ,\j_fu_96_reg_n_5_[6] ,\j_fu_96_reg_n_5_[5] ,\j_fu_96_reg_n_5_[4] ,\j_fu_96_reg_n_5_[3] ,\j_fu_96_reg_n_5_[2] ,\j_fu_96_reg_n_5_[1] ,\j_fu_96_reg_n_5_[0] }),
        .mOutPtr16_out(mOutPtr16_out),
        .pop(pop),
        .push(push),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_150(sof_reg_150),
        .stream_in_full_n(stream_in_full_n));
  CARRY4 icmp_ln545_fu_217_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln545_fu_217_p2,icmp_ln545_fu_217_p2_carry_n_6,icmp_ln545_fu_217_p2_carry_n_7,icmp_ln545_fu_217_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}));
  FDRE \icmp_ln545_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\icmp_ln545_reg_357_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_223_p2_carry
       (.CI(1'b0),
        .CO({j_4_fu_223_p2_carry_n_5,j_4_fu_223_p2_carry_n_6,j_4_fu_223_p2_carry_n_7,j_4_fu_223_p2_carry_n_8}),
        .CYINIT(ap_sig_allocacmp_j_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_223_p2[4:1]),
        .S(ap_sig_allocacmp_j_3[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_223_p2_carry__0
       (.CI(j_4_fu_223_p2_carry_n_5),
        .CO({j_4_fu_223_p2_carry__0_n_5,j_4_fu_223_p2_carry__0_n_6,j_4_fu_223_p2_carry__0_n_7,j_4_fu_223_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_223_p2[8:5]),
        .S(ap_sig_allocacmp_j_3[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_223_p2_carry__1
       (.CI(j_4_fu_223_p2_carry__0_n_5),
        .CO({NLW_j_4_fu_223_p2_carry__1_CO_UNCONNECTED[3:2],j_4_fu_223_p2_carry__1_n_7,j_4_fu_223_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_4_fu_223_p2_carry__1_O_UNCONNECTED[3],j_4_fu_223_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_j_3[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[0]),
        .Q(\j_fu_96_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[10]),
        .Q(\j_fu_96_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[11]),
        .Q(\j_fu_96_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[1]),
        .Q(\j_fu_96_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[2]),
        .Q(\j_fu_96_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[3]),
        .Q(\j_fu_96_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[4]),
        .Q(\j_fu_96_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[5]),
        .Q(\j_fu_96_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[6]),
        .Q(\j_fu_96_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[7]),
        .Q(\j_fu_96_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[8]),
        .Q(\j_fu_96_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[9]),
        .Q(\j_fu_96_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
endmodule

module bd_d92b_csc_0_Block_entry3_proc
   (ap_done_reg,
    ap_done_reg_reg_0,
    ap_sync_reg_channel_write_HwReg_width_c12_channel,
    ap_sync_channel_write_HwReg_InVideoFormat_channel,
    ap_sync_channel_write_HwReg_RowStart_channel,
    ap_sync_channel_write_HwReg_height_c14_channel,
    ap_sync_channel_write_HwReg_ROffset_channel,
    ap_sync_channel_write_HwReg_RowEnd_channel,
    ap_sync_channel_write_HwReg_K33_2_channel,
    ap_sync_channel_write_HwReg_K33_channel,
    ap_sync_channel_write_HwReg_OutVideoFormat_channel,
    ap_sync_channel_write_HwReg_ROffset_2_channel,
    ap_sync_channel_write_HwReg_BOffset_channel,
    ap_sync_channel_write_HwReg_ClampMin_2_channel,
    ap_sync_channel_write_HwReg_width_c12_channel,
    ap_sync_channel_write_HwReg_BOffset_2_channel,
    ap_sync_channel_write_HwReg_K22_2_channel,
    ap_sync_channel_write_HwReg_K22_channel,
    ap_sync_channel_write_HwReg_K23_2_channel,
    ap_sync_channel_write_HwReg_K23_channel,
    ap_sync_channel_write_HwReg_K31_2_channel,
    ap_sync_channel_write_HwReg_K31_channel,
    ap_sync_channel_write_HwReg_K32_2_channel,
    ap_sync_channel_write_HwReg_K32_channel,
    ap_sync_channel_write_HwReg_K21_2_channel,
    ap_sync_channel_write_HwReg_K21_channel,
    ap_sync_channel_write_HwReg_K13_2_channel,
    ap_sync_channel_write_HwReg_K13_channel,
    ap_sync_channel_write_HwReg_K12_2_channel,
    ap_sync_channel_write_HwReg_K12_channel,
    ap_sync_channel_write_HwReg_K11_2_channel,
    ap_sync_channel_write_HwReg_K11_channel,
    ap_sync_channel_write_HwReg_GOffset_channel,
    ap_sync_channel_write_HwReg_ColStart_channel,
    ap_sync_channel_write_HwReg_GOffset_2_channel,
    ap_sync_channel_write_HwReg_ClipMax_channel,
    ap_sync_channel_write_HwReg_ColEnd_channel,
    ap_sync_channel_write_HwReg_ClampMin_channel,
    ap_sync_channel_write_HwReg_ClipMax_2_channel,
    push,
    push_0,
    push_1,
    push_2,
    push_3,
    push_4,
    push_5,
    push_6,
    push_7,
    push_8,
    push_9,
    push_10,
    push_11,
    push_12,
    push_13,
    push_14,
    push_15,
    push_16,
    push_17,
    push_18,
    push_19,
    push_20,
    push_21,
    push_22,
    push_23,
    push_24,
    push_25,
    push_26,
    push_27,
    push_28,
    push_29,
    push_30,
    push_31,
    push_32,
    push_33,
    push_34,
    D,
    ap_done_reg_reg_1,
    in,
    ap_done_reg_reg_2,
    ap_done_reg_reg_3,
    ap_done_reg_reg_4,
    ap_done_reg_reg_5,
    ap_done_reg_reg_6,
    ap_done_reg_reg_7,
    ap_done_reg_reg_8,
    ap_done_reg_reg_9,
    ap_done_reg_reg_10,
    ap_done_reg_reg_11,
    ap_done_reg_reg_12,
    ap_done_reg_reg_13,
    ap_done_reg_reg_14,
    ap_done_reg_reg_15,
    ap_done_reg_reg_16,
    ap_done_reg_reg_17,
    ap_done_reg_reg_18,
    ap_done_reg_reg_19,
    ap_done_reg_reg_20,
    ap_done_reg_reg_21,
    ap_done_reg_reg_22,
    ap_done_reg_reg_23,
    ap_done_reg_reg_24,
    ap_done_reg_reg_25,
    ap_done_reg_reg_26,
    ap_done_reg_reg_27,
    ap_done_reg_reg_28,
    ap_done_reg_reg_29,
    ap_done_reg_reg_30,
    ap_done_reg_reg_31,
    ap_done_reg_reg_32,
    ap_done_reg_reg_33,
    ap_done_reg_reg_34,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    HwReg_GOffset_channel_full_n,
    HwReg_ColEnd_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    HwReg_ClipMax_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    HwReg_K12_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    HwReg_K12_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K12_2_channel,
    HwReg_K21_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K21_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    HwReg_K31_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    HwReg_K31_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    HwReg_K22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    HwReg_K22_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    HwReg_ClampMin_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
    HwReg_BOffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    HwReg_K33_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    HwReg_K33_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
    HwReg_RowStart_channel_full_n,
    ap_sync_reg_channel_write_HwReg_RowStart_channel,
    HwReg_height_c14_channel_full_n,
    ap_sync_reg_channel_write_HwReg_height_c14_channel,
    HwReg_ROffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    HwReg_RowEnd_channel_full_n,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    HwReg_OutVideoFormat_channel_full_n,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    HwReg_ROffset_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
    HwReg_width_c12_channel_full_n,
    ap_sync_reg_channel_write_HwReg_width_c12_channel_reg,
    HwReg_BOffset_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
    HwReg_K23_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K23_2_channel,
    HwReg_K23_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
    HwReg_K32_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    HwReg_K32_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K13_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    HwReg_K13_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
    HwReg_K11_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_2_channel,
    HwReg_K11_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    HwReg_InVideoFormat_channel_full_n,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    HwReg_ColStart_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ColStart_channel,
    HwReg_GOffset_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
    HwReg_ClampMin_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    HwReg_ClipMax_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
    Q,
    \ap_return_34_preg_reg[11]_0 ,
    \ap_return_33_preg_reg[11]_0 ,
    \ap_return_32_preg_reg[11]_0 ,
    \ap_return_31_preg_reg[13]_0 ,
    \ap_return_30_preg_reg[13]_0 ,
    \ap_return_29_preg_reg[13]_0 ,
    \ap_return_28_preg_reg[15]_0 ,
    \ap_return_27_preg_reg[15]_0 ,
    \ap_return_26_preg_reg[15]_0 ,
    \ap_return_25_preg_reg[15]_0 ,
    \ap_return_24_preg_reg[15]_0 ,
    \ap_return_23_preg_reg[15]_0 ,
    \ap_return_22_preg_reg[15]_0 ,
    \ap_return_21_preg_reg[15]_0 ,
    \ap_return_20_preg_reg[15]_0 ,
    \ap_return_19_preg_reg[11]_0 ,
    \ap_return_18_preg_reg[11]_0 ,
    \ap_return_17_preg_reg[13]_0 ,
    \ap_return_16_preg_reg[13]_0 ,
    \ap_return_15_preg_reg[13]_0 ,
    \ap_return_14_preg_reg[15]_0 ,
    \ap_return_13_preg_reg[15]_0 ,
    \ap_return_12_preg_reg[15]_0 ,
    \ap_return_11_preg_reg[15]_0 ,
    \ap_return_10_preg_reg[15]_0 ,
    \ap_return_9_preg_reg[15]_0 ,
    \ap_return_8_preg_reg[15]_0 ,
    \ap_return_7_preg_reg[15]_0 ,
    \ap_return_6_preg_reg[15]_0 ,
    \ap_return_5_preg_reg[15]_0 ,
    \ap_return_4_preg_reg[15]_0 ,
    \ap_return_3_preg_reg[15]_0 ,
    \ap_return_2_preg_reg[15]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    Block_entry3_proc_U0_ap_start,
    \ap_return_0_preg_reg[7]_0 ,
    ap_rst_n_inv,
    Block_entry3_proc_U0_ap_ready);
  output ap_done_reg;
  output ap_done_reg_reg_0;
  output ap_sync_reg_channel_write_HwReg_width_c12_channel;
  output ap_sync_channel_write_HwReg_InVideoFormat_channel;
  output ap_sync_channel_write_HwReg_RowStart_channel;
  output ap_sync_channel_write_HwReg_height_c14_channel;
  output ap_sync_channel_write_HwReg_ROffset_channel;
  output ap_sync_channel_write_HwReg_RowEnd_channel;
  output ap_sync_channel_write_HwReg_K33_2_channel;
  output ap_sync_channel_write_HwReg_K33_channel;
  output ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  output ap_sync_channel_write_HwReg_ROffset_2_channel;
  output ap_sync_channel_write_HwReg_BOffset_channel;
  output ap_sync_channel_write_HwReg_ClampMin_2_channel;
  output ap_sync_channel_write_HwReg_width_c12_channel;
  output ap_sync_channel_write_HwReg_BOffset_2_channel;
  output ap_sync_channel_write_HwReg_K22_2_channel;
  output ap_sync_channel_write_HwReg_K22_channel;
  output ap_sync_channel_write_HwReg_K23_2_channel;
  output ap_sync_channel_write_HwReg_K23_channel;
  output ap_sync_channel_write_HwReg_K31_2_channel;
  output ap_sync_channel_write_HwReg_K31_channel;
  output ap_sync_channel_write_HwReg_K32_2_channel;
  output ap_sync_channel_write_HwReg_K32_channel;
  output ap_sync_channel_write_HwReg_K21_2_channel;
  output ap_sync_channel_write_HwReg_K21_channel;
  output ap_sync_channel_write_HwReg_K13_2_channel;
  output ap_sync_channel_write_HwReg_K13_channel;
  output ap_sync_channel_write_HwReg_K12_2_channel;
  output ap_sync_channel_write_HwReg_K12_channel;
  output ap_sync_channel_write_HwReg_K11_2_channel;
  output ap_sync_channel_write_HwReg_K11_channel;
  output ap_sync_channel_write_HwReg_GOffset_channel;
  output ap_sync_channel_write_HwReg_ColStart_channel;
  output ap_sync_channel_write_HwReg_GOffset_2_channel;
  output ap_sync_channel_write_HwReg_ClipMax_channel;
  output ap_sync_channel_write_HwReg_ColEnd_channel;
  output ap_sync_channel_write_HwReg_ClampMin_channel;
  output ap_sync_channel_write_HwReg_ClipMax_2_channel;
  output push;
  output push_0;
  output push_1;
  output push_2;
  output push_3;
  output push_4;
  output push_5;
  output push_6;
  output push_7;
  output push_8;
  output push_9;
  output push_10;
  output push_11;
  output push_12;
  output push_13;
  output push_14;
  output push_15;
  output push_16;
  output push_17;
  output push_18;
  output push_19;
  output push_20;
  output push_21;
  output push_22;
  output push_23;
  output push_24;
  output push_25;
  output push_26;
  output push_27;
  output push_28;
  output push_29;
  output push_30;
  output push_31;
  output push_32;
  output push_33;
  output push_34;
  output [11:0]D;
  output [11:0]ap_done_reg_reg_1;
  output [11:0]in;
  output [11:0]ap_done_reg_reg_2;
  output [13:0]ap_done_reg_reg_3;
  output [13:0]ap_done_reg_reg_4;
  output [13:0]ap_done_reg_reg_5;
  output [15:0]ap_done_reg_reg_6;
  output [15:0]ap_done_reg_reg_7;
  output [15:0]ap_done_reg_reg_8;
  output [15:0]ap_done_reg_reg_9;
  output [15:0]ap_done_reg_reg_10;
  output [15:0]ap_done_reg_reg_11;
  output [15:0]ap_done_reg_reg_12;
  output [15:0]ap_done_reg_reg_13;
  output [15:0]ap_done_reg_reg_14;
  output [11:0]ap_done_reg_reg_15;
  output [11:0]ap_done_reg_reg_16;
  output [13:0]ap_done_reg_reg_17;
  output [13:0]ap_done_reg_reg_18;
  output [13:0]ap_done_reg_reg_19;
  output [15:0]ap_done_reg_reg_20;
  output [15:0]ap_done_reg_reg_21;
  output [15:0]ap_done_reg_reg_22;
  output [15:0]ap_done_reg_reg_23;
  output [15:0]ap_done_reg_reg_24;
  output [15:0]ap_done_reg_reg_25;
  output [15:0]ap_done_reg_reg_26;
  output [15:0]ap_done_reg_reg_27;
  output [15:0]ap_done_reg_reg_28;
  output [15:0]ap_done_reg_reg_29;
  output [15:0]ap_done_reg_reg_30;
  output [15:0]ap_done_reg_reg_31;
  output [15:0]ap_done_reg_reg_32;
  output [7:0]ap_done_reg_reg_33;
  output [7:0]ap_done_reg_reg_34;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input HwReg_GOffset_channel_full_n;
  input HwReg_ColEnd_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input HwReg_ClipMax_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input HwReg_K12_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input HwReg_K12_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel;
  input HwReg_K21_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K21_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input HwReg_K31_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input HwReg_K31_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input HwReg_K22_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input HwReg_K22_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input HwReg_ClampMin_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  input HwReg_BOffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input HwReg_K33_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input HwReg_K33_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel_reg;
  input HwReg_RowStart_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel;
  input HwReg_height_c14_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_height_c14_channel;
  input HwReg_ROffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input HwReg_RowEnd_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input HwReg_OutVideoFormat_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input HwReg_ROffset_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel_reg;
  input HwReg_width_c12_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_width_c12_channel_reg;
  input HwReg_BOffset_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  input HwReg_K23_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel;
  input HwReg_K23_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel_reg;
  input HwReg_K32_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input HwReg_K32_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K13_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input HwReg_K13_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel_reg;
  input HwReg_K11_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel;
  input HwReg_K11_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input HwReg_InVideoFormat_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input HwReg_ColStart_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel;
  input HwReg_GOffset_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  input HwReg_ClampMin_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input HwReg_ClipMax_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  input [11:0]Q;
  input [11:0]\ap_return_34_preg_reg[11]_0 ;
  input [11:0]\ap_return_33_preg_reg[11]_0 ;
  input [11:0]\ap_return_32_preg_reg[11]_0 ;
  input [13:0]\ap_return_31_preg_reg[13]_0 ;
  input [13:0]\ap_return_30_preg_reg[13]_0 ;
  input [13:0]\ap_return_29_preg_reg[13]_0 ;
  input [15:0]\ap_return_28_preg_reg[15]_0 ;
  input [15:0]\ap_return_27_preg_reg[15]_0 ;
  input [15:0]\ap_return_26_preg_reg[15]_0 ;
  input [15:0]\ap_return_25_preg_reg[15]_0 ;
  input [15:0]\ap_return_24_preg_reg[15]_0 ;
  input [15:0]\ap_return_23_preg_reg[15]_0 ;
  input [15:0]\ap_return_22_preg_reg[15]_0 ;
  input [15:0]\ap_return_21_preg_reg[15]_0 ;
  input [15:0]\ap_return_20_preg_reg[15]_0 ;
  input [11:0]\ap_return_19_preg_reg[11]_0 ;
  input [11:0]\ap_return_18_preg_reg[11]_0 ;
  input [13:0]\ap_return_17_preg_reg[13]_0 ;
  input [13:0]\ap_return_16_preg_reg[13]_0 ;
  input [13:0]\ap_return_15_preg_reg[13]_0 ;
  input [15:0]\ap_return_14_preg_reg[15]_0 ;
  input [15:0]\ap_return_13_preg_reg[15]_0 ;
  input [15:0]\ap_return_12_preg_reg[15]_0 ;
  input [15:0]\ap_return_11_preg_reg[15]_0 ;
  input [15:0]\ap_return_10_preg_reg[15]_0 ;
  input [15:0]\ap_return_9_preg_reg[15]_0 ;
  input [15:0]\ap_return_8_preg_reg[15]_0 ;
  input [15:0]\ap_return_7_preg_reg[15]_0 ;
  input [15:0]\ap_return_6_preg_reg[15]_0 ;
  input [15:0]\ap_return_5_preg_reg[15]_0 ;
  input [15:0]\ap_return_4_preg_reg[15]_0 ;
  input [15:0]\ap_return_3_preg_reg[15]_0 ;
  input [15:0]\ap_return_2_preg_reg[15]_0 ;
  input [7:0]\ap_return_1_preg_reg[7]_0 ;
  input Block_entry3_proc_U0_ap_start;
  input [7:0]\ap_return_0_preg_reg[7]_0 ;
  input ap_rst_n_inv;
  input Block_entry3_proc_U0_ap_ready;

  wire Block_entry3_proc_U0_ap_ready;
  wire Block_entry3_proc_U0_ap_start;
  wire [11:0]D;
  wire HwReg_BOffset_2_channel_full_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_2_channel_full_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_2_channel_full_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_ColEnd_channel_full_n;
  wire HwReg_ColStart_channel_full_n;
  wire HwReg_GOffset_2_channel_full_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_2_channel_full_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_2_channel_full_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_2_channel_full_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_2_channel_full_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_RowEnd_channel_full_n;
  wire HwReg_RowStart_channel_full_n;
  wire HwReg_height_c14_channel_full_n;
  wire HwReg_width_c12_channel_full_n;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_10_n_5;
  wire ap_done_reg_i_11_n_5;
  wire ap_done_reg_i_12_n_5;
  wire ap_done_reg_i_13_n_5;
  wire ap_done_reg_i_14_n_5;
  wire ap_done_reg_i_15_n_5;
  wire ap_done_reg_i_16_n_5;
  wire ap_done_reg_i_17_n_5;
  wire ap_done_reg_i_18_n_5;
  wire ap_done_reg_i_19_n_5;
  wire ap_done_reg_i_1_n_5;
  wire ap_done_reg_i_20_n_5;
  wire ap_done_reg_i_21_n_5;
  wire ap_done_reg_i_3_n_5;
  wire ap_done_reg_i_4_n_5;
  wire ap_done_reg_i_5_n_5;
  wire ap_done_reg_i_6_n_5;
  wire ap_done_reg_i_7_n_5;
  wire ap_done_reg_i_8_n_5;
  wire ap_done_reg_i_9_n_5;
  wire ap_done_reg_reg_0;
  wire [11:0]ap_done_reg_reg_1;
  wire [15:0]ap_done_reg_reg_10;
  wire [15:0]ap_done_reg_reg_11;
  wire [15:0]ap_done_reg_reg_12;
  wire [15:0]ap_done_reg_reg_13;
  wire [15:0]ap_done_reg_reg_14;
  wire [11:0]ap_done_reg_reg_15;
  wire [11:0]ap_done_reg_reg_16;
  wire [13:0]ap_done_reg_reg_17;
  wire [13:0]ap_done_reg_reg_18;
  wire [13:0]ap_done_reg_reg_19;
  wire [11:0]ap_done_reg_reg_2;
  wire [15:0]ap_done_reg_reg_20;
  wire [15:0]ap_done_reg_reg_21;
  wire [15:0]ap_done_reg_reg_22;
  wire [15:0]ap_done_reg_reg_23;
  wire [15:0]ap_done_reg_reg_24;
  wire [15:0]ap_done_reg_reg_25;
  wire [15:0]ap_done_reg_reg_26;
  wire [15:0]ap_done_reg_reg_27;
  wire [15:0]ap_done_reg_reg_28;
  wire [15:0]ap_done_reg_reg_29;
  wire [13:0]ap_done_reg_reg_3;
  wire [15:0]ap_done_reg_reg_30;
  wire [15:0]ap_done_reg_reg_31;
  wire [15:0]ap_done_reg_reg_32;
  wire [7:0]ap_done_reg_reg_33;
  wire [7:0]ap_done_reg_reg_34;
  wire [13:0]ap_done_reg_reg_4;
  wire [13:0]ap_done_reg_reg_5;
  wire [15:0]ap_done_reg_reg_6;
  wire [15:0]ap_done_reg_reg_7;
  wire [15:0]ap_done_reg_reg_8;
  wire [15:0]ap_done_reg_reg_9;
  wire [7:0]ap_return_0_preg;
  wire [7:0]\ap_return_0_preg_reg[7]_0 ;
  wire [15:0]ap_return_10_preg;
  wire [15:0]\ap_return_10_preg_reg[15]_0 ;
  wire [15:0]ap_return_11_preg;
  wire [15:0]\ap_return_11_preg_reg[15]_0 ;
  wire [15:0]ap_return_12_preg;
  wire [15:0]\ap_return_12_preg_reg[15]_0 ;
  wire [15:0]ap_return_13_preg;
  wire [15:0]\ap_return_13_preg_reg[15]_0 ;
  wire [15:0]ap_return_14_preg;
  wire [15:0]\ap_return_14_preg_reg[15]_0 ;
  wire [13:0]ap_return_15_preg;
  wire [13:0]\ap_return_15_preg_reg[13]_0 ;
  wire [13:0]ap_return_16_preg;
  wire [13:0]\ap_return_16_preg_reg[13]_0 ;
  wire [13:0]ap_return_17_preg;
  wire [13:0]\ap_return_17_preg_reg[13]_0 ;
  wire [11:0]ap_return_18_preg;
  wire [11:0]\ap_return_18_preg_reg[11]_0 ;
  wire [11:0]ap_return_19_preg;
  wire [11:0]\ap_return_19_preg_reg[11]_0 ;
  wire [7:0]ap_return_1_preg;
  wire [7:0]\ap_return_1_preg_reg[7]_0 ;
  wire [15:0]ap_return_20_preg;
  wire [15:0]\ap_return_20_preg_reg[15]_0 ;
  wire [15:0]ap_return_21_preg;
  wire [15:0]\ap_return_21_preg_reg[15]_0 ;
  wire [15:0]ap_return_22_preg;
  wire [15:0]\ap_return_22_preg_reg[15]_0 ;
  wire [15:0]ap_return_23_preg;
  wire [15:0]\ap_return_23_preg_reg[15]_0 ;
  wire [15:0]ap_return_24_preg;
  wire [15:0]\ap_return_24_preg_reg[15]_0 ;
  wire [15:0]ap_return_25_preg;
  wire [15:0]\ap_return_25_preg_reg[15]_0 ;
  wire [15:0]ap_return_26_preg;
  wire [15:0]\ap_return_26_preg_reg[15]_0 ;
  wire [15:0]ap_return_27_preg;
  wire [15:0]\ap_return_27_preg_reg[15]_0 ;
  wire [15:0]ap_return_28_preg;
  wire [15:0]\ap_return_28_preg_reg[15]_0 ;
  wire [13:0]ap_return_29_preg;
  wire [13:0]\ap_return_29_preg_reg[13]_0 ;
  wire [15:0]ap_return_2_preg;
  wire [15:0]\ap_return_2_preg_reg[15]_0 ;
  wire [13:0]ap_return_30_preg;
  wire [13:0]\ap_return_30_preg_reg[13]_0 ;
  wire [13:0]ap_return_31_preg;
  wire [13:0]\ap_return_31_preg_reg[13]_0 ;
  wire [11:0]ap_return_32_preg;
  wire [11:0]\ap_return_32_preg_reg[11]_0 ;
  wire [11:0]ap_return_33_preg;
  wire [11:0]\ap_return_33_preg_reg[11]_0 ;
  wire [11:0]ap_return_34_preg;
  wire [11:0]\ap_return_34_preg_reg[11]_0 ;
  wire [11:0]ap_return_35_preg;
  wire [15:0]ap_return_3_preg;
  wire [15:0]\ap_return_3_preg_reg[15]_0 ;
  wire [15:0]ap_return_4_preg;
  wire [15:0]\ap_return_4_preg_reg[15]_0 ;
  wire [15:0]ap_return_5_preg;
  wire [15:0]\ap_return_5_preg_reg[15]_0 ;
  wire [15:0]ap_return_6_preg;
  wire [15:0]\ap_return_6_preg_reg[15]_0 ;
  wire [15:0]ap_return_7_preg;
  wire [15:0]\ap_return_7_preg_reg[15]_0 ;
  wire [15:0]ap_return_8_preg;
  wire [15:0]\ap_return_8_preg_reg[15]_0 ;
  wire [15:0]ap_return_9_preg;
  wire [15:0]\ap_return_9_preg_reg[15]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_channel_write_HwReg_ColStart_channel;
  wire ap_sync_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_K11_2_channel;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K12_2_channel;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K13_2_channel;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K21_2_channel;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K22_2_channel;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K23_2_channel;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K31_2_channel;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K32_2_channel;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K33_2_channel;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_channel_write_HwReg_RowStart_channel;
  wire ap_sync_channel_write_HwReg_height_c14_channel;
  wire ap_sync_channel_write_HwReg_width_c12_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_height_c14_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c12_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c12_channel_reg;
  wire [11:0]in;
  wire push;
  wire push_0;
  wire push_1;
  wire push_10;
  wire push_11;
  wire push_12;
  wire push_13;
  wire push_14;
  wire push_15;
  wire push_16;
  wire push_17;
  wire push_18;
  wire push_19;
  wire push_2;
  wire push_20;
  wire push_21;
  wire push_22;
  wire push_23;
  wire push_24;
  wire push_25;
  wire push_26;
  wire push_27;
  wire push_28;
  wire push_29;
  wire push_3;
  wire push_30;
  wire push_31;
  wire push_32;
  wire push_33;
  wire push_34;
  wire push_4;
  wire push_5;
  wire push_6;
  wire push_7;
  wire push_8;
  wire push_9;

  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[0]),
        .I3(ap_return_35_preg[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [0]),
        .I3(ap_return_34_preg[0]),
        .O(ap_done_reg_reg_1[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_0_preg_reg[7]_0 [0]),
        .I3(ap_return_0_preg[0]),
        .O(ap_done_reg_reg_34[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[10]),
        .I3(ap_return_35_preg[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [10]),
        .I3(ap_return_34_preg[10]),
        .O(ap_done_reg_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_height_c14_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .O(push_33));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_width_c12_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_width_c12_channel_reg),
        .O(push_34));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][11]_i_2__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[11]),
        .I3(ap_return_35_preg[11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][11]_i_2__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [11]),
        .I3(ap_return_34_preg[11]),
        .O(ap_done_reg_reg_1[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[1]),
        .I3(ap_return_35_preg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [1]),
        .I3(ap_return_34_preg[1]),
        .O(ap_done_reg_reg_1[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_0_preg_reg[7]_0 [1]),
        .I3(ap_return_0_preg[1]),
        .O(ap_done_reg_reg_34[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[2]),
        .I3(ap_return_35_preg[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [2]),
        .I3(ap_return_34_preg[2]),
        .O(ap_done_reg_reg_1[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_0_preg_reg[7]_0 [2]),
        .I3(ap_return_0_preg[2]),
        .O(ap_done_reg_reg_34[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[3]),
        .I3(ap_return_35_preg[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [3]),
        .I3(ap_return_34_preg[3]),
        .O(ap_done_reg_reg_1[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_0_preg_reg[7]_0 [3]),
        .I3(ap_return_0_preg[3]),
        .O(ap_done_reg_reg_34[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[4]),
        .I3(ap_return_35_preg[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [4]),
        .I3(ap_return_34_preg[4]),
        .O(ap_done_reg_reg_1[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_0_preg_reg[7]_0 [4]),
        .I3(ap_return_0_preg[4]),
        .O(ap_done_reg_reg_34[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[5]),
        .I3(ap_return_35_preg[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [5]),
        .I3(ap_return_34_preg[5]),
        .O(ap_done_reg_reg_1[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(\ap_return_0_preg_reg[7]_0 [5]),
        .I3(ap_return_0_preg[5]),
        .O(ap_done_reg_reg_34[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[6]),
        .I3(ap_return_35_preg[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [6]),
        .I3(ap_return_34_preg[6]),
        .O(ap_done_reg_reg_1[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(\ap_return_0_preg_reg[7]_0 [6]),
        .I3(ap_return_0_preg[6]),
        .O(ap_done_reg_reg_34[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_InVideoFormat_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(push_32));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[7]),
        .I3(ap_return_35_preg[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [7]),
        .I3(ap_return_34_preg[7]),
        .O(ap_done_reg_reg_1[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(\ap_return_0_preg_reg[7]_0 [7]),
        .I3(ap_return_0_preg[7]),
        .O(ap_done_reg_reg_34[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[8]),
        .I3(ap_return_35_preg[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [8]),
        .I3(ap_return_34_preg[8]),
        .O(ap_done_reg_reg_1[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(Q[9]),
        .I3(ap_return_35_preg[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_34_preg_reg[11]_0 [9]),
        .I3(ap_return_34_preg[9]),
        .O(ap_done_reg_reg_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ClipMax_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ClampMin_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_BOffset_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .O(push_1));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K13_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .O(push_10));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K12_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .O(push_11));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K11_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .O(push_12));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ClipMax_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .O(push_13));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ClampMin_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .O(push_14));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_BOffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .O(push_15));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_GOffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .O(push_16));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_ROffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .O(push_17));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_K33_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(push_18));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K32_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(push_19));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_GOffset_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .O(push_2));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K31_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(push_20));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K23_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(push_21));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K22_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(push_22));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K21_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(push_23));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K13_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(push_24));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K12_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(push_25));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K11_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(push_26));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_RowEnd_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .O(push_27));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_RowStart_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .O(push_28));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ColEnd_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .O(push_29));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_ROffset_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .O(push_3));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_ColStart_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .O(push_30));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_K33_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .O(push_4));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K32_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .O(push_5));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K31_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .O(push_6));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K23_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .O(push_7));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K22_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .O(push_8));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K21_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .O(push_9));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [0]),
        .I3(ap_return_33_preg[0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [0]),
        .I3(ap_return_32_preg[0]),
        .O(ap_done_reg_reg_2[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [0]),
        .I3(ap_return_31_preg[0]),
        .O(ap_done_reg_reg_3[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [0]),
        .I3(ap_return_22_preg[0]),
        .O(ap_done_reg_reg_12[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [0]),
        .I3(ap_return_21_preg[0]),
        .O(ap_done_reg_reg_13[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [0]),
        .I3(ap_return_20_preg[0]),
        .O(ap_done_reg_reg_14[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [0]),
        .I3(ap_return_19_preg[0]),
        .O(ap_done_reg_reg_15[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [0]),
        .I3(ap_return_18_preg[0]),
        .O(ap_done_reg_reg_16[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [0]),
        .I3(ap_return_17_preg[0]),
        .O(ap_done_reg_reg_17[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [0]),
        .I3(ap_return_16_preg[0]),
        .O(ap_done_reg_reg_18[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [0]),
        .I3(ap_return_15_preg[0]),
        .O(ap_done_reg_reg_19[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [0]),
        .I3(ap_return_14_preg[0]),
        .O(ap_done_reg_reg_20[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [0]),
        .I3(ap_return_13_preg[0]),
        .O(ap_done_reg_reg_21[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [0]),
        .I3(ap_return_30_preg[0]),
        .O(ap_done_reg_reg_4[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [0]),
        .I3(ap_return_12_preg[0]),
        .O(ap_done_reg_reg_22[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [0]),
        .I3(ap_return_11_preg[0]),
        .O(ap_done_reg_reg_23[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [0]),
        .I3(ap_return_10_preg[0]),
        .O(ap_done_reg_reg_24[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [0]),
        .I3(ap_return_9_preg[0]),
        .O(ap_done_reg_reg_25[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [0]),
        .I3(ap_return_8_preg[0]),
        .O(ap_done_reg_reg_26[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [0]),
        .I3(ap_return_7_preg[0]),
        .O(ap_done_reg_reg_27[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [0]),
        .I3(ap_return_6_preg[0]),
        .O(ap_done_reg_reg_28[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [0]),
        .I3(ap_return_5_preg[0]),
        .O(ap_done_reg_reg_29[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [0]),
        .I3(ap_return_4_preg[0]),
        .O(ap_done_reg_reg_30[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [0]),
        .I3(ap_return_3_preg[0]),
        .O(ap_done_reg_reg_31[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [0]),
        .I3(ap_return_29_preg[0]),
        .O(ap_done_reg_reg_5[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [0]),
        .I3(ap_return_2_preg[0]),
        .O(ap_done_reg_reg_32[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [0]),
        .I3(ap_return_28_preg[0]),
        .O(ap_done_reg_reg_6[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [0]),
        .I3(ap_return_27_preg[0]),
        .O(ap_done_reg_reg_7[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [0]),
        .I3(ap_return_26_preg[0]),
        .O(ap_done_reg_reg_8[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [0]),
        .I3(ap_return_25_preg[0]),
        .O(ap_done_reg_reg_9[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [0]),
        .I3(ap_return_24_preg[0]),
        .O(ap_done_reg_reg_10[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [0]),
        .I3(ap_return_23_preg[0]),
        .O(ap_done_reg_reg_11[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [10]),
        .I3(ap_return_33_preg[10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [10]),
        .I3(ap_return_32_preg[10]),
        .O(ap_done_reg_reg_2[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [10]),
        .I3(ap_return_31_preg[10]),
        .O(ap_done_reg_reg_3[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [10]),
        .I3(ap_return_22_preg[10]),
        .O(ap_done_reg_reg_12[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [10]),
        .I3(ap_return_21_preg[10]),
        .O(ap_done_reg_reg_13[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [10]),
        .I3(ap_return_20_preg[10]),
        .O(ap_done_reg_reg_14[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [10]),
        .I3(ap_return_19_preg[10]),
        .O(ap_done_reg_reg_15[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [10]),
        .I3(ap_return_18_preg[10]),
        .O(ap_done_reg_reg_16[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [10]),
        .I3(ap_return_17_preg[10]),
        .O(ap_done_reg_reg_17[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [10]),
        .I3(ap_return_16_preg[10]),
        .O(ap_done_reg_reg_18[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [10]),
        .I3(ap_return_15_preg[10]),
        .O(ap_done_reg_reg_19[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [10]),
        .I3(ap_return_14_preg[10]),
        .O(ap_done_reg_reg_20[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [10]),
        .I3(ap_return_13_preg[10]),
        .O(ap_done_reg_reg_21[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [10]),
        .I3(ap_return_30_preg[10]),
        .O(ap_done_reg_reg_4[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [10]),
        .I3(ap_return_12_preg[10]),
        .O(ap_done_reg_reg_22[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [10]),
        .I3(ap_return_11_preg[10]),
        .O(ap_done_reg_reg_23[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [10]),
        .I3(ap_return_10_preg[10]),
        .O(ap_done_reg_reg_24[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [10]),
        .I3(ap_return_9_preg[10]),
        .O(ap_done_reg_reg_25[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [10]),
        .I3(ap_return_8_preg[10]),
        .O(ap_done_reg_reg_26[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [10]),
        .I3(ap_return_7_preg[10]),
        .O(ap_done_reg_reg_27[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [10]),
        .I3(ap_return_6_preg[10]),
        .O(ap_done_reg_reg_28[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [10]),
        .I3(ap_return_5_preg[10]),
        .O(ap_done_reg_reg_29[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [10]),
        .I3(ap_return_4_preg[10]),
        .O(ap_done_reg_reg_30[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [10]),
        .I3(ap_return_3_preg[10]),
        .O(ap_done_reg_reg_31[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [10]),
        .I3(ap_return_29_preg[10]),
        .O(ap_done_reg_reg_5[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [10]),
        .I3(ap_return_2_preg[10]),
        .O(ap_done_reg_reg_32[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [10]),
        .I3(ap_return_28_preg[10]),
        .O(ap_done_reg_reg_6[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [10]),
        .I3(ap_return_27_preg[10]),
        .O(ap_done_reg_reg_7[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [10]),
        .I3(ap_return_26_preg[10]),
        .O(ap_done_reg_reg_8[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [10]),
        .I3(ap_return_25_preg[10]),
        .O(ap_done_reg_reg_9[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [10]),
        .I3(ap_return_24_preg[10]),
        .O(ap_done_reg_reg_10[10]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [10]),
        .I3(ap_return_23_preg[10]),
        .O(ap_done_reg_reg_11[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [11]),
        .I3(ap_return_33_preg[11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [11]),
        .I3(ap_return_32_preg[11]),
        .O(ap_done_reg_reg_2[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [11]),
        .I3(ap_return_31_preg[11]),
        .O(ap_done_reg_reg_3[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [11]),
        .I3(ap_return_22_preg[11]),
        .O(ap_done_reg_reg_12[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [11]),
        .I3(ap_return_21_preg[11]),
        .O(ap_done_reg_reg_13[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [11]),
        .I3(ap_return_20_preg[11]),
        .O(ap_done_reg_reg_14[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [11]),
        .I3(ap_return_19_preg[11]),
        .O(ap_done_reg_reg_15[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [11]),
        .I3(ap_return_18_preg[11]),
        .O(ap_done_reg_reg_16[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [11]),
        .I3(ap_return_17_preg[11]),
        .O(ap_done_reg_reg_17[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [11]),
        .I3(ap_return_16_preg[11]),
        .O(ap_done_reg_reg_18[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [11]),
        .I3(ap_return_15_preg[11]),
        .O(ap_done_reg_reg_19[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [11]),
        .I3(ap_return_14_preg[11]),
        .O(ap_done_reg_reg_20[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [11]),
        .I3(ap_return_13_preg[11]),
        .O(ap_done_reg_reg_21[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [11]),
        .I3(ap_return_30_preg[11]),
        .O(ap_done_reg_reg_4[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [11]),
        .I3(ap_return_12_preg[11]),
        .O(ap_done_reg_reg_22[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [11]),
        .I3(ap_return_11_preg[11]),
        .O(ap_done_reg_reg_23[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [11]),
        .I3(ap_return_10_preg[11]),
        .O(ap_done_reg_reg_24[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [11]),
        .I3(ap_return_9_preg[11]),
        .O(ap_done_reg_reg_25[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [11]),
        .I3(ap_return_8_preg[11]),
        .O(ap_done_reg_reg_26[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [11]),
        .I3(ap_return_7_preg[11]),
        .O(ap_done_reg_reg_27[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [11]),
        .I3(ap_return_6_preg[11]),
        .O(ap_done_reg_reg_28[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [11]),
        .I3(ap_return_5_preg[11]),
        .O(ap_done_reg_reg_29[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [11]),
        .I3(ap_return_4_preg[11]),
        .O(ap_done_reg_reg_30[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [11]),
        .I3(ap_return_3_preg[11]),
        .O(ap_done_reg_reg_31[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [11]),
        .I3(ap_return_29_preg[11]),
        .O(ap_done_reg_reg_5[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [11]),
        .I3(ap_return_2_preg[11]),
        .O(ap_done_reg_reg_32[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [11]),
        .I3(ap_return_28_preg[11]),
        .O(ap_done_reg_reg_6[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [11]),
        .I3(ap_return_27_preg[11]),
        .O(ap_done_reg_reg_7[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [11]),
        .I3(ap_return_26_preg[11]),
        .O(ap_done_reg_reg_8[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [11]),
        .I3(ap_return_25_preg[11]),
        .O(ap_done_reg_reg_9[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [11]),
        .I3(ap_return_24_preg[11]),
        .O(ap_done_reg_reg_10[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [11]),
        .I3(ap_return_23_preg[11]),
        .O(ap_done_reg_reg_11[11]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [12]),
        .I3(ap_return_31_preg[12]),
        .O(ap_done_reg_reg_3[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [12]),
        .I3(ap_return_30_preg[12]),
        .O(ap_done_reg_reg_4[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [12]),
        .I3(ap_return_29_preg[12]),
        .O(ap_done_reg_reg_5[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [12]),
        .I3(ap_return_20_preg[12]),
        .O(ap_done_reg_reg_14[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [12]),
        .I3(ap_return_17_preg[12]),
        .O(ap_done_reg_reg_17[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [12]),
        .I3(ap_return_16_preg[12]),
        .O(ap_done_reg_reg_18[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [12]),
        .I3(ap_return_15_preg[12]),
        .O(ap_done_reg_reg_19[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [12]),
        .I3(ap_return_14_preg[12]),
        .O(ap_done_reg_reg_20[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [12]),
        .I3(ap_return_13_preg[12]),
        .O(ap_done_reg_reg_21[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [12]),
        .I3(ap_return_12_preg[12]),
        .O(ap_done_reg_reg_22[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [12]),
        .I3(ap_return_11_preg[12]),
        .O(ap_done_reg_reg_23[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [12]),
        .I3(ap_return_10_preg[12]),
        .O(ap_done_reg_reg_24[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [12]),
        .I3(ap_return_9_preg[12]),
        .O(ap_done_reg_reg_25[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [12]),
        .I3(ap_return_28_preg[12]),
        .O(ap_done_reg_reg_6[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [12]),
        .I3(ap_return_8_preg[12]),
        .O(ap_done_reg_reg_26[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [12]),
        .I3(ap_return_7_preg[12]),
        .O(ap_done_reg_reg_27[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [12]),
        .I3(ap_return_6_preg[12]),
        .O(ap_done_reg_reg_28[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [12]),
        .I3(ap_return_5_preg[12]),
        .O(ap_done_reg_reg_29[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [12]),
        .I3(ap_return_4_preg[12]),
        .O(ap_done_reg_reg_30[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [12]),
        .I3(ap_return_3_preg[12]),
        .O(ap_done_reg_reg_31[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [12]),
        .I3(ap_return_2_preg[12]),
        .O(ap_done_reg_reg_32[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [12]),
        .I3(ap_return_27_preg[12]),
        .O(ap_done_reg_reg_7[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [12]),
        .I3(ap_return_26_preg[12]),
        .O(ap_done_reg_reg_8[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [12]),
        .I3(ap_return_25_preg[12]),
        .O(ap_done_reg_reg_9[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [12]),
        .I3(ap_return_24_preg[12]),
        .O(ap_done_reg_reg_10[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [12]),
        .I3(ap_return_23_preg[12]),
        .O(ap_done_reg_reg_11[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [12]),
        .I3(ap_return_22_preg[12]),
        .O(ap_done_reg_reg_12[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [12]),
        .I3(ap_return_21_preg[12]),
        .O(ap_done_reg_reg_13[12]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [13]),
        .I3(ap_return_31_preg[13]),
        .O(ap_done_reg_reg_3[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [13]),
        .I3(ap_return_30_preg[13]),
        .O(ap_done_reg_reg_4[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [13]),
        .I3(ap_return_29_preg[13]),
        .O(ap_done_reg_reg_5[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [13]),
        .I3(ap_return_20_preg[13]),
        .O(ap_done_reg_reg_14[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [13]),
        .I3(ap_return_17_preg[13]),
        .O(ap_done_reg_reg_17[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [13]),
        .I3(ap_return_16_preg[13]),
        .O(ap_done_reg_reg_18[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [13]),
        .I3(ap_return_15_preg[13]),
        .O(ap_done_reg_reg_19[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [13]),
        .I3(ap_return_14_preg[13]),
        .O(ap_done_reg_reg_20[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [13]),
        .I3(ap_return_13_preg[13]),
        .O(ap_done_reg_reg_21[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [13]),
        .I3(ap_return_12_preg[13]),
        .O(ap_done_reg_reg_22[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [13]),
        .I3(ap_return_11_preg[13]),
        .O(ap_done_reg_reg_23[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [13]),
        .I3(ap_return_10_preg[13]),
        .O(ap_done_reg_reg_24[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [13]),
        .I3(ap_return_9_preg[13]),
        .O(ap_done_reg_reg_25[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [13]),
        .I3(ap_return_28_preg[13]),
        .O(ap_done_reg_reg_6[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [13]),
        .I3(ap_return_8_preg[13]),
        .O(ap_done_reg_reg_26[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [13]),
        .I3(ap_return_7_preg[13]),
        .O(ap_done_reg_reg_27[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [13]),
        .I3(ap_return_6_preg[13]),
        .O(ap_done_reg_reg_28[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [13]),
        .I3(ap_return_5_preg[13]),
        .O(ap_done_reg_reg_29[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [13]),
        .I3(ap_return_4_preg[13]),
        .O(ap_done_reg_reg_30[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [13]),
        .I3(ap_return_3_preg[13]),
        .O(ap_done_reg_reg_31[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [13]),
        .I3(ap_return_2_preg[13]),
        .O(ap_done_reg_reg_32[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [13]),
        .I3(ap_return_27_preg[13]),
        .O(ap_done_reg_reg_7[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [13]),
        .I3(ap_return_26_preg[13]),
        .O(ap_done_reg_reg_8[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [13]),
        .I3(ap_return_25_preg[13]),
        .O(ap_done_reg_reg_9[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [13]),
        .I3(ap_return_24_preg[13]),
        .O(ap_done_reg_reg_10[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [13]),
        .I3(ap_return_23_preg[13]),
        .O(ap_done_reg_reg_11[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [13]),
        .I3(ap_return_22_preg[13]),
        .O(ap_done_reg_reg_12[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [13]),
        .I3(ap_return_21_preg[13]),
        .O(ap_done_reg_reg_13[13]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [14]),
        .I3(ap_return_28_preg[14]),
        .O(ap_done_reg_reg_6[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [14]),
        .I3(ap_return_27_preg[14]),
        .O(ap_done_reg_reg_7[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [14]),
        .I3(ap_return_26_preg[14]),
        .O(ap_done_reg_reg_8[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [14]),
        .I3(ap_return_12_preg[14]),
        .O(ap_done_reg_reg_22[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [14]),
        .I3(ap_return_11_preg[14]),
        .O(ap_done_reg_reg_23[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [14]),
        .I3(ap_return_10_preg[14]),
        .O(ap_done_reg_reg_24[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [14]),
        .I3(ap_return_9_preg[14]),
        .O(ap_done_reg_reg_25[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [14]),
        .I3(ap_return_8_preg[14]),
        .O(ap_done_reg_reg_26[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [14]),
        .I3(ap_return_7_preg[14]),
        .O(ap_done_reg_reg_27[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [14]),
        .I3(ap_return_6_preg[14]),
        .O(ap_done_reg_reg_28[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [14]),
        .I3(ap_return_5_preg[14]),
        .O(ap_done_reg_reg_29[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [14]),
        .I3(ap_return_4_preg[14]),
        .O(ap_done_reg_reg_30[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [14]),
        .I3(ap_return_3_preg[14]),
        .O(ap_done_reg_reg_31[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [14]),
        .I3(ap_return_25_preg[14]),
        .O(ap_done_reg_reg_9[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [14]),
        .I3(ap_return_2_preg[14]),
        .O(ap_done_reg_reg_32[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [14]),
        .I3(ap_return_24_preg[14]),
        .O(ap_done_reg_reg_10[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [14]),
        .I3(ap_return_23_preg[14]),
        .O(ap_done_reg_reg_11[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [14]),
        .I3(ap_return_22_preg[14]),
        .O(ap_done_reg_reg_12[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [14]),
        .I3(ap_return_21_preg[14]),
        .O(ap_done_reg_reg_13[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [14]),
        .I3(ap_return_20_preg[14]),
        .O(ap_done_reg_reg_14[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [14]),
        .I3(ap_return_14_preg[14]),
        .O(ap_done_reg_reg_20[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [14]),
        .I3(ap_return_13_preg[14]),
        .O(ap_done_reg_reg_21[14]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [15]),
        .I3(ap_return_28_preg[15]),
        .O(ap_done_reg_reg_6[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [15]),
        .I3(ap_return_27_preg[15]),
        .O(ap_done_reg_reg_7[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [15]),
        .I3(ap_return_26_preg[15]),
        .O(ap_done_reg_reg_8[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [15]),
        .I3(ap_return_12_preg[15]),
        .O(ap_done_reg_reg_22[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [15]),
        .I3(ap_return_11_preg[15]),
        .O(ap_done_reg_reg_23[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [15]),
        .I3(ap_return_10_preg[15]),
        .O(ap_done_reg_reg_24[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [15]),
        .I3(ap_return_9_preg[15]),
        .O(ap_done_reg_reg_25[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [15]),
        .I3(ap_return_8_preg[15]),
        .O(ap_done_reg_reg_26[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [15]),
        .I3(ap_return_7_preg[15]),
        .O(ap_done_reg_reg_27[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [15]),
        .I3(ap_return_6_preg[15]),
        .O(ap_done_reg_reg_28[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [15]),
        .I3(ap_return_5_preg[15]),
        .O(ap_done_reg_reg_29[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [15]),
        .I3(ap_return_4_preg[15]),
        .O(ap_done_reg_reg_30[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [15]),
        .I3(ap_return_3_preg[15]),
        .O(ap_done_reg_reg_31[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [15]),
        .I3(ap_return_25_preg[15]),
        .O(ap_done_reg_reg_9[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [15]),
        .I3(ap_return_2_preg[15]),
        .O(ap_done_reg_reg_32[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [15]),
        .I3(ap_return_24_preg[15]),
        .O(ap_done_reg_reg_10[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [15]),
        .I3(ap_return_23_preg[15]),
        .O(ap_done_reg_reg_11[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [15]),
        .I3(ap_return_22_preg[15]),
        .O(ap_done_reg_reg_12[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [15]),
        .I3(ap_return_21_preg[15]),
        .O(ap_done_reg_reg_13[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [15]),
        .I3(ap_return_20_preg[15]),
        .O(ap_done_reg_reg_14[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [15]),
        .I3(ap_return_14_preg[15]),
        .O(ap_done_reg_reg_20[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [15]),
        .I3(ap_return_13_preg[15]),
        .O(ap_done_reg_reg_21[15]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [1]),
        .I3(ap_return_33_preg[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [1]),
        .I3(ap_return_32_preg[1]),
        .O(ap_done_reg_reg_2[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [1]),
        .I3(ap_return_31_preg[1]),
        .O(ap_done_reg_reg_3[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [1]),
        .I3(ap_return_22_preg[1]),
        .O(ap_done_reg_reg_12[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [1]),
        .I3(ap_return_21_preg[1]),
        .O(ap_done_reg_reg_13[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [1]),
        .I3(ap_return_20_preg[1]),
        .O(ap_done_reg_reg_14[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [1]),
        .I3(ap_return_19_preg[1]),
        .O(ap_done_reg_reg_15[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [1]),
        .I3(ap_return_18_preg[1]),
        .O(ap_done_reg_reg_16[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [1]),
        .I3(ap_return_17_preg[1]),
        .O(ap_done_reg_reg_17[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [1]),
        .I3(ap_return_16_preg[1]),
        .O(ap_done_reg_reg_18[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [1]),
        .I3(ap_return_15_preg[1]),
        .O(ap_done_reg_reg_19[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [1]),
        .I3(ap_return_14_preg[1]),
        .O(ap_done_reg_reg_20[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [1]),
        .I3(ap_return_13_preg[1]),
        .O(ap_done_reg_reg_21[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [1]),
        .I3(ap_return_30_preg[1]),
        .O(ap_done_reg_reg_4[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [1]),
        .I3(ap_return_12_preg[1]),
        .O(ap_done_reg_reg_22[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [1]),
        .I3(ap_return_11_preg[1]),
        .O(ap_done_reg_reg_23[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [1]),
        .I3(ap_return_10_preg[1]),
        .O(ap_done_reg_reg_24[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [1]),
        .I3(ap_return_9_preg[1]),
        .O(ap_done_reg_reg_25[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [1]),
        .I3(ap_return_8_preg[1]),
        .O(ap_done_reg_reg_26[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [1]),
        .I3(ap_return_7_preg[1]),
        .O(ap_done_reg_reg_27[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [1]),
        .I3(ap_return_6_preg[1]),
        .O(ap_done_reg_reg_28[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [1]),
        .I3(ap_return_5_preg[1]),
        .O(ap_done_reg_reg_29[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [1]),
        .I3(ap_return_4_preg[1]),
        .O(ap_done_reg_reg_30[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [1]),
        .I3(ap_return_3_preg[1]),
        .O(ap_done_reg_reg_31[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [1]),
        .I3(ap_return_29_preg[1]),
        .O(ap_done_reg_reg_5[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [1]),
        .I3(ap_return_2_preg[1]),
        .O(ap_done_reg_reg_32[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [1]),
        .I3(ap_return_28_preg[1]),
        .O(ap_done_reg_reg_6[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [1]),
        .I3(ap_return_27_preg[1]),
        .O(ap_done_reg_reg_7[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [1]),
        .I3(ap_return_26_preg[1]),
        .O(ap_done_reg_reg_8[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [1]),
        .I3(ap_return_25_preg[1]),
        .O(ap_done_reg_reg_9[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [1]),
        .I3(ap_return_24_preg[1]),
        .O(ap_done_reg_reg_10[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [1]),
        .I3(ap_return_23_preg[1]),
        .O(ap_done_reg_reg_11[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [2]),
        .I3(ap_return_33_preg[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [2]),
        .I3(ap_return_32_preg[2]),
        .O(ap_done_reg_reg_2[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [2]),
        .I3(ap_return_31_preg[2]),
        .O(ap_done_reg_reg_3[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [2]),
        .I3(ap_return_22_preg[2]),
        .O(ap_done_reg_reg_12[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [2]),
        .I3(ap_return_21_preg[2]),
        .O(ap_done_reg_reg_13[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [2]),
        .I3(ap_return_20_preg[2]),
        .O(ap_done_reg_reg_14[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [2]),
        .I3(ap_return_19_preg[2]),
        .O(ap_done_reg_reg_15[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [2]),
        .I3(ap_return_18_preg[2]),
        .O(ap_done_reg_reg_16[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [2]),
        .I3(ap_return_17_preg[2]),
        .O(ap_done_reg_reg_17[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [2]),
        .I3(ap_return_16_preg[2]),
        .O(ap_done_reg_reg_18[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [2]),
        .I3(ap_return_15_preg[2]),
        .O(ap_done_reg_reg_19[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [2]),
        .I3(ap_return_14_preg[2]),
        .O(ap_done_reg_reg_20[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [2]),
        .I3(ap_return_13_preg[2]),
        .O(ap_done_reg_reg_21[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [2]),
        .I3(ap_return_30_preg[2]),
        .O(ap_done_reg_reg_4[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [2]),
        .I3(ap_return_12_preg[2]),
        .O(ap_done_reg_reg_22[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [2]),
        .I3(ap_return_11_preg[2]),
        .O(ap_done_reg_reg_23[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [2]),
        .I3(ap_return_10_preg[2]),
        .O(ap_done_reg_reg_24[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [2]),
        .I3(ap_return_9_preg[2]),
        .O(ap_done_reg_reg_25[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [2]),
        .I3(ap_return_8_preg[2]),
        .O(ap_done_reg_reg_26[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [2]),
        .I3(ap_return_7_preg[2]),
        .O(ap_done_reg_reg_27[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [2]),
        .I3(ap_return_6_preg[2]),
        .O(ap_done_reg_reg_28[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [2]),
        .I3(ap_return_5_preg[2]),
        .O(ap_done_reg_reg_29[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [2]),
        .I3(ap_return_4_preg[2]),
        .O(ap_done_reg_reg_30[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [2]),
        .I3(ap_return_3_preg[2]),
        .O(ap_done_reg_reg_31[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [2]),
        .I3(ap_return_29_preg[2]),
        .O(ap_done_reg_reg_5[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [2]),
        .I3(ap_return_2_preg[2]),
        .O(ap_done_reg_reg_32[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [2]),
        .I3(ap_return_28_preg[2]),
        .O(ap_done_reg_reg_6[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [2]),
        .I3(ap_return_27_preg[2]),
        .O(ap_done_reg_reg_7[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [2]),
        .I3(ap_return_26_preg[2]),
        .O(ap_done_reg_reg_8[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [2]),
        .I3(ap_return_25_preg[2]),
        .O(ap_done_reg_reg_9[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [2]),
        .I3(ap_return_24_preg[2]),
        .O(ap_done_reg_reg_10[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [2]),
        .I3(ap_return_23_preg[2]),
        .O(ap_done_reg_reg_11[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [3]),
        .I3(ap_return_33_preg[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [3]),
        .I3(ap_return_32_preg[3]),
        .O(ap_done_reg_reg_2[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [3]),
        .I3(ap_return_31_preg[3]),
        .O(ap_done_reg_reg_3[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [3]),
        .I3(ap_return_22_preg[3]),
        .O(ap_done_reg_reg_12[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [3]),
        .I3(ap_return_21_preg[3]),
        .O(ap_done_reg_reg_13[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [3]),
        .I3(ap_return_20_preg[3]),
        .O(ap_done_reg_reg_14[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [3]),
        .I3(ap_return_19_preg[3]),
        .O(ap_done_reg_reg_15[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [3]),
        .I3(ap_return_18_preg[3]),
        .O(ap_done_reg_reg_16[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [3]),
        .I3(ap_return_17_preg[3]),
        .O(ap_done_reg_reg_17[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [3]),
        .I3(ap_return_16_preg[3]),
        .O(ap_done_reg_reg_18[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [3]),
        .I3(ap_return_15_preg[3]),
        .O(ap_done_reg_reg_19[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [3]),
        .I3(ap_return_14_preg[3]),
        .O(ap_done_reg_reg_20[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [3]),
        .I3(ap_return_13_preg[3]),
        .O(ap_done_reg_reg_21[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [3]),
        .I3(ap_return_30_preg[3]),
        .O(ap_done_reg_reg_4[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [3]),
        .I3(ap_return_12_preg[3]),
        .O(ap_done_reg_reg_22[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [3]),
        .I3(ap_return_11_preg[3]),
        .O(ap_done_reg_reg_23[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [3]),
        .I3(ap_return_10_preg[3]),
        .O(ap_done_reg_reg_24[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [3]),
        .I3(ap_return_9_preg[3]),
        .O(ap_done_reg_reg_25[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [3]),
        .I3(ap_return_8_preg[3]),
        .O(ap_done_reg_reg_26[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [3]),
        .I3(ap_return_7_preg[3]),
        .O(ap_done_reg_reg_27[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [3]),
        .I3(ap_return_6_preg[3]),
        .O(ap_done_reg_reg_28[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [3]),
        .I3(ap_return_5_preg[3]),
        .O(ap_done_reg_reg_29[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [3]),
        .I3(ap_return_4_preg[3]),
        .O(ap_done_reg_reg_30[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [3]),
        .I3(ap_return_3_preg[3]),
        .O(ap_done_reg_reg_31[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [3]),
        .I3(ap_return_29_preg[3]),
        .O(ap_done_reg_reg_5[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [3]),
        .I3(ap_return_2_preg[3]),
        .O(ap_done_reg_reg_32[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [3]),
        .I3(ap_return_28_preg[3]),
        .O(ap_done_reg_reg_6[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [3]),
        .I3(ap_return_27_preg[3]),
        .O(ap_done_reg_reg_7[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [3]),
        .I3(ap_return_26_preg[3]),
        .O(ap_done_reg_reg_8[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [3]),
        .I3(ap_return_25_preg[3]),
        .O(ap_done_reg_reg_9[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [3]),
        .I3(ap_return_24_preg[3]),
        .O(ap_done_reg_reg_10[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [3]),
        .I3(ap_return_23_preg[3]),
        .O(ap_done_reg_reg_11[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [4]),
        .I3(ap_return_33_preg[4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [4]),
        .I3(ap_return_32_preg[4]),
        .O(ap_done_reg_reg_2[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [4]),
        .I3(ap_return_31_preg[4]),
        .O(ap_done_reg_reg_3[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [4]),
        .I3(ap_return_22_preg[4]),
        .O(ap_done_reg_reg_12[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [4]),
        .I3(ap_return_21_preg[4]),
        .O(ap_done_reg_reg_13[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [4]),
        .I3(ap_return_20_preg[4]),
        .O(ap_done_reg_reg_14[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [4]),
        .I3(ap_return_19_preg[4]),
        .O(ap_done_reg_reg_15[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [4]),
        .I3(ap_return_18_preg[4]),
        .O(ap_done_reg_reg_16[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [4]),
        .I3(ap_return_17_preg[4]),
        .O(ap_done_reg_reg_17[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [4]),
        .I3(ap_return_16_preg[4]),
        .O(ap_done_reg_reg_18[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [4]),
        .I3(ap_return_15_preg[4]),
        .O(ap_done_reg_reg_19[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [4]),
        .I3(ap_return_14_preg[4]),
        .O(ap_done_reg_reg_20[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [4]),
        .I3(ap_return_13_preg[4]),
        .O(ap_done_reg_reg_21[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [4]),
        .I3(ap_return_30_preg[4]),
        .O(ap_done_reg_reg_4[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [4]),
        .I3(ap_return_12_preg[4]),
        .O(ap_done_reg_reg_22[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [4]),
        .I3(ap_return_11_preg[4]),
        .O(ap_done_reg_reg_23[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [4]),
        .I3(ap_return_10_preg[4]),
        .O(ap_done_reg_reg_24[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [4]),
        .I3(ap_return_9_preg[4]),
        .O(ap_done_reg_reg_25[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [4]),
        .I3(ap_return_8_preg[4]),
        .O(ap_done_reg_reg_26[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [4]),
        .I3(ap_return_7_preg[4]),
        .O(ap_done_reg_reg_27[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [4]),
        .I3(ap_return_6_preg[4]),
        .O(ap_done_reg_reg_28[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [4]),
        .I3(ap_return_5_preg[4]),
        .O(ap_done_reg_reg_29[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [4]),
        .I3(ap_return_4_preg[4]),
        .O(ap_done_reg_reg_30[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [4]),
        .I3(ap_return_3_preg[4]),
        .O(ap_done_reg_reg_31[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [4]),
        .I3(ap_return_29_preg[4]),
        .O(ap_done_reg_reg_5[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [4]),
        .I3(ap_return_2_preg[4]),
        .O(ap_done_reg_reg_32[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [4]),
        .I3(ap_return_28_preg[4]),
        .O(ap_done_reg_reg_6[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [4]),
        .I3(ap_return_27_preg[4]),
        .O(ap_done_reg_reg_7[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [4]),
        .I3(ap_return_26_preg[4]),
        .O(ap_done_reg_reg_8[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [4]),
        .I3(ap_return_25_preg[4]),
        .O(ap_done_reg_reg_9[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [4]),
        .I3(ap_return_24_preg[4]),
        .O(ap_done_reg_reg_10[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [4]),
        .I3(ap_return_23_preg[4]),
        .O(ap_done_reg_reg_11[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [5]),
        .I3(ap_return_33_preg[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [5]),
        .I3(ap_return_32_preg[5]),
        .O(ap_done_reg_reg_2[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [5]),
        .I3(ap_return_31_preg[5]),
        .O(ap_done_reg_reg_3[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [5]),
        .I3(ap_return_22_preg[5]),
        .O(ap_done_reg_reg_12[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [5]),
        .I3(ap_return_21_preg[5]),
        .O(ap_done_reg_reg_13[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [5]),
        .I3(ap_return_20_preg[5]),
        .O(ap_done_reg_reg_14[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [5]),
        .I3(ap_return_19_preg[5]),
        .O(ap_done_reg_reg_15[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [5]),
        .I3(ap_return_18_preg[5]),
        .O(ap_done_reg_reg_16[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [5]),
        .I3(ap_return_17_preg[5]),
        .O(ap_done_reg_reg_17[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [5]),
        .I3(ap_return_16_preg[5]),
        .O(ap_done_reg_reg_18[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [5]),
        .I3(ap_return_15_preg[5]),
        .O(ap_done_reg_reg_19[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [5]),
        .I3(ap_return_14_preg[5]),
        .O(ap_done_reg_reg_20[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [5]),
        .I3(ap_return_13_preg[5]),
        .O(ap_done_reg_reg_21[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [5]),
        .I3(ap_return_30_preg[5]),
        .O(ap_done_reg_reg_4[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [5]),
        .I3(ap_return_12_preg[5]),
        .O(ap_done_reg_reg_22[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [5]),
        .I3(ap_return_11_preg[5]),
        .O(ap_done_reg_reg_23[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [5]),
        .I3(ap_return_10_preg[5]),
        .O(ap_done_reg_reg_24[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [5]),
        .I3(ap_return_9_preg[5]),
        .O(ap_done_reg_reg_25[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [5]),
        .I3(ap_return_8_preg[5]),
        .O(ap_done_reg_reg_26[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [5]),
        .I3(ap_return_7_preg[5]),
        .O(ap_done_reg_reg_27[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [5]),
        .I3(ap_return_6_preg[5]),
        .O(ap_done_reg_reg_28[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [5]),
        .I3(ap_return_5_preg[5]),
        .O(ap_done_reg_reg_29[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [5]),
        .I3(ap_return_4_preg[5]),
        .O(ap_done_reg_reg_30[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [5]),
        .I3(ap_return_3_preg[5]),
        .O(ap_done_reg_reg_31[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [5]),
        .I3(ap_return_29_preg[5]),
        .O(ap_done_reg_reg_5[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [5]),
        .I3(ap_return_2_preg[5]),
        .O(ap_done_reg_reg_32[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [5]),
        .I3(ap_return_28_preg[5]),
        .O(ap_done_reg_reg_6[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [5]),
        .I3(ap_return_27_preg[5]),
        .O(ap_done_reg_reg_7[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [5]),
        .I3(ap_return_26_preg[5]),
        .O(ap_done_reg_reg_8[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [5]),
        .I3(ap_return_25_preg[5]),
        .O(ap_done_reg_reg_9[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [5]),
        .I3(ap_return_24_preg[5]),
        .O(ap_done_reg_reg_10[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [5]),
        .I3(ap_return_23_preg[5]),
        .O(ap_done_reg_reg_11[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [6]),
        .I3(ap_return_33_preg[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [6]),
        .I3(ap_return_32_preg[6]),
        .O(ap_done_reg_reg_2[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [6]),
        .I3(ap_return_31_preg[6]),
        .O(ap_done_reg_reg_3[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [6]),
        .I3(ap_return_22_preg[6]),
        .O(ap_done_reg_reg_12[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [6]),
        .I3(ap_return_21_preg[6]),
        .O(ap_done_reg_reg_13[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [6]),
        .I3(ap_return_20_preg[6]),
        .O(ap_done_reg_reg_14[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [6]),
        .I3(ap_return_19_preg[6]),
        .O(ap_done_reg_reg_15[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [6]),
        .I3(ap_return_18_preg[6]),
        .O(ap_done_reg_reg_16[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [6]),
        .I3(ap_return_17_preg[6]),
        .O(ap_done_reg_reg_17[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [6]),
        .I3(ap_return_16_preg[6]),
        .O(ap_done_reg_reg_18[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [6]),
        .I3(ap_return_15_preg[6]),
        .O(ap_done_reg_reg_19[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [6]),
        .I3(ap_return_14_preg[6]),
        .O(ap_done_reg_reg_20[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [6]),
        .I3(ap_return_13_preg[6]),
        .O(ap_done_reg_reg_21[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [6]),
        .I3(ap_return_30_preg[6]),
        .O(ap_done_reg_reg_4[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [6]),
        .I3(ap_return_12_preg[6]),
        .O(ap_done_reg_reg_22[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [6]),
        .I3(ap_return_11_preg[6]),
        .O(ap_done_reg_reg_23[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [6]),
        .I3(ap_return_10_preg[6]),
        .O(ap_done_reg_reg_24[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [6]),
        .I3(ap_return_9_preg[6]),
        .O(ap_done_reg_reg_25[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [6]),
        .I3(ap_return_8_preg[6]),
        .O(ap_done_reg_reg_26[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [6]),
        .I3(ap_return_7_preg[6]),
        .O(ap_done_reg_reg_27[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [6]),
        .I3(ap_return_6_preg[6]),
        .O(ap_done_reg_reg_28[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [6]),
        .I3(ap_return_5_preg[6]),
        .O(ap_done_reg_reg_29[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [6]),
        .I3(ap_return_4_preg[6]),
        .O(ap_done_reg_reg_30[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [6]),
        .I3(ap_return_3_preg[6]),
        .O(ap_done_reg_reg_31[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [6]),
        .I3(ap_return_29_preg[6]),
        .O(ap_done_reg_reg_5[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [6]),
        .I3(ap_return_2_preg[6]),
        .O(ap_done_reg_reg_32[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [6]),
        .I3(ap_return_28_preg[6]),
        .O(ap_done_reg_reg_6[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [6]),
        .I3(ap_return_27_preg[6]),
        .O(ap_done_reg_reg_7[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [6]),
        .I3(ap_return_26_preg[6]),
        .O(ap_done_reg_reg_8[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [6]),
        .I3(ap_return_25_preg[6]),
        .O(ap_done_reg_reg_9[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [6]),
        .I3(ap_return_24_preg[6]),
        .O(ap_done_reg_reg_10[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [6]),
        .I3(ap_return_23_preg[6]),
        .O(ap_done_reg_reg_11[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [7]),
        .I3(ap_return_33_preg[7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [7]),
        .I3(ap_return_32_preg[7]),
        .O(ap_done_reg_reg_2[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [7]),
        .I3(ap_return_31_preg[7]),
        .O(ap_done_reg_reg_3[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [7]),
        .I3(ap_return_22_preg[7]),
        .O(ap_done_reg_reg_12[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [7]),
        .I3(ap_return_21_preg[7]),
        .O(ap_done_reg_reg_13[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [7]),
        .I3(ap_return_20_preg[7]),
        .O(ap_done_reg_reg_14[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [7]),
        .I3(ap_return_19_preg[7]),
        .O(ap_done_reg_reg_15[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [7]),
        .I3(ap_return_18_preg[7]),
        .O(ap_done_reg_reg_16[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [7]),
        .I3(ap_return_17_preg[7]),
        .O(ap_done_reg_reg_17[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [7]),
        .I3(ap_return_16_preg[7]),
        .O(ap_done_reg_reg_18[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [7]),
        .I3(ap_return_15_preg[7]),
        .O(ap_done_reg_reg_19[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [7]),
        .I3(ap_return_14_preg[7]),
        .O(ap_done_reg_reg_20[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [7]),
        .I3(ap_return_13_preg[7]),
        .O(ap_done_reg_reg_21[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [7]),
        .I3(ap_return_30_preg[7]),
        .O(ap_done_reg_reg_4[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [7]),
        .I3(ap_return_12_preg[7]),
        .O(ap_done_reg_reg_22[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [7]),
        .I3(ap_return_11_preg[7]),
        .O(ap_done_reg_reg_23[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [7]),
        .I3(ap_return_10_preg[7]),
        .O(ap_done_reg_reg_24[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [7]),
        .I3(ap_return_9_preg[7]),
        .O(ap_done_reg_reg_25[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [7]),
        .I3(ap_return_8_preg[7]),
        .O(ap_done_reg_reg_26[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [7]),
        .I3(ap_return_7_preg[7]),
        .O(ap_done_reg_reg_27[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [7]),
        .I3(ap_return_6_preg[7]),
        .O(ap_done_reg_reg_28[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [7]),
        .I3(ap_return_5_preg[7]),
        .O(ap_done_reg_reg_29[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [7]),
        .I3(ap_return_4_preg[7]),
        .O(ap_done_reg_reg_30[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [7]),
        .I3(ap_return_3_preg[7]),
        .O(ap_done_reg_reg_31[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [7]),
        .I3(ap_return_29_preg[7]),
        .O(ap_done_reg_reg_5[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [7]),
        .I3(ap_return_2_preg[7]),
        .O(ap_done_reg_reg_32[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [7]),
        .I3(ap_return_28_preg[7]),
        .O(ap_done_reg_reg_6[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [7]),
        .I3(ap_return_27_preg[7]),
        .O(ap_done_reg_reg_7[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [7]),
        .I3(ap_return_26_preg[7]),
        .O(ap_done_reg_reg_8[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [7]),
        .I3(ap_return_25_preg[7]),
        .O(ap_done_reg_reg_9[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [7]),
        .I3(ap_return_24_preg[7]),
        .O(ap_done_reg_reg_10[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [7]),
        .I3(ap_return_23_preg[7]),
        .O(ap_done_reg_reg_11[7]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [8]),
        .I3(ap_return_33_preg[8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [8]),
        .I3(ap_return_32_preg[8]),
        .O(ap_done_reg_reg_2[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [8]),
        .I3(ap_return_31_preg[8]),
        .O(ap_done_reg_reg_3[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [8]),
        .I3(ap_return_22_preg[8]),
        .O(ap_done_reg_reg_12[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [8]),
        .I3(ap_return_21_preg[8]),
        .O(ap_done_reg_reg_13[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [8]),
        .I3(ap_return_20_preg[8]),
        .O(ap_done_reg_reg_14[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [8]),
        .I3(ap_return_19_preg[8]),
        .O(ap_done_reg_reg_15[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [8]),
        .I3(ap_return_18_preg[8]),
        .O(ap_done_reg_reg_16[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [8]),
        .I3(ap_return_17_preg[8]),
        .O(ap_done_reg_reg_17[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [8]),
        .I3(ap_return_16_preg[8]),
        .O(ap_done_reg_reg_18[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [8]),
        .I3(ap_return_15_preg[8]),
        .O(ap_done_reg_reg_19[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [8]),
        .I3(ap_return_14_preg[8]),
        .O(ap_done_reg_reg_20[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [8]),
        .I3(ap_return_13_preg[8]),
        .O(ap_done_reg_reg_21[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [8]),
        .I3(ap_return_30_preg[8]),
        .O(ap_done_reg_reg_4[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [8]),
        .I3(ap_return_12_preg[8]),
        .O(ap_done_reg_reg_22[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [8]),
        .I3(ap_return_11_preg[8]),
        .O(ap_done_reg_reg_23[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [8]),
        .I3(ap_return_10_preg[8]),
        .O(ap_done_reg_reg_24[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [8]),
        .I3(ap_return_9_preg[8]),
        .O(ap_done_reg_reg_25[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [8]),
        .I3(ap_return_8_preg[8]),
        .O(ap_done_reg_reg_26[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [8]),
        .I3(ap_return_7_preg[8]),
        .O(ap_done_reg_reg_27[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [8]),
        .I3(ap_return_6_preg[8]),
        .O(ap_done_reg_reg_28[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [8]),
        .I3(ap_return_5_preg[8]),
        .O(ap_done_reg_reg_29[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [8]),
        .I3(ap_return_4_preg[8]),
        .O(ap_done_reg_reg_30[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [8]),
        .I3(ap_return_3_preg[8]),
        .O(ap_done_reg_reg_31[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [8]),
        .I3(ap_return_29_preg[8]),
        .O(ap_done_reg_reg_5[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [8]),
        .I3(ap_return_2_preg[8]),
        .O(ap_done_reg_reg_32[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [8]),
        .I3(ap_return_28_preg[8]),
        .O(ap_done_reg_reg_6[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [8]),
        .I3(ap_return_27_preg[8]),
        .O(ap_done_reg_reg_7[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [8]),
        .I3(ap_return_26_preg[8]),
        .O(ap_done_reg_reg_8[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [8]),
        .I3(ap_return_25_preg[8]),
        .O(ap_done_reg_reg_9[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [8]),
        .I3(ap_return_24_preg[8]),
        .O(ap_done_reg_reg_10[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [8]),
        .I3(ap_return_23_preg[8]),
        .O(ap_done_reg_reg_11[8]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_33_preg_reg[11]_0 [9]),
        .I3(ap_return_33_preg[9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_32_preg_reg[11]_0 [9]),
        .I3(ap_return_32_preg[9]),
        .O(ap_done_reg_reg_2[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_31_preg_reg[13]_0 [9]),
        .I3(ap_return_31_preg[9]),
        .O(ap_done_reg_reg_3[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_22_preg_reg[15]_0 [9]),
        .I3(ap_return_22_preg[9]),
        .O(ap_done_reg_reg_12[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__11 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_21_preg_reg[15]_0 [9]),
        .I3(ap_return_21_preg[9]),
        .O(ap_done_reg_reg_13[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_20_preg_reg[15]_0 [9]),
        .I3(ap_return_20_preg[9]),
        .O(ap_done_reg_reg_14[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_19_preg_reg[11]_0 [9]),
        .I3(ap_return_19_preg[9]),
        .O(ap_done_reg_reg_15[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__14 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_18_preg_reg[11]_0 [9]),
        .I3(ap_return_18_preg[9]),
        .O(ap_done_reg_reg_16[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__15 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_17_preg_reg[13]_0 [9]),
        .I3(ap_return_17_preg[9]),
        .O(ap_done_reg_reg_17[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__16 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_16_preg_reg[13]_0 [9]),
        .I3(ap_return_16_preg[9]),
        .O(ap_done_reg_reg_18[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__17 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_15_preg_reg[13]_0 [9]),
        .I3(ap_return_15_preg[9]),
        .O(ap_done_reg_reg_19[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__18 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_14_preg_reg[15]_0 [9]),
        .I3(ap_return_14_preg[9]),
        .O(ap_done_reg_reg_20[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__19 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_13_preg_reg[15]_0 [9]),
        .I3(ap_return_13_preg[9]),
        .O(ap_done_reg_reg_21[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_30_preg_reg[13]_0 [9]),
        .I3(ap_return_30_preg[9]),
        .O(ap_done_reg_reg_4[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__20 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_12_preg_reg[15]_0 [9]),
        .I3(ap_return_12_preg[9]),
        .O(ap_done_reg_reg_22[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__21 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_11_preg_reg[15]_0 [9]),
        .I3(ap_return_11_preg[9]),
        .O(ap_done_reg_reg_23[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__22 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_10_preg_reg[15]_0 [9]),
        .I3(ap_return_10_preg[9]),
        .O(ap_done_reg_reg_24[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__23 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_9_preg_reg[15]_0 [9]),
        .I3(ap_return_9_preg[9]),
        .O(ap_done_reg_reg_25[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__24 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_8_preg_reg[15]_0 [9]),
        .I3(ap_return_8_preg[9]),
        .O(ap_done_reg_reg_26[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__25 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_7_preg_reg[15]_0 [9]),
        .I3(ap_return_7_preg[9]),
        .O(ap_done_reg_reg_27[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__26 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_6_preg_reg[15]_0 [9]),
        .I3(ap_return_6_preg[9]),
        .O(ap_done_reg_reg_28[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__27 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_5_preg_reg[15]_0 [9]),
        .I3(ap_return_5_preg[9]),
        .O(ap_done_reg_reg_29[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__28 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_4_preg_reg[15]_0 [9]),
        .I3(ap_return_4_preg[9]),
        .O(ap_done_reg_reg_30[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__29 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(\ap_return_3_preg_reg[15]_0 [9]),
        .I3(ap_return_3_preg[9]),
        .O(ap_done_reg_reg_31[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_29_preg_reg[13]_0 [9]),
        .I3(ap_return_29_preg[9]),
        .O(ap_done_reg_reg_5[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__30 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(\ap_return_2_preg_reg[15]_0 [9]),
        .I3(ap_return_2_preg[9]),
        .O(ap_done_reg_reg_32[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_28_preg_reg[15]_0 [9]),
        .I3(ap_return_28_preg[9]),
        .O(ap_done_reg_reg_6[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__5 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_27_preg_reg[15]_0 [9]),
        .I3(ap_return_27_preg[9]),
        .O(ap_done_reg_reg_7[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_26_preg_reg[15]_0 [9]),
        .I3(ap_return_26_preg[9]),
        .O(ap_done_reg_reg_8[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__7 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_25_preg_reg[15]_0 [9]),
        .I3(ap_return_25_preg[9]),
        .O(ap_done_reg_reg_9[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__8 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(\ap_return_24_preg_reg[15]_0 [9]),
        .I3(ap_return_24_preg[9]),
        .O(ap_done_reg_reg_10[9]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__9 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(\ap_return_23_preg_reg[15]_0 [9]),
        .I3(ap_return_23_preg[9]),
        .O(ap_done_reg_reg_11[9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_OutVideoFormat_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(push_31));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [0]),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_33[0]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [1]),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_33[1]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [2]),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_33[2]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [3]),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_33[3]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [4]),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_33[4]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [5]),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_33[5]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [6]),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_33[6]));
  LUT4 #(
    .INIT(16'hFB40)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(\ap_return_1_preg_reg[7]_0 [7]),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_33[7]));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(ap_rst_n),
        .I2(ap_done_reg_i_3_n_5),
        .I3(ap_done_reg_i_4_n_5),
        .I4(ap_done_reg_i_5_n_5),
        .I5(ap_done_reg_i_6_n_5),
        .O(ap_done_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hF8F8A80000000000)) 
    ap_done_reg_i_10
       (.I0(ap_done_reg_reg_0),
        .I1(HwReg_K33_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I3(HwReg_K33_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I5(ap_done_reg_i_18_n_5),
        .O(ap_done_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hF8F8A80000000000)) 
    ap_done_reg_i_11
       (.I0(ap_done_reg_reg_0),
        .I1(HwReg_K31_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I3(HwReg_K31_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I5(ap_done_reg_i_19_n_5),
        .O(ap_done_reg_i_11_n_5));
  LUT6 #(
    .INIT(64'hF8F8A80000000000)) 
    ap_done_reg_i_12
       (.I0(ap_done_reg_reg_0),
        .I1(HwReg_K22_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I3(HwReg_K22_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I5(ap_done_reg_i_20_n_5),
        .O(ap_done_reg_i_12_n_5));
  LUT6 #(
    .INIT(64'h010F111F010FFFFF)) 
    ap_done_reg_i_13
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I3(HwReg_ColStart_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I5(HwReg_GOffset_2_channel_full_n),
        .O(ap_done_reg_i_13_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_14
       (.I0(ap_done_reg_reg_0),
        .I1(HwReg_ColEnd_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I3(HwReg_ClipMax_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I5(ap_done_reg_i_21_n_5),
        .O(ap_done_reg_i_14_n_5));
  LUT6 #(
    .INIT(64'h010F111F010FFFFF)) 
    ap_done_reg_i_15
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I3(HwReg_K13_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I5(HwReg_K13_channel_full_n),
        .O(ap_done_reg_i_15_n_5));
  LUT6 #(
    .INIT(64'h010F111F010FFFFF)) 
    ap_done_reg_i_16
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I3(HwReg_K11_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I5(HwReg_K11_channel_full_n),
        .O(ap_done_reg_i_16_n_5));
  LUT6 #(
    .INIT(64'h010F111F010FFFFF)) 
    ap_done_reg_i_17
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_width_c12_channel_reg),
        .I3(HwReg_width_c12_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I5(HwReg_BOffset_2_channel_full_n),
        .O(ap_done_reg_i_17_n_5));
  LUT6 #(
    .INIT(64'hFEF0EEE0FEF00000)) 
    ap_done_reg_i_18
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I3(HwReg_OutVideoFormat_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I5(HwReg_ROffset_2_channel_full_n),
        .O(ap_done_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'hFEF0EEE0FEF00000)) 
    ap_done_reg_i_19
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I3(HwReg_K32_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I5(HwReg_K32_channel_full_n),
        .O(ap_done_reg_i_19_n_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .O(ap_done_reg_reg_0));
  LUT6 #(
    .INIT(64'hFEF0EEE0FEF00000)) 
    ap_done_reg_i_20
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I3(HwReg_K23_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I5(HwReg_K23_channel_full_n),
        .O(ap_done_reg_i_20_n_5));
  LUT6 #(
    .INIT(64'h010F111F010FFFFF)) 
    ap_done_reg_i_21
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I3(HwReg_ClampMin_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I5(HwReg_ClipMax_2_channel_full_n),
        .O(ap_done_reg_i_21_n_5));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    ap_done_reg_i_3
       (.I0(ap_done_reg_i_7_n_5),
        .I1(ap_done_reg_i_8_n_5),
        .I2(ap_done_reg_i_9_n_5),
        .I3(ap_done_reg_i_10_n_5),
        .I4(ap_done_reg_i_11_n_5),
        .I5(ap_done_reg_i_12_n_5),
        .O(ap_done_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFABBBFFFF)) 
    ap_done_reg_i_4
       (.I0(ap_done_reg_i_13_n_5),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I2(HwReg_GOffset_channel_full_n),
        .I3(ap_done_reg_reg_0),
        .I4(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .I5(ap_done_reg_i_14_n_5),
        .O(ap_done_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_5
       (.I0(ap_done_reg_reg_0),
        .I1(HwReg_K21_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(HwReg_K21_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I5(ap_done_reg_i_15_n_5),
        .O(ap_done_reg_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_6
       (.I0(ap_done_reg_reg_0),
        .I1(HwReg_K12_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(HwReg_K12_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I5(ap_done_reg_i_16_n_5),
        .O(ap_done_reg_i_6_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_7
       (.I0(ap_done_reg_reg_0),
        .I1(HwReg_ClampMin_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I3(HwReg_BOffset_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I5(ap_done_reg_i_17_n_5),
        .O(ap_done_reg_i_7_n_5));
  LUT6 #(
    .INIT(64'hFEF0EEE0FEF00000)) 
    ap_done_reg_i_8
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I3(HwReg_ROffset_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I5(HwReg_RowEnd_channel_full_n),
        .O(ap_done_reg_i_8_n_5));
  LUT6 #(
    .INIT(64'hFEF0EEE0FEF00000)) 
    ap_done_reg_i_9
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I3(HwReg_RowStart_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .I5(HwReg_height_c14_channel_full_n),
        .O(ap_done_reg_i_9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_5),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[7]_0 [7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [0]),
        .Q(ap_return_10_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [10]),
        .Q(ap_return_10_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [11]),
        .Q(ap_return_10_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [12]),
        .Q(ap_return_10_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [13]),
        .Q(ap_return_10_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [14]),
        .Q(ap_return_10_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [15]),
        .Q(ap_return_10_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [1]),
        .Q(ap_return_10_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [2]),
        .Q(ap_return_10_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [3]),
        .Q(ap_return_10_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [4]),
        .Q(ap_return_10_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [5]),
        .Q(ap_return_10_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [6]),
        .Q(ap_return_10_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [7]),
        .Q(ap_return_10_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [8]),
        .Q(ap_return_10_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_10_preg_reg[15]_0 [9]),
        .Q(ap_return_10_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [0]),
        .Q(ap_return_11_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [10]),
        .Q(ap_return_11_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [11]),
        .Q(ap_return_11_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [12]),
        .Q(ap_return_11_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [13]),
        .Q(ap_return_11_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [14]),
        .Q(ap_return_11_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [15]),
        .Q(ap_return_11_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [1]),
        .Q(ap_return_11_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [2]),
        .Q(ap_return_11_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [3]),
        .Q(ap_return_11_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [4]),
        .Q(ap_return_11_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [5]),
        .Q(ap_return_11_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [6]),
        .Q(ap_return_11_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [7]),
        .Q(ap_return_11_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [8]),
        .Q(ap_return_11_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_11_preg_reg[15]_0 [9]),
        .Q(ap_return_11_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [0]),
        .Q(ap_return_12_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [10]),
        .Q(ap_return_12_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [11]),
        .Q(ap_return_12_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [12]),
        .Q(ap_return_12_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [13]),
        .Q(ap_return_12_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [14]),
        .Q(ap_return_12_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [15]),
        .Q(ap_return_12_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [1]),
        .Q(ap_return_12_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [2]),
        .Q(ap_return_12_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [3]),
        .Q(ap_return_12_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [4]),
        .Q(ap_return_12_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [5]),
        .Q(ap_return_12_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [6]),
        .Q(ap_return_12_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [7]),
        .Q(ap_return_12_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [8]),
        .Q(ap_return_12_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_12_preg_reg[15]_0 [9]),
        .Q(ap_return_12_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [0]),
        .Q(ap_return_13_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [10]),
        .Q(ap_return_13_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [11]),
        .Q(ap_return_13_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [12]),
        .Q(ap_return_13_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [13]),
        .Q(ap_return_13_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [14]),
        .Q(ap_return_13_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [15]),
        .Q(ap_return_13_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [1]),
        .Q(ap_return_13_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [2]),
        .Q(ap_return_13_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [3]),
        .Q(ap_return_13_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [4]),
        .Q(ap_return_13_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [5]),
        .Q(ap_return_13_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [6]),
        .Q(ap_return_13_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [7]),
        .Q(ap_return_13_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [8]),
        .Q(ap_return_13_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_13_preg_reg[15]_0 [9]),
        .Q(ap_return_13_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [0]),
        .Q(ap_return_14_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [10]),
        .Q(ap_return_14_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [11]),
        .Q(ap_return_14_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [12]),
        .Q(ap_return_14_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [13]),
        .Q(ap_return_14_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [14]),
        .Q(ap_return_14_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [15]),
        .Q(ap_return_14_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [1]),
        .Q(ap_return_14_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [2]),
        .Q(ap_return_14_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [3]),
        .Q(ap_return_14_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [4]),
        .Q(ap_return_14_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [5]),
        .Q(ap_return_14_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [6]),
        .Q(ap_return_14_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [7]),
        .Q(ap_return_14_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [8]),
        .Q(ap_return_14_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_14_preg_reg[15]_0 [9]),
        .Q(ap_return_14_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [0]),
        .Q(ap_return_15_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [10]),
        .Q(ap_return_15_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [11]),
        .Q(ap_return_15_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [12]),
        .Q(ap_return_15_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [13]),
        .Q(ap_return_15_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [1]),
        .Q(ap_return_15_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [2]),
        .Q(ap_return_15_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [3]),
        .Q(ap_return_15_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [4]),
        .Q(ap_return_15_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [5]),
        .Q(ap_return_15_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [6]),
        .Q(ap_return_15_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [7]),
        .Q(ap_return_15_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [8]),
        .Q(ap_return_15_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_15_preg_reg[13]_0 [9]),
        .Q(ap_return_15_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [0]),
        .Q(ap_return_16_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [10]),
        .Q(ap_return_16_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [11]),
        .Q(ap_return_16_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [12]),
        .Q(ap_return_16_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [13]),
        .Q(ap_return_16_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [1]),
        .Q(ap_return_16_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [2]),
        .Q(ap_return_16_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [3]),
        .Q(ap_return_16_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [4]),
        .Q(ap_return_16_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [5]),
        .Q(ap_return_16_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [6]),
        .Q(ap_return_16_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [7]),
        .Q(ap_return_16_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [8]),
        .Q(ap_return_16_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_16_preg_reg[13]_0 [9]),
        .Q(ap_return_16_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [0]),
        .Q(ap_return_17_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [10]),
        .Q(ap_return_17_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [11]),
        .Q(ap_return_17_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [12]),
        .Q(ap_return_17_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [13]),
        .Q(ap_return_17_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [1]),
        .Q(ap_return_17_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [2]),
        .Q(ap_return_17_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [3]),
        .Q(ap_return_17_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [4]),
        .Q(ap_return_17_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [5]),
        .Q(ap_return_17_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [6]),
        .Q(ap_return_17_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [7]),
        .Q(ap_return_17_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [8]),
        .Q(ap_return_17_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_17_preg_reg[13]_0 [9]),
        .Q(ap_return_17_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [0]),
        .Q(ap_return_18_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [10]),
        .Q(ap_return_18_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [11]),
        .Q(ap_return_18_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [1]),
        .Q(ap_return_18_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [2]),
        .Q(ap_return_18_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [3]),
        .Q(ap_return_18_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [4]),
        .Q(ap_return_18_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [5]),
        .Q(ap_return_18_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [6]),
        .Q(ap_return_18_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [7]),
        .Q(ap_return_18_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [8]),
        .Q(ap_return_18_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_18_preg_reg[11]_0 [9]),
        .Q(ap_return_18_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [0]),
        .Q(ap_return_19_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [10]),
        .Q(ap_return_19_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [11]),
        .Q(ap_return_19_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [1]),
        .Q(ap_return_19_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [2]),
        .Q(ap_return_19_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [3]),
        .Q(ap_return_19_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [4]),
        .Q(ap_return_19_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [5]),
        .Q(ap_return_19_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [6]),
        .Q(ap_return_19_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [7]),
        .Q(ap_return_19_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [8]),
        .Q(ap_return_19_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_19_preg_reg[11]_0 [9]),
        .Q(ap_return_19_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_1_preg_reg[7]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [0]),
        .Q(ap_return_20_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [10]),
        .Q(ap_return_20_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [11]),
        .Q(ap_return_20_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [12]),
        .Q(ap_return_20_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [13]),
        .Q(ap_return_20_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [14]),
        .Q(ap_return_20_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [15]),
        .Q(ap_return_20_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [1]),
        .Q(ap_return_20_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [2]),
        .Q(ap_return_20_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [3]),
        .Q(ap_return_20_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [4]),
        .Q(ap_return_20_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [5]),
        .Q(ap_return_20_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [6]),
        .Q(ap_return_20_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [7]),
        .Q(ap_return_20_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [8]),
        .Q(ap_return_20_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_20_preg_reg[15]_0 [9]),
        .Q(ap_return_20_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [0]),
        .Q(ap_return_21_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [10]),
        .Q(ap_return_21_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [11]),
        .Q(ap_return_21_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [12]),
        .Q(ap_return_21_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [13]),
        .Q(ap_return_21_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [14]),
        .Q(ap_return_21_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [15]),
        .Q(ap_return_21_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [1]),
        .Q(ap_return_21_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [2]),
        .Q(ap_return_21_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [3]),
        .Q(ap_return_21_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [4]),
        .Q(ap_return_21_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [5]),
        .Q(ap_return_21_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [6]),
        .Q(ap_return_21_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [7]),
        .Q(ap_return_21_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [8]),
        .Q(ap_return_21_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_21_preg_reg[15]_0 [9]),
        .Q(ap_return_21_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [0]),
        .Q(ap_return_22_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [10]),
        .Q(ap_return_22_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [11]),
        .Q(ap_return_22_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [12]),
        .Q(ap_return_22_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [13]),
        .Q(ap_return_22_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [14]),
        .Q(ap_return_22_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [15]),
        .Q(ap_return_22_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [1]),
        .Q(ap_return_22_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [2]),
        .Q(ap_return_22_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [3]),
        .Q(ap_return_22_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [4]),
        .Q(ap_return_22_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [5]),
        .Q(ap_return_22_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [6]),
        .Q(ap_return_22_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [7]),
        .Q(ap_return_22_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [8]),
        .Q(ap_return_22_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_22_preg_reg[15]_0 [9]),
        .Q(ap_return_22_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [0]),
        .Q(ap_return_23_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [10]),
        .Q(ap_return_23_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [11]),
        .Q(ap_return_23_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [12]),
        .Q(ap_return_23_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [13]),
        .Q(ap_return_23_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [14]),
        .Q(ap_return_23_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [15]),
        .Q(ap_return_23_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [1]),
        .Q(ap_return_23_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [2]),
        .Q(ap_return_23_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [3]),
        .Q(ap_return_23_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [4]),
        .Q(ap_return_23_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [5]),
        .Q(ap_return_23_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [6]),
        .Q(ap_return_23_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [7]),
        .Q(ap_return_23_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [8]),
        .Q(ap_return_23_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_23_preg_reg[15]_0 [9]),
        .Q(ap_return_23_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [0]),
        .Q(ap_return_24_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [10]),
        .Q(ap_return_24_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [11]),
        .Q(ap_return_24_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [12]),
        .Q(ap_return_24_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [13]),
        .Q(ap_return_24_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [14]),
        .Q(ap_return_24_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [15]),
        .Q(ap_return_24_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [1]),
        .Q(ap_return_24_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [2]),
        .Q(ap_return_24_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [3]),
        .Q(ap_return_24_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [4]),
        .Q(ap_return_24_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [5]),
        .Q(ap_return_24_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [6]),
        .Q(ap_return_24_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [7]),
        .Q(ap_return_24_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [8]),
        .Q(ap_return_24_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_24_preg_reg[15]_0 [9]),
        .Q(ap_return_24_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [0]),
        .Q(ap_return_25_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [10]),
        .Q(ap_return_25_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [11]),
        .Q(ap_return_25_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [12]),
        .Q(ap_return_25_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [13]),
        .Q(ap_return_25_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [14]),
        .Q(ap_return_25_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [15]),
        .Q(ap_return_25_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [1]),
        .Q(ap_return_25_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [2]),
        .Q(ap_return_25_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [3]),
        .Q(ap_return_25_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [4]),
        .Q(ap_return_25_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [5]),
        .Q(ap_return_25_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [6]),
        .Q(ap_return_25_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [7]),
        .Q(ap_return_25_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [8]),
        .Q(ap_return_25_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_25_preg_reg[15]_0 [9]),
        .Q(ap_return_25_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [0]),
        .Q(ap_return_26_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [10]),
        .Q(ap_return_26_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [11]),
        .Q(ap_return_26_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [12]),
        .Q(ap_return_26_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [13]),
        .Q(ap_return_26_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [14]),
        .Q(ap_return_26_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [15]),
        .Q(ap_return_26_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [1]),
        .Q(ap_return_26_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [2]),
        .Q(ap_return_26_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [3]),
        .Q(ap_return_26_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [4]),
        .Q(ap_return_26_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [5]),
        .Q(ap_return_26_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [6]),
        .Q(ap_return_26_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [7]),
        .Q(ap_return_26_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [8]),
        .Q(ap_return_26_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_26_preg_reg[15]_0 [9]),
        .Q(ap_return_26_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [0]),
        .Q(ap_return_27_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [10]),
        .Q(ap_return_27_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [11]),
        .Q(ap_return_27_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [12]),
        .Q(ap_return_27_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [13]),
        .Q(ap_return_27_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [14]),
        .Q(ap_return_27_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [15]),
        .Q(ap_return_27_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [1]),
        .Q(ap_return_27_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [2]),
        .Q(ap_return_27_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [3]),
        .Q(ap_return_27_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [4]),
        .Q(ap_return_27_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [5]),
        .Q(ap_return_27_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [6]),
        .Q(ap_return_27_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [7]),
        .Q(ap_return_27_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [8]),
        .Q(ap_return_27_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_27_preg_reg[15]_0 [9]),
        .Q(ap_return_27_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [0]),
        .Q(ap_return_28_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [10]),
        .Q(ap_return_28_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [11]),
        .Q(ap_return_28_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [12]),
        .Q(ap_return_28_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [13]),
        .Q(ap_return_28_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [14]),
        .Q(ap_return_28_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [15]),
        .Q(ap_return_28_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [1]),
        .Q(ap_return_28_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [2]),
        .Q(ap_return_28_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [3]),
        .Q(ap_return_28_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [4]),
        .Q(ap_return_28_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [5]),
        .Q(ap_return_28_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [6]),
        .Q(ap_return_28_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [7]),
        .Q(ap_return_28_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [8]),
        .Q(ap_return_28_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_28_preg_reg[15]_0 [9]),
        .Q(ap_return_28_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [0]),
        .Q(ap_return_29_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [10]),
        .Q(ap_return_29_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [11]),
        .Q(ap_return_29_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [12]),
        .Q(ap_return_29_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [13]),
        .Q(ap_return_29_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [1]),
        .Q(ap_return_29_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [2]),
        .Q(ap_return_29_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [3]),
        .Q(ap_return_29_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [4]),
        .Q(ap_return_29_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [5]),
        .Q(ap_return_29_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [6]),
        .Q(ap_return_29_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [7]),
        .Q(ap_return_29_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [8]),
        .Q(ap_return_29_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_29_preg_reg[13]_0 [9]),
        .Q(ap_return_29_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_2_preg_reg[15]_0 [9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [0]),
        .Q(ap_return_30_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [10]),
        .Q(ap_return_30_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [11]),
        .Q(ap_return_30_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [12]),
        .Q(ap_return_30_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [13]),
        .Q(ap_return_30_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [1]),
        .Q(ap_return_30_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [2]),
        .Q(ap_return_30_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [3]),
        .Q(ap_return_30_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [4]),
        .Q(ap_return_30_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [5]),
        .Q(ap_return_30_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [6]),
        .Q(ap_return_30_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [7]),
        .Q(ap_return_30_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [8]),
        .Q(ap_return_30_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_30_preg_reg[13]_0 [9]),
        .Q(ap_return_30_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [0]),
        .Q(ap_return_31_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [10]),
        .Q(ap_return_31_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [11]),
        .Q(ap_return_31_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [12]),
        .Q(ap_return_31_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [13]),
        .Q(ap_return_31_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [1]),
        .Q(ap_return_31_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [2]),
        .Q(ap_return_31_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [3]),
        .Q(ap_return_31_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [4]),
        .Q(ap_return_31_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [5]),
        .Q(ap_return_31_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [6]),
        .Q(ap_return_31_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [7]),
        .Q(ap_return_31_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [8]),
        .Q(ap_return_31_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_31_preg_reg[13]_0 [9]),
        .Q(ap_return_31_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [0]),
        .Q(ap_return_32_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [10]),
        .Q(ap_return_32_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [11]),
        .Q(ap_return_32_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [1]),
        .Q(ap_return_32_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [2]),
        .Q(ap_return_32_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [3]),
        .Q(ap_return_32_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [4]),
        .Q(ap_return_32_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [5]),
        .Q(ap_return_32_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [6]),
        .Q(ap_return_32_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [7]),
        .Q(ap_return_32_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [8]),
        .Q(ap_return_32_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_32_preg_reg[11]_0 [9]),
        .Q(ap_return_32_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [0]),
        .Q(ap_return_33_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [10]),
        .Q(ap_return_33_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [11]),
        .Q(ap_return_33_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [1]),
        .Q(ap_return_33_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [2]),
        .Q(ap_return_33_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [3]),
        .Q(ap_return_33_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [4]),
        .Q(ap_return_33_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [5]),
        .Q(ap_return_33_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [6]),
        .Q(ap_return_33_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [7]),
        .Q(ap_return_33_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [8]),
        .Q(ap_return_33_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_33_preg_reg[11]_0 [9]),
        .Q(ap_return_33_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [0]),
        .Q(ap_return_34_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [10]),
        .Q(ap_return_34_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [11]),
        .Q(ap_return_34_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [1]),
        .Q(ap_return_34_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [2]),
        .Q(ap_return_34_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [3]),
        .Q(ap_return_34_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [4]),
        .Q(ap_return_34_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [5]),
        .Q(ap_return_34_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [6]),
        .Q(ap_return_34_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [7]),
        .Q(ap_return_34_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [8]),
        .Q(ap_return_34_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_34_preg_reg[11]_0 [9]),
        .Q(ap_return_34_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[0]),
        .Q(ap_return_35_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[10]),
        .Q(ap_return_35_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[11]),
        .Q(ap_return_35_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[1]),
        .Q(ap_return_35_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[2]),
        .Q(ap_return_35_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[3]),
        .Q(ap_return_35_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[4]),
        .Q(ap_return_35_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[5]),
        .Q(ap_return_35_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[6]),
        .Q(ap_return_35_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[7]),
        .Q(ap_return_35_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[8]),
        .Q(ap_return_35_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(Q[9]),
        .Q(ap_return_35_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_3_preg_reg[15]_0 [9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[15]_0 [9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[15]_0 [9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_6_preg_reg[15]_0 [9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[15]_0 [9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [0]),
        .Q(ap_return_8_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [10]),
        .Q(ap_return_8_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [11]),
        .Q(ap_return_8_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [12]),
        .Q(ap_return_8_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [13]),
        .Q(ap_return_8_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [14]),
        .Q(ap_return_8_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [15]),
        .Q(ap_return_8_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [1]),
        .Q(ap_return_8_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [2]),
        .Q(ap_return_8_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [3]),
        .Q(ap_return_8_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [4]),
        .Q(ap_return_8_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [5]),
        .Q(ap_return_8_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [6]),
        .Q(ap_return_8_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [7]),
        .Q(ap_return_8_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [8]),
        .Q(ap_return_8_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[15]_0 [9]),
        .Q(ap_return_8_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [0]),
        .Q(ap_return_9_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [10]),
        .Q(ap_return_9_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [11]),
        .Q(ap_return_9_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [12]),
        .Q(ap_return_9_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [13]),
        .Q(ap_return_9_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [14]),
        .Q(ap_return_9_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [15]),
        .Q(ap_return_9_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [1]),
        .Q(ap_return_9_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [2]),
        .Q(ap_return_9_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [3]),
        .Q(ap_return_9_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [4]),
        .Q(ap_return_9_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [5]),
        .Q(ap_return_9_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [6]),
        .Q(ap_return_9_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [7]),
        .Q(ap_return_9_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [8]),
        .Q(ap_return_9_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry3_proc_U0_ap_ready),
        .D(\ap_return_9_preg_reg[15]_0 [9]),
        .Q(ap_return_9_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_BOffset_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_BOffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_channel));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_ClampMin_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ClampMin_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_channel));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ClipMax_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ClipMax_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_channel));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_ColEnd_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .O(ap_sync_channel_write_HwReg_ColEnd_channel));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ColStart_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_ColStart_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .O(ap_sync_channel_write_HwReg_ColStart_channel));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_GOffset_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_GOffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_channel));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(HwReg_InVideoFormat_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_InVideoFormat_channel));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K11_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K11_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .O(ap_sync_channel_write_HwReg_K11_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K11_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(ap_sync_channel_write_HwReg_K11_channel));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K12_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K12_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .O(ap_sync_channel_write_HwReg_K12_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg),
        .I2(HwReg_K12_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(ap_sync_channel_write_HwReg_K12_channel));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K13_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K13_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .O(ap_sync_channel_write_HwReg_K13_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K13_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(ap_sync_channel_write_HwReg_K13_channel));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K21_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K21_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .O(ap_sync_channel_write_HwReg_K21_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K21_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(ap_sync_channel_write_HwReg_K21_channel));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K22_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K22_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .O(ap_sync_channel_write_HwReg_K22_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K22_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(ap_sync_channel_write_HwReg_K22_channel));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K23_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K23_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .O(ap_sync_channel_write_HwReg_K23_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_K23_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(ap_sync_channel_write_HwReg_K23_channel));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K31_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K31_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .O(ap_sync_channel_write_HwReg_K31_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K31_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(ap_sync_channel_write_HwReg_K31_channel));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K32_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K32_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .O(ap_sync_channel_write_HwReg_K32_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(HwReg_K32_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(ap_sync_channel_write_HwReg_K32_channel));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K33_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_K33_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .O(ap_sync_channel_write_HwReg_K33_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_K33_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(ap_sync_channel_write_HwReg_K33_channel));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_OutVideoFormat_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_OutVideoFormat_channel));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_ROffset_2_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_2_channel));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_ROffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_channel));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_RowEnd_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .O(ap_sync_channel_write_HwReg_RowEnd_channel));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_RowStart_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_RowStart_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .O(ap_sync_channel_write_HwReg_RowStart_channel));
  LUT6 #(
    .INIT(64'h00020000FFFFFFFF)) 
    ap_sync_reg_channel_write_HwReg_height_c14_channel_i_1
       (.I0(ap_done_reg_i_3_n_5),
        .I1(ap_done_reg_i_4_n_5),
        .I2(ap_done_reg_i_5_n_5),
        .I3(ap_done_reg_i_6_n_5),
        .I4(ap_done_reg_reg_0),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_height_c14_channel_i_2
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg),
        .I2(HwReg_height_c14_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .O(ap_sync_channel_write_HwReg_height_c14_channel));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_width_c12_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg),
        .I2(HwReg_width_c12_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_width_c12_channel_reg),
        .O(ap_sync_channel_write_HwReg_width_c12_channel));
endmodule

module bd_d92b_csc_0_CTRL_s_axi
   (Block_entry3_proc_U0_ap_ready,
    int_ap_start_reg_rep_0,
    ap_rst_n_inv,
    ClampMin_2,
    ClipMax_2,
    K33_2,
    GOffset,
    BOffset,
    K31,
    K32,
    K33,
    int_ap_start_reg_0,
    Block_entry3_proc_U0_ap_start,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    InVideoFormat,
    OutVideoFormat,
    width,
    height,
    ColStart,
    ColEnd,
    RowStart,
    RowEnd,
    K11,
    K12,
    K13,
    K21,
    K22,
    K23,
    ROffset,
    ClampMin,
    ClipMax,
    K11_2,
    K12_2,
    K13_2,
    K21_2,
    K22_2,
    K23_2,
    K31_2,
    K32_2,
    ROffset_2,
    GOffset_2,
    BOffset_2,
    s_axi_CTRL_RDATA,
    interrupt,
    int_ap_start_reg_rep__0_0,
    int_ap_start_reg_rep__1_0,
    int_ap_start_reg_rep__2_0,
    int_ap_start_reg_rep__3_0,
    ap_done_reg,
    ap_rst_n,
    s_axi_CTRL_ARADDR,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    s_axi_CTRL_WDATA,
    ap_clk,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WSTRB,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    ap_idle);
  output Block_entry3_proc_U0_ap_ready;
  output int_ap_start_reg_rep_0;
  output ap_rst_n_inv;
  output [11:0]ClampMin_2;
  output [11:0]ClipMax_2;
  output [15:0]K33_2;
  output [13:0]GOffset;
  output [13:0]BOffset;
  output [15:0]K31;
  output [15:0]K32;
  output [15:0]K33;
  output int_ap_start_reg_0;
  output Block_entry3_proc_U0_ap_start;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [7:0]InVideoFormat;
  output [7:0]OutVideoFormat;
  output [11:0]width;
  output [11:0]height;
  output [15:0]ColStart;
  output [15:0]ColEnd;
  output [15:0]RowStart;
  output [15:0]RowEnd;
  output [15:0]K11;
  output [15:0]K12;
  output [15:0]K13;
  output [15:0]K21;
  output [15:0]K22;
  output [15:0]K23;
  output [13:0]ROffset;
  output [11:0]ClampMin;
  output [11:0]ClipMax;
  output [15:0]K11_2;
  output [15:0]K12_2;
  output [15:0]K13_2;
  output [15:0]K21_2;
  output [15:0]K22_2;
  output [15:0]K23_2;
  output [15:0]K31_2;
  output [15:0]K32_2;
  output [13:0]ROffset_2;
  output [13:0]GOffset_2;
  output [13:0]BOffset_2;
  output [15:0]s_axi_CTRL_RDATA;
  output interrupt;
  output int_ap_start_reg_rep__0_0;
  output int_ap_start_reg_rep__1_0;
  output int_ap_start_reg_rep__2_0;
  output int_ap_start_reg_rep__3_0;
  input ap_done_reg;
  input ap_rst_n;
  input [8:0]s_axi_CTRL_ARADDR;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input [15:0]s_axi_CTRL_WDATA;
  input ap_clk;
  input [8:0]s_axi_CTRL_AWADDR;
  input [1:0]s_axi_CTRL_WSTRB;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input ap_idle;

  wire [13:0]BOffset;
  wire [13:0]BOffset_2;
  wire Block_entry3_proc_U0_ap_ready;
  wire Block_entry3_proc_U0_ap_start;
  wire [11:0]ClampMin;
  wire [11:0]ClampMin_2;
  wire [11:0]ClipMax;
  wire [11:0]ClipMax_2;
  wire [15:0]ColEnd;
  wire [15:0]ColStart;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [13:0]GOffset;
  wire [13:0]GOffset_2;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K11_2;
  wire [15:0]K12;
  wire [15:0]K12_2;
  wire [15:0]K13;
  wire [15:0]K13_2;
  wire [15:0]K21;
  wire [15:0]K21_2;
  wire [15:0]K22;
  wire [15:0]K22_2;
  wire [15:0]K23;
  wire [15:0]K23_2;
  wire [15:0]K31;
  wire [15:0]K31_2;
  wire [15:0]K32;
  wire [15:0]K32_2;
  wire [15:0]K33;
  wire [15:0]K33_2;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [7:0]OutVideoFormat;
  wire [0:0]Q;
  wire [13:0]ROffset;
  wire [13:0]ROffset_2;
  wire [15:0]RowEnd;
  wire [15:0]RowStart;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire [11:0]height;
  wire [13:0]int_BOffset0;
  wire \int_BOffset[13]_i_1_n_5 ;
  wire [13:0]int_BOffset_20;
  wire \int_BOffset_2[13]_i_1_n_5 ;
  wire [11:0]int_ClampMin0;
  wire \int_ClampMin[11]_i_1_n_5 ;
  wire [11:0]int_ClampMin_20;
  wire \int_ClampMin_2[11]_i_1_n_5 ;
  wire \int_ClampMin_2[11]_i_3_n_5 ;
  wire [11:0]int_ClipMax0;
  wire \int_ClipMax[11]_i_1_n_5 ;
  wire [11:0]int_ClipMax_20;
  wire \int_ClipMax_2[11]_i_1_n_5 ;
  wire [15:0]int_ColEnd0;
  wire \int_ColEnd[15]_i_1_n_5 ;
  wire [15:0]int_ColStart0;
  wire \int_ColStart[15]_i_1_n_5 ;
  wire [13:0]int_GOffset0;
  wire \int_GOffset[13]_i_1_n_5 ;
  wire [13:0]int_GOffset_20;
  wire \int_GOffset_2[13]_i_1_n_5 ;
  wire \int_GOffset_2[13]_i_3_n_5 ;
  wire [7:0]int_InVideoFormat0;
  wire \int_InVideoFormat[7]_i_1_n_5 ;
  wire \int_InVideoFormat[7]_i_3_n_5 ;
  wire [15:0]int_K110;
  wire \int_K11[15]_i_1_n_5 ;
  wire [15:0]int_K11_20;
  wire \int_K11_2[15]_i_1_n_5 ;
  wire [15:0]int_K120;
  wire \int_K12[15]_i_1_n_5 ;
  wire [15:0]int_K12_20;
  wire \int_K12_2[15]_i_1_n_5 ;
  wire [15:0]int_K130;
  wire \int_K13[15]_i_1_n_5 ;
  wire [15:0]int_K13_20;
  wire \int_K13_2[15]_i_1_n_5 ;
  wire [15:0]int_K210;
  wire \int_K21[15]_i_1_n_5 ;
  wire [15:0]int_K21_20;
  wire \int_K21_2[15]_i_1_n_5 ;
  wire [15:0]int_K220;
  wire \int_K22[15]_i_1_n_5 ;
  wire [15:0]int_K22_20;
  wire \int_K22_2[15]_i_1_n_5 ;
  wire [15:0]int_K230;
  wire \int_K23[15]_i_1_n_5 ;
  wire [15:0]int_K23_20;
  wire \int_K23_2[15]_i_1_n_5 ;
  wire [15:0]int_K310;
  wire \int_K31[15]_i_1_n_5 ;
  wire [15:0]int_K31_20;
  wire \int_K31_2[15]_i_1_n_5 ;
  wire [15:0]int_K320;
  wire \int_K32[15]_i_1_n_5 ;
  wire [15:0]int_K32_20;
  wire \int_K32_2[15]_i_1_n_5 ;
  wire [15:0]int_K330;
  wire \int_K33[15]_i_1_n_5 ;
  wire [15:0]int_K33_20;
  wire \int_K33_2[15]_i_1_n_5 ;
  wire \int_K33_2[15]_i_3_n_5 ;
  wire \int_K33_2[15]_i_4_n_5 ;
  wire [7:0]int_OutVideoFormat0;
  wire \int_OutVideoFormat[7]_i_1_n_5 ;
  wire [13:0]int_ROffset0;
  wire \int_ROffset[13]_i_1_n_5 ;
  wire [13:0]int_ROffset_20;
  wire \int_ROffset_2[13]_i_1_n_5 ;
  wire [15:0]int_RowEnd0;
  wire \int_RowEnd[15]_i_1_n_5 ;
  wire [15:0]int_RowStart0;
  wire \int_RowStart[15]_i_1_n_5 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_rep_0;
  wire int_ap_start_reg_rep__0_0;
  wire int_ap_start_reg_rep__1_0;
  wire int_ap_start_reg_rep__2_0;
  wire int_ap_start_reg_rep__3_0;
  wire int_ap_start_rep_i_1__0_n_5;
  wire int_ap_start_rep_i_1__1_n_5;
  wire int_ap_start_rep_i_1__2_n_5;
  wire int_ap_start_rep_i_1__3_n_5;
  wire int_ap_start_rep_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_i_3_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire \int_height_reg_n_5_[12] ;
  wire \int_height_reg_n_5_[13] ;
  wire \int_height_reg_n_5_[14] ;
  wire \int_height_reg_n_5_[15] ;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire int_task_ap_done_i_4_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire \int_width_reg_n_5_[12] ;
  wire \int_width_reg_n_5_[13] ;
  wire \int_width_reg_n_5_[14] ;
  wire \int_width_reg_n_5_[15] ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_36_in;
  wire \rdata[0]_i_12_n_5 ;
  wire \rdata[0]_i_13_n_5 ;
  wire \rdata[0]_i_14_n_5 ;
  wire \rdata[0]_i_15_n_5 ;
  wire \rdata[0]_i_16_n_5 ;
  wire \rdata[0]_i_17_n_5 ;
  wire \rdata[0]_i_18_n_5 ;
  wire \rdata[0]_i_19_n_5 ;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[10]_i_10_n_5 ;
  wire \rdata[10]_i_11_n_5 ;
  wire \rdata[10]_i_12_n_5 ;
  wire \rdata[10]_i_13_n_5 ;
  wire \rdata[10]_i_14_n_5 ;
  wire \rdata[10]_i_15_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[10]_i_6_n_5 ;
  wire \rdata[10]_i_7_n_5 ;
  wire \rdata[11]_i_10_n_5 ;
  wire \rdata[11]_i_11_n_5 ;
  wire \rdata[11]_i_12_n_5 ;
  wire \rdata[11]_i_13_n_5 ;
  wire \rdata[11]_i_14_n_5 ;
  wire \rdata[11]_i_15_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[11]_i_6_n_5 ;
  wire \rdata[11]_i_7_n_5 ;
  wire \rdata[12]_i_10_n_5 ;
  wire \rdata[12]_i_11_n_5 ;
  wire \rdata[12]_i_12_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[12]_i_6_n_5 ;
  wire \rdata[12]_i_7_n_5 ;
  wire \rdata[12]_i_8_n_5 ;
  wire \rdata[12]_i_9_n_5 ;
  wire \rdata[13]_i_10_n_5 ;
  wire \rdata[13]_i_11_n_5 ;
  wire \rdata[13]_i_12_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[13]_i_3_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[13]_i_6_n_5 ;
  wire \rdata[13]_i_7_n_5 ;
  wire \rdata[13]_i_8_n_5 ;
  wire \rdata[13]_i_9_n_5 ;
  wire \rdata[14]_i_10_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[14]_i_3_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[14]_i_6_n_5 ;
  wire \rdata[14]_i_7_n_5 ;
  wire \rdata[14]_i_8_n_5 ;
  wire \rdata[14]_i_9_n_5 ;
  wire \rdata[15]_i_10_n_5 ;
  wire \rdata[15]_i_11_n_5 ;
  wire \rdata[15]_i_12_n_5 ;
  wire \rdata[15]_i_13_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[15]_i_7_n_5 ;
  wire \rdata[15]_i_8_n_5 ;
  wire \rdata[15]_i_9_n_5 ;
  wire \rdata[1]_i_12_n_5 ;
  wire \rdata[1]_i_13_n_5 ;
  wire \rdata[1]_i_14_n_5 ;
  wire \rdata[1]_i_15_n_5 ;
  wire \rdata[1]_i_16_n_5 ;
  wire \rdata[1]_i_17_n_5 ;
  wire \rdata[1]_i_18_n_5 ;
  wire \rdata[1]_i_19_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[2]_i_10_n_5 ;
  wire \rdata[2]_i_11_n_5 ;
  wire \rdata[2]_i_12_n_5 ;
  wire \rdata[2]_i_13_n_5 ;
  wire \rdata[2]_i_14_n_5 ;
  wire \rdata[2]_i_15_n_5 ;
  wire \rdata[2]_i_16_n_5 ;
  wire \rdata[2]_i_17_n_5 ;
  wire \rdata[2]_i_1_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[2]_i_9_n_5 ;
  wire \rdata[3]_i_10_n_5 ;
  wire \rdata[3]_i_11_n_5 ;
  wire \rdata[3]_i_12_n_5 ;
  wire \rdata[3]_i_13_n_5 ;
  wire \rdata[3]_i_14_n_5 ;
  wire \rdata[3]_i_15_n_5 ;
  wire \rdata[3]_i_16_n_5 ;
  wire \rdata[3]_i_17_n_5 ;
  wire \rdata[3]_i_1_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[3]_i_9_n_5 ;
  wire \rdata[4]_i_10_n_5 ;
  wire \rdata[4]_i_11_n_5 ;
  wire \rdata[4]_i_12_n_5 ;
  wire \rdata[4]_i_13_n_5 ;
  wire \rdata[4]_i_14_n_5 ;
  wire \rdata[4]_i_15_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_7_n_5 ;
  wire \rdata[4]_i_8_n_5 ;
  wire \rdata[4]_i_9_n_5 ;
  wire \rdata[5]_i_10_n_5 ;
  wire \rdata[5]_i_11_n_5 ;
  wire \rdata[5]_i_12_n_5 ;
  wire \rdata[5]_i_13_n_5 ;
  wire \rdata[5]_i_14_n_5 ;
  wire \rdata[5]_i_15_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_7_n_5 ;
  wire \rdata[5]_i_8_n_5 ;
  wire \rdata[5]_i_9_n_5 ;
  wire \rdata[6]_i_10_n_5 ;
  wire \rdata[6]_i_11_n_5 ;
  wire \rdata[6]_i_12_n_5 ;
  wire \rdata[6]_i_13_n_5 ;
  wire \rdata[6]_i_14_n_5 ;
  wire \rdata[6]_i_15_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_7_n_5 ;
  wire \rdata[6]_i_8_n_5 ;
  wire \rdata[6]_i_9_n_5 ;
  wire \rdata[7]_i_10_n_5 ;
  wire \rdata[7]_i_11_n_5 ;
  wire \rdata[7]_i_12_n_5 ;
  wire \rdata[7]_i_13_n_5 ;
  wire \rdata[7]_i_14_n_5 ;
  wire \rdata[7]_i_15_n_5 ;
  wire \rdata[7]_i_16_n_5 ;
  wire \rdata[7]_i_17_n_5 ;
  wire \rdata[7]_i_18_n_5 ;
  wire \rdata[7]_i_19_n_5 ;
  wire \rdata[7]_i_1_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_9_n_5 ;
  wire \rdata[8]_i_10_n_5 ;
  wire \rdata[8]_i_11_n_5 ;
  wire \rdata[8]_i_12_n_5 ;
  wire \rdata[8]_i_13_n_5 ;
  wire \rdata[8]_i_14_n_5 ;
  wire \rdata[8]_i_15_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_3_n_5 ;
  wire \rdata[8]_i_6_n_5 ;
  wire \rdata[8]_i_7_n_5 ;
  wire \rdata[9]_i_10_n_5 ;
  wire \rdata[9]_i_11_n_5 ;
  wire \rdata[9]_i_12_n_5 ;
  wire \rdata[9]_i_13_n_5 ;
  wire \rdata[9]_i_14_n_5 ;
  wire \rdata[9]_i_15_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire \rdata[9]_i_9_n_5 ;
  wire \rdata_reg[0]_i_10_n_5 ;
  wire \rdata_reg[0]_i_11_n_5 ;
  wire \rdata_reg[0]_i_5_n_5 ;
  wire \rdata_reg[0]_i_6_n_5 ;
  wire \rdata_reg[0]_i_8_n_5 ;
  wire \rdata_reg[0]_i_9_n_5 ;
  wire \rdata_reg[10]_i_4_n_5 ;
  wire \rdata_reg[10]_i_5_n_5 ;
  wire \rdata_reg[10]_i_8_n_5 ;
  wire \rdata_reg[10]_i_9_n_5 ;
  wire \rdata_reg[11]_i_4_n_5 ;
  wire \rdata_reg[11]_i_5_n_5 ;
  wire \rdata_reg[11]_i_8_n_5 ;
  wire \rdata_reg[11]_i_9_n_5 ;
  wire \rdata_reg[1]_i_10_n_5 ;
  wire \rdata_reg[1]_i_11_n_5 ;
  wire \rdata_reg[1]_i_5_n_5 ;
  wire \rdata_reg[1]_i_6_n_5 ;
  wire \rdata_reg[1]_i_8_n_5 ;
  wire \rdata_reg[1]_i_9_n_5 ;
  wire \rdata_reg[2]_i_2_n_5 ;
  wire \rdata_reg[2]_i_3_n_5 ;
  wire \rdata_reg[2]_i_5_n_5 ;
  wire \rdata_reg[2]_i_6_n_5 ;
  wire \rdata_reg[2]_i_7_n_5 ;
  wire \rdata_reg[2]_i_8_n_5 ;
  wire \rdata_reg[3]_i_2_n_5 ;
  wire \rdata_reg[3]_i_3_n_5 ;
  wire \rdata_reg[3]_i_5_n_5 ;
  wire \rdata_reg[3]_i_6_n_5 ;
  wire \rdata_reg[3]_i_7_n_5 ;
  wire \rdata_reg[3]_i_8_n_5 ;
  wire \rdata_reg[4]_i_4_n_5 ;
  wire \rdata_reg[4]_i_5_n_5 ;
  wire \rdata_reg[4]_i_6_n_5 ;
  wire \rdata_reg[5]_i_4_n_5 ;
  wire \rdata_reg[5]_i_5_n_5 ;
  wire \rdata_reg[5]_i_6_n_5 ;
  wire \rdata_reg[6]_i_4_n_5 ;
  wire \rdata_reg[6]_i_5_n_5 ;
  wire \rdata_reg[6]_i_6_n_5 ;
  wire \rdata_reg[7]_i_2_n_5 ;
  wire \rdata_reg[7]_i_3_n_5 ;
  wire \rdata_reg[7]_i_5_n_5 ;
  wire \rdata_reg[7]_i_6_n_5 ;
  wire \rdata_reg[7]_i_7_n_5 ;
  wire \rdata_reg[7]_i_8_n_5 ;
  wire \rdata_reg[8]_i_4_n_5 ;
  wire \rdata_reg[8]_i_5_n_5 ;
  wire \rdata_reg[8]_i_8_n_5 ;
  wire \rdata_reg[8]_i_9_n_5 ;
  wire \rdata_reg[9]_i_4_n_5 ;
  wire \rdata_reg[9]_i_5_n_5 ;
  wire \rdata_reg[9]_i_6_n_5 ;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire \waddr_reg_n_5_[8] ;
  wire [11:0]width;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CTRL_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .O(Block_entry3_proc_U0_ap_ready));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_36_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[0]),
        .O(int_BOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[10]),
        .O(int_BOffset0[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[11]),
        .O(int_BOffset0[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[12]),
        .O(int_BOffset0[12]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_BOffset[13]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_BOffset[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[13]_i_2 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[13]),
        .O(int_BOffset0[13]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[1]),
        .O(int_BOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[2]),
        .O(int_BOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[3]),
        .O(int_BOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[4]),
        .O(int_BOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[5]),
        .O(int_BOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[6]),
        .O(int_BOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[7]),
        .O(int_BOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[8]),
        .O(int_BOffset0[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[9]),
        .O(int_BOffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[0]),
        .O(int_BOffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[10]),
        .O(int_BOffset_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[11]),
        .O(int_BOffset_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[12]),
        .O(int_BOffset_20[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_BOffset_2[13]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_GOffset_2[13]_i_3_n_5 ),
        .O(\int_BOffset_2[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[13]_i_2 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[13]),
        .O(int_BOffset_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[1]),
        .O(int_BOffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[2]),
        .O(int_BOffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[3]),
        .O(int_BOffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[4]),
        .O(int_BOffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[5]),
        .O(int_BOffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[6]),
        .O(int_BOffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[7]),
        .O(int_BOffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[8]),
        .O(int_BOffset_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[9]),
        .O(int_BOffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[0]),
        .Q(BOffset_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[10]),
        .Q(BOffset_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[11]),
        .Q(BOffset_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[12]),
        .Q(BOffset_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[13]),
        .Q(BOffset_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[1]),
        .Q(BOffset_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[2]),
        .Q(BOffset_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[3]),
        .Q(BOffset_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[4]),
        .Q(BOffset_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[5]),
        .Q(BOffset_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[6]),
        .Q(BOffset_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[7]),
        .Q(BOffset_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[8]),
        .Q(BOffset_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[13]_i_1_n_5 ),
        .D(int_BOffset_20[9]),
        .Q(BOffset_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[0]),
        .Q(BOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[10] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[10]),
        .Q(BOffset[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[11] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[11]),
        .Q(BOffset[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[12] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[12]),
        .Q(BOffset[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[13] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[13]),
        .Q(BOffset[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[1]),
        .Q(BOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[2]),
        .Q(BOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[3]),
        .Q(BOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[4]),
        .Q(BOffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[5]),
        .Q(BOffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[6]),
        .Q(BOffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[7]),
        .Q(BOffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[8]),
        .Q(BOffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset[13]_i_1_n_5 ),
        .D(int_BOffset0[9]),
        .Q(BOffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[0]),
        .O(int_ClampMin0[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin[10]),
        .O(int_ClampMin0[10]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_ClampMin[11]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_ClampMin[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[11]_i_2 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin[11]),
        .O(int_ClampMin0[11]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[1]),
        .O(int_ClampMin0[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[2]),
        .O(int_ClampMin0[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[3]),
        .O(int_ClampMin0[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[4]),
        .O(int_ClampMin0[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[5]),
        .O(int_ClampMin0[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[6]),
        .O(int_ClampMin0[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[7]),
        .O(int_ClampMin0[7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin[8]),
        .O(int_ClampMin0[8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin[9]),
        .O(int_ClampMin0[9]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[0]),
        .O(int_ClampMin_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin_2[10]),
        .O(int_ClampMin_20[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_ClampMin_2[11]_i_1 
       (.I0(\int_ClampMin_2[11]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .O(\int_ClampMin_2[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[11]_i_2 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin_2[11]),
        .O(int_ClampMin_20[11]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_ClampMin_2[11]_i_3 
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(\int_K33_2[15]_i_4_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ClampMin_2[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[1]),
        .O(int_ClampMin_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[2]),
        .O(int_ClampMin_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[3]),
        .O(int_ClampMin_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[4]),
        .O(int_ClampMin_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[5]),
        .O(int_ClampMin_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[6]),
        .O(int_ClampMin_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[7]),
        .O(int_ClampMin_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin_2[8]),
        .O(int_ClampMin_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClampMin_2[9]),
        .O(int_ClampMin_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[0]),
        .Q(ClampMin_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[10]),
        .Q(ClampMin_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[11]),
        .Q(ClampMin_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[1]),
        .Q(ClampMin_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[2]),
        .Q(ClampMin_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[3]),
        .Q(ClampMin_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[4]),
        .Q(ClampMin_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[5]),
        .Q(ClampMin_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[6]),
        .Q(ClampMin_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[7]),
        .Q(ClampMin_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[8]),
        .Q(ClampMin_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[11]_i_1_n_5 ),
        .D(int_ClampMin_20[9]),
        .Q(ClampMin_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[0]),
        .Q(ClampMin[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[10] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[10]),
        .Q(ClampMin[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[11] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[11]),
        .Q(ClampMin[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[1]),
        .Q(ClampMin[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[2]),
        .Q(ClampMin[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[3]),
        .Q(ClampMin[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[4]),
        .Q(ClampMin[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[5]),
        .Q(ClampMin[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[6]),
        .Q(ClampMin[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[7]),
        .Q(ClampMin[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[8] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[8]),
        .Q(ClampMin[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[9] 
       (.C(ap_clk),
        .CE(\int_ClampMin[11]_i_1_n_5 ),
        .D(int_ClampMin0[9]),
        .Q(ClampMin[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[0]),
        .O(int_ClipMax0[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax[10]),
        .O(int_ClipMax0[10]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_ClipMax[11]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ClipMax[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[11]_i_2 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax[11]),
        .O(int_ClipMax0[11]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[1]),
        .O(int_ClipMax0[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[2]),
        .O(int_ClipMax0[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[3]),
        .O(int_ClipMax0[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[4]),
        .O(int_ClipMax0[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[5]),
        .O(int_ClipMax0[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[6]),
        .O(int_ClipMax0[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[7]),
        .O(int_ClipMax0[7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax[8]),
        .O(int_ClipMax0[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax[9]),
        .O(int_ClipMax0[9]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[0]),
        .O(int_ClipMax_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax_2[10]),
        .O(int_ClipMax_20[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_ClipMax_2[11]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_ClampMin_2[11]_i_3_n_5 ),
        .O(\int_ClipMax_2[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[11]_i_2 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax_2[11]),
        .O(int_ClipMax_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[1]),
        .O(int_ClipMax_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[2]),
        .O(int_ClipMax_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[3]),
        .O(int_ClipMax_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[4]),
        .O(int_ClipMax_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[5]),
        .O(int_ClipMax_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[6]),
        .O(int_ClipMax_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[7]),
        .O(int_ClipMax_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax_2[8]),
        .O(int_ClipMax_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ClipMax_2[9]),
        .O(int_ClipMax_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[0]),
        .Q(ClipMax_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[10]),
        .Q(ClipMax_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[11]),
        .Q(ClipMax_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[1]),
        .Q(ClipMax_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[2]),
        .Q(ClipMax_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[3]),
        .Q(ClipMax_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[4]),
        .Q(ClipMax_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[5]),
        .Q(ClipMax_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[6]),
        .Q(ClipMax_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[7]),
        .Q(ClipMax_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[8]),
        .Q(ClipMax_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[11]_i_1_n_5 ),
        .D(int_ClipMax_20[9]),
        .Q(ClipMax_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[0]),
        .Q(ClipMax[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[10] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[10]),
        .Q(ClipMax[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[11] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[11]),
        .Q(ClipMax[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[1]),
        .Q(ClipMax[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[2]),
        .Q(ClipMax[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[3]),
        .Q(ClipMax[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[4]),
        .Q(ClipMax[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[5]),
        .Q(ClipMax[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[6]),
        .Q(ClipMax[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[7]),
        .Q(ClipMax[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[8] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[8]),
        .Q(ClipMax[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[9] 
       (.C(ap_clk),
        .CE(\int_ClipMax[11]_i_1_n_5 ),
        .D(int_ClipMax0[9]),
        .Q(ClipMax[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[0]),
        .O(int_ColEnd0[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[10]),
        .O(int_ColEnd0[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[11]),
        .O(int_ColEnd0[11]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[12]),
        .O(int_ColEnd0[12]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[13]),
        .O(int_ColEnd0[13]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[14]),
        .O(int_ColEnd0[14]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_ColEnd[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ColEnd[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[15]),
        .O(int_ColEnd0[15]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[1]),
        .O(int_ColEnd0[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[2]),
        .O(int_ColEnd0[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[3]),
        .O(int_ColEnd0[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[4]),
        .O(int_ColEnd0[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[5]),
        .O(int_ColEnd0[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[6]),
        .O(int_ColEnd0[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[7]),
        .O(int_ColEnd0[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[8]),
        .O(int_ColEnd0[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[9]),
        .O(int_ColEnd0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[0]),
        .Q(ColEnd[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[10] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[10]),
        .Q(ColEnd[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[11] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[11]),
        .Q(ColEnd[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[12] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[12]),
        .Q(ColEnd[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[13] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[13]),
        .Q(ColEnd[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[14] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[14]),
        .Q(ColEnd[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[15] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[15]),
        .Q(ColEnd[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[1]),
        .Q(ColEnd[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[2]),
        .Q(ColEnd[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[3]),
        .Q(ColEnd[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[4]),
        .Q(ColEnd[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[5]),
        .Q(ColEnd[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[6]),
        .Q(ColEnd[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[7]),
        .Q(ColEnd[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[8] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[8]),
        .Q(ColEnd[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[9] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[9]),
        .Q(ColEnd[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[0]),
        .O(int_ColStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[10]),
        .O(int_ColStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[11]),
        .O(int_ColStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[12]),
        .O(int_ColStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[13]),
        .O(int_ColStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[14]),
        .O(int_ColStart0[14]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_ColStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_ColStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[15]),
        .O(int_ColStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[1]),
        .O(int_ColStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[2]),
        .O(int_ColStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[3]),
        .O(int_ColStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[4]),
        .O(int_ColStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[5]),
        .O(int_ColStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[6]),
        .O(int_ColStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[7]),
        .O(int_ColStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[8]),
        .O(int_ColStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[9]),
        .O(int_ColStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[0]),
        .Q(ColStart[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[10]),
        .Q(ColStart[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[11]),
        .Q(ColStart[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[12]),
        .Q(ColStart[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[13]),
        .Q(ColStart[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[14]),
        .Q(ColStart[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[15]),
        .Q(ColStart[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[1]),
        .Q(ColStart[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[2]),
        .Q(ColStart[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[3]),
        .Q(ColStart[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[4]),
        .Q(ColStart[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[5]),
        .Q(ColStart[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[6]),
        .Q(ColStart[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[7]),
        .Q(ColStart[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[8]),
        .Q(ColStart[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[9]),
        .Q(ColStart[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[0]),
        .O(int_GOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[10]),
        .O(int_GOffset0[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[11]),
        .O(int_GOffset0[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[12]),
        .O(int_GOffset0[12]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_GOffset[13]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_GOffset[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[13]_i_2 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[13]),
        .O(int_GOffset0[13]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[1]),
        .O(int_GOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[2]),
        .O(int_GOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[3]),
        .O(int_GOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[4]),
        .O(int_GOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[5]),
        .O(int_GOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[6]),
        .O(int_GOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[7]),
        .O(int_GOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[8]),
        .O(int_GOffset0[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[9]),
        .O(int_GOffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[0]),
        .O(int_GOffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[10]),
        .O(int_GOffset_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[11]),
        .O(int_GOffset_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[12]),
        .O(int_GOffset_20[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_GOffset_2[13]_i_1 
       (.I0(\int_GOffset_2[13]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .O(\int_GOffset_2[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[13]_i_2 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[13]),
        .O(int_GOffset_20[13]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_GOffset_2[13]_i_3 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_K33_2[15]_i_4_n_5 ),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(\int_GOffset_2[13]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[1]),
        .O(int_GOffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[2]),
        .O(int_GOffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[3]),
        .O(int_GOffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[4]),
        .O(int_GOffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[5]),
        .O(int_GOffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[6]),
        .O(int_GOffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[7]),
        .O(int_GOffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[8]),
        .O(int_GOffset_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[9]),
        .O(int_GOffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[0]),
        .Q(GOffset_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[10]),
        .Q(GOffset_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[11]),
        .Q(GOffset_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[12]),
        .Q(GOffset_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[13]),
        .Q(GOffset_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[1]),
        .Q(GOffset_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[2]),
        .Q(GOffset_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[3]),
        .Q(GOffset_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[4]),
        .Q(GOffset_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[5]),
        .Q(GOffset_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[6]),
        .Q(GOffset_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[7]),
        .Q(GOffset_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[8]),
        .Q(GOffset_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[13]_i_1_n_5 ),
        .D(int_GOffset_20[9]),
        .Q(GOffset_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[0]),
        .Q(GOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[10] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[10]),
        .Q(GOffset[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[11] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[11]),
        .Q(GOffset[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[12] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[12]),
        .Q(GOffset[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[13] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[13]),
        .Q(GOffset[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[1]),
        .Q(GOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[2]),
        .Q(GOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[3]),
        .Q(GOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[4]),
        .Q(GOffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[5]),
        .Q(GOffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[6]),
        .Q(GOffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[7]),
        .Q(GOffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[8]),
        .Q(GOffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset[13]_i_1_n_5 ),
        .D(int_GOffset0[9]),
        .Q(GOffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[0]),
        .O(int_InVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[1]),
        .O(int_InVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[2]),
        .O(int_InVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[3]),
        .O(int_InVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[4]),
        .O(int_InVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[5]),
        .O(int_InVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[6]),
        .O(int_InVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \int_InVideoFormat[7]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_InVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[7]),
        .O(int_InVideoFormat0[7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_InVideoFormat[7]_i_3 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_5_[1] ),
        .I5(\waddr_reg_n_5_[8] ),
        .O(\int_InVideoFormat[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[0]),
        .Q(InVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[1]),
        .Q(InVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[2]),
        .Q(InVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[3]),
        .Q(InVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[4]),
        .Q(InVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[5]),
        .Q(InVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[6]),
        .Q(InVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[7]),
        .Q(InVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[0]),
        .O(int_K110[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[10]),
        .O(int_K110[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[11]),
        .O(int_K110[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[12]),
        .O(int_K110[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[13]),
        .O(int_K110[13]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[14]),
        .O(int_K110[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_K11[15]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K11[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[15]),
        .O(int_K110[15]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[1]),
        .O(int_K110[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[2]),
        .O(int_K110[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[3]),
        .O(int_K110[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[4]),
        .O(int_K110[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[5]),
        .O(int_K110[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[6]),
        .O(int_K110[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[7]),
        .O(int_K110[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[8]),
        .O(int_K110[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[9]),
        .O(int_K110[9]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[0]),
        .O(int_K11_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[10]),
        .O(int_K11_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[11]),
        .O(int_K11_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[12]),
        .O(int_K11_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[13]),
        .O(int_K11_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[14]),
        .O(int_K11_20[14]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_K11_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K11_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[15]),
        .O(int_K11_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[1]),
        .O(int_K11_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[2]),
        .O(int_K11_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[3]),
        .O(int_K11_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[4]),
        .O(int_K11_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[5]),
        .O(int_K11_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[6]),
        .O(int_K11_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[7]),
        .O(int_K11_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[8]),
        .O(int_K11_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[9]),
        .O(int_K11_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[0]),
        .Q(K11_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[10]),
        .Q(K11_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[11]),
        .Q(K11_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[12]),
        .Q(K11_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[13]),
        .Q(K11_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[14]),
        .Q(K11_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[15]),
        .Q(K11_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[1]),
        .Q(K11_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[2]),
        .Q(K11_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[3]),
        .Q(K11_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[4]),
        .Q(K11_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[5]),
        .Q(K11_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[6]),
        .Q(K11_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[7]),
        .Q(K11_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[8]),
        .Q(K11_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[9]),
        .Q(K11_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[0]),
        .Q(K11[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[10]),
        .Q(K11[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[11]),
        .Q(K11[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[12]),
        .Q(K11[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[13]),
        .Q(K11[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[14]),
        .Q(K11[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[15]),
        .Q(K11[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[1]),
        .Q(K11[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[2]),
        .Q(K11[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[3]),
        .Q(K11[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[4]),
        .Q(K11[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[5]),
        .Q(K11[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[6]),
        .Q(K11[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[7]),
        .Q(K11[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[8]),
        .Q(K11[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[9]),
        .Q(K11[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[0]),
        .O(int_K120[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[10]),
        .O(int_K120[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[11]),
        .O(int_K120[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[12]),
        .O(int_K120[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[13]),
        .O(int_K120[13]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[14]),
        .O(int_K120[14]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_K12[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_K12[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[15]),
        .O(int_K120[15]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[1]),
        .O(int_K120[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[2]),
        .O(int_K120[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[3]),
        .O(int_K120[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[4]),
        .O(int_K120[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[5]),
        .O(int_K120[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[6]),
        .O(int_K120[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[7]),
        .O(int_K120[7]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[8]),
        .O(int_K120[8]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[9]),
        .O(int_K120[9]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[0]),
        .O(int_K12_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[10]),
        .O(int_K12_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[11]),
        .O(int_K12_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[12]),
        .O(int_K12_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[13]),
        .O(int_K12_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[14]),
        .O(int_K12_20[14]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \int_K12_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_K12_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[15]),
        .O(int_K12_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[1]),
        .O(int_K12_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[2]),
        .O(int_K12_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[3]),
        .O(int_K12_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[4]),
        .O(int_K12_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[5]),
        .O(int_K12_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[6]),
        .O(int_K12_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[7]),
        .O(int_K12_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[8]),
        .O(int_K12_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[9]),
        .O(int_K12_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[0]),
        .Q(K12_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[10]),
        .Q(K12_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[11]),
        .Q(K12_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[12]),
        .Q(K12_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[13]),
        .Q(K12_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[14]),
        .Q(K12_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[15]),
        .Q(K12_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[1]),
        .Q(K12_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[2]),
        .Q(K12_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[3]),
        .Q(K12_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[4]),
        .Q(K12_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[5]),
        .Q(K12_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[6]),
        .Q(K12_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[7]),
        .Q(K12_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[8]),
        .Q(K12_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[9]),
        .Q(K12_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[0]),
        .Q(K12[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[10]),
        .Q(K12[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[11]),
        .Q(K12[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[12]),
        .Q(K12[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[13]),
        .Q(K12[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[14]),
        .Q(K12[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[15]),
        .Q(K12[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[1]),
        .Q(K12[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[2]),
        .Q(K12[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[3]),
        .Q(K12[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[4]),
        .Q(K12[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[5]),
        .Q(K12[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[6]),
        .Q(K12[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[7]),
        .Q(K12[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[8]),
        .Q(K12[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[9]),
        .Q(K12[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[0]),
        .O(int_K130[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[10]),
        .O(int_K130[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[11]),
        .O(int_K130[11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[12]),
        .O(int_K130[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[13]),
        .O(int_K130[13]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[14]),
        .O(int_K130[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_K13[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K13[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[15]),
        .O(int_K130[15]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[1]),
        .O(int_K130[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[2]),
        .O(int_K130[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[3]),
        .O(int_K130[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[4]),
        .O(int_K130[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[5]),
        .O(int_K130[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[6]),
        .O(int_K130[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[7]),
        .O(int_K130[7]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[8]),
        .O(int_K130[8]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[9]),
        .O(int_K130[9]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[0]),
        .O(int_K13_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[10]),
        .O(int_K13_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[11]),
        .O(int_K13_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[12]),
        .O(int_K13_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[13]),
        .O(int_K13_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[14]),
        .O(int_K13_20[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_K13_2[15]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K13_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[15]),
        .O(int_K13_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[1]),
        .O(int_K13_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[2]),
        .O(int_K13_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[3]),
        .O(int_K13_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[4]),
        .O(int_K13_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[5]),
        .O(int_K13_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[6]),
        .O(int_K13_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[7]),
        .O(int_K13_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[8]),
        .O(int_K13_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[9]),
        .O(int_K13_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[0]),
        .Q(K13_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[10]),
        .Q(K13_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[11]),
        .Q(K13_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[12]),
        .Q(K13_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[13]),
        .Q(K13_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[14]),
        .Q(K13_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[15]),
        .Q(K13_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[1]),
        .Q(K13_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[2]),
        .Q(K13_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[3]),
        .Q(K13_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[4]),
        .Q(K13_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[5]),
        .Q(K13_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[6]),
        .Q(K13_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[7]),
        .Q(K13_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[8]),
        .Q(K13_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[9]),
        .Q(K13_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[0]),
        .Q(K13[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[10]),
        .Q(K13[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[11]),
        .Q(K13[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[12]),
        .Q(K13[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[13]),
        .Q(K13[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[14]),
        .Q(K13[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[15]),
        .Q(K13[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[1]),
        .Q(K13[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[2]),
        .Q(K13[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[3]),
        .Q(K13[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[4]),
        .Q(K13[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[5]),
        .Q(K13[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[6]),
        .Q(K13[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[7]),
        .Q(K13[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[8]),
        .Q(K13[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[9]),
        .Q(K13[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[0]),
        .O(int_K210[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[10]),
        .O(int_K210[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[11]),
        .O(int_K210[11]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[12]),
        .O(int_K210[12]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[13]),
        .O(int_K210[13]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[14]),
        .O(int_K210[14]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \int_K21[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_K21[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[15]),
        .O(int_K210[15]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[1]),
        .O(int_K210[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[2]),
        .O(int_K210[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[3]),
        .O(int_K210[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[4]),
        .O(int_K210[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[5]),
        .O(int_K210[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[6]),
        .O(int_K210[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[7]),
        .O(int_K210[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[8]),
        .O(int_K210[8]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[9]),
        .O(int_K210[9]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[0]),
        .O(int_K21_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[10]),
        .O(int_K21_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[11]),
        .O(int_K21_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[12]),
        .O(int_K21_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[13]),
        .O(int_K21_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[14]),
        .O(int_K21_20[14]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_K21_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_K21_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[15]),
        .O(int_K21_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[1]),
        .O(int_K21_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[2]),
        .O(int_K21_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[3]),
        .O(int_K21_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[4]),
        .O(int_K21_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[5]),
        .O(int_K21_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[6]),
        .O(int_K21_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[7]),
        .O(int_K21_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[8]),
        .O(int_K21_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[9]),
        .O(int_K21_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[0]),
        .Q(K21_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[10]),
        .Q(K21_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[11]),
        .Q(K21_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[12]),
        .Q(K21_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[13]),
        .Q(K21_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[14]),
        .Q(K21_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[15]),
        .Q(K21_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[1]),
        .Q(K21_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[2]),
        .Q(K21_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[3]),
        .Q(K21_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[4]),
        .Q(K21_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[5]),
        .Q(K21_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[6]),
        .Q(K21_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[7]),
        .Q(K21_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[8]),
        .Q(K21_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[9]),
        .Q(K21_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[0]),
        .Q(K21[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[10]),
        .Q(K21[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[11]),
        .Q(K21[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[12]),
        .Q(K21[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[13]),
        .Q(K21[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[14]),
        .Q(K21[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[15]),
        .Q(K21[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[1]),
        .Q(K21[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[2]),
        .Q(K21[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[3]),
        .Q(K21[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[4]),
        .Q(K21[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[5]),
        .Q(K21[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[6]),
        .Q(K21[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[7]),
        .Q(K21[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[8]),
        .Q(K21[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[9]),
        .Q(K21[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[0]),
        .O(int_K220[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[10]),
        .O(int_K220[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[11]),
        .O(int_K220[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[12]),
        .O(int_K220[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[13]),
        .O(int_K220[13]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[14]),
        .O(int_K220[14]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_K22[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K22[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[15]),
        .O(int_K220[15]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[1]),
        .O(int_K220[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[2]),
        .O(int_K220[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[3]),
        .O(int_K220[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[4]),
        .O(int_K220[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[5]),
        .O(int_K220[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[6]),
        .O(int_K220[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[7]),
        .O(int_K220[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[8]),
        .O(int_K220[8]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[9]),
        .O(int_K220[9]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[0]),
        .O(int_K22_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[10]),
        .O(int_K22_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[11]),
        .O(int_K22_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[12]),
        .O(int_K22_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[13]),
        .O(int_K22_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[14]),
        .O(int_K22_20[14]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_K22_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K22_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[15]),
        .O(int_K22_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[1]),
        .O(int_K22_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[2]),
        .O(int_K22_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[3]),
        .O(int_K22_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[4]),
        .O(int_K22_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[5]),
        .O(int_K22_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[6]),
        .O(int_K22_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[7]),
        .O(int_K22_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[8]),
        .O(int_K22_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[9]),
        .O(int_K22_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[0]),
        .Q(K22_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[10]),
        .Q(K22_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[11]),
        .Q(K22_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[12]),
        .Q(K22_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[13]),
        .Q(K22_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[14]),
        .Q(K22_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[15]),
        .Q(K22_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[1]),
        .Q(K22_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[2]),
        .Q(K22_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[3]),
        .Q(K22_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[4]),
        .Q(K22_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[5]),
        .Q(K22_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[6]),
        .Q(K22_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[7]),
        .Q(K22_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[8]),
        .Q(K22_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[9]),
        .Q(K22_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[0]),
        .Q(K22[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[10]),
        .Q(K22[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[11]),
        .Q(K22[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[12]),
        .Q(K22[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[13]),
        .Q(K22[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[14]),
        .Q(K22[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[15]),
        .Q(K22[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[1]),
        .Q(K22[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[2]),
        .Q(K22[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[3]),
        .Q(K22[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[4]),
        .Q(K22[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[5]),
        .Q(K22[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[6]),
        .Q(K22[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[7]),
        .Q(K22[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[8]),
        .Q(K22[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[9]),
        .Q(K22[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[0]),
        .O(int_K230[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[10]),
        .O(int_K230[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[11]),
        .O(int_K230[11]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[12]),
        .O(int_K230[12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[13]),
        .O(int_K230[13]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[14]),
        .O(int_K230[14]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_K23[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_K23[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[15]),
        .O(int_K230[15]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[1]),
        .O(int_K230[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[2]),
        .O(int_K230[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[3]),
        .O(int_K230[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[4]),
        .O(int_K230[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[5]),
        .O(int_K230[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[6]),
        .O(int_K230[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[7]),
        .O(int_K230[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[8]),
        .O(int_K230[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[9]),
        .O(int_K230[9]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[0]),
        .O(int_K23_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[10]),
        .O(int_K23_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[11]),
        .O(int_K23_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[12]),
        .O(int_K23_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[13]),
        .O(int_K23_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[14]),
        .O(int_K23_20[14]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \int_K23_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_K23_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[15]),
        .O(int_K23_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[1]),
        .O(int_K23_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[2]),
        .O(int_K23_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[3]),
        .O(int_K23_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[4]),
        .O(int_K23_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[5]),
        .O(int_K23_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[6]),
        .O(int_K23_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[7]),
        .O(int_K23_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[8]),
        .O(int_K23_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[9]),
        .O(int_K23_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[0]),
        .Q(K23_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[10]),
        .Q(K23_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[11]),
        .Q(K23_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[12]),
        .Q(K23_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[13]),
        .Q(K23_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[14]),
        .Q(K23_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[15]),
        .Q(K23_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[1]),
        .Q(K23_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[2]),
        .Q(K23_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[3]),
        .Q(K23_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[4]),
        .Q(K23_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[5]),
        .Q(K23_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[6]),
        .Q(K23_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[7]),
        .Q(K23_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[8]),
        .Q(K23_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[9]),
        .Q(K23_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[0]),
        .Q(K23[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[10]),
        .Q(K23[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[11]),
        .Q(K23[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[12]),
        .Q(K23[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[13]),
        .Q(K23[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[14]),
        .Q(K23[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[15]),
        .Q(K23[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[1]),
        .Q(K23[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[2]),
        .Q(K23[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[3]),
        .Q(K23[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[4]),
        .Q(K23[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[5]),
        .Q(K23[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[6]),
        .Q(K23[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[7]),
        .Q(K23[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[8]),
        .Q(K23[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[9]),
        .Q(K23[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[0]),
        .O(int_K310[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[10]),
        .O(int_K310[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[11]),
        .O(int_K310[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[12]),
        .O(int_K310[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[13]),
        .O(int_K310[13]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[14]),
        .O(int_K310[14]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_K31[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K31[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[15]),
        .O(int_K310[15]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[1]),
        .O(int_K310[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[2]),
        .O(int_K310[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[3]),
        .O(int_K310[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[4]),
        .O(int_K310[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[5]),
        .O(int_K310[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[6]),
        .O(int_K310[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[7]),
        .O(int_K310[7]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[8]),
        .O(int_K310[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[9]),
        .O(int_K310[9]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[0]),
        .O(int_K31_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[10]),
        .O(int_K31_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[11]),
        .O(int_K31_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[12]),
        .O(int_K31_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[13]),
        .O(int_K31_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[14]),
        .O(int_K31_20[14]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_K31_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K31_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[15]),
        .O(int_K31_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[1]),
        .O(int_K31_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[2]),
        .O(int_K31_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[3]),
        .O(int_K31_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[4]),
        .O(int_K31_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[5]),
        .O(int_K31_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[6]),
        .O(int_K31_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[7]),
        .O(int_K31_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[8]),
        .O(int_K31_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[9]),
        .O(int_K31_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[0]),
        .Q(K31_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[10]),
        .Q(K31_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[11]),
        .Q(K31_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[12]),
        .Q(K31_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[13]),
        .Q(K31_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[14]),
        .Q(K31_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[15]),
        .Q(K31_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[1]),
        .Q(K31_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[2]),
        .Q(K31_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[3]),
        .Q(K31_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[4]),
        .Q(K31_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[5]),
        .Q(K31_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[6]),
        .Q(K31_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[7]),
        .Q(K31_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[8]),
        .Q(K31_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[9]),
        .Q(K31_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[0]),
        .Q(K31[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[10]),
        .Q(K31[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[11]),
        .Q(K31[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[12]),
        .Q(K31[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[13]),
        .Q(K31[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[14]),
        .Q(K31[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[15]),
        .Q(K31[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[1]),
        .Q(K31[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[2]),
        .Q(K31[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[3]),
        .Q(K31[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[4]),
        .Q(K31[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[5]),
        .Q(K31[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[6]),
        .Q(K31[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[7]),
        .Q(K31[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[8]),
        .Q(K31[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[9]),
        .Q(K31[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[0]),
        .O(int_K320[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[10]),
        .O(int_K320[10]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[11]),
        .O(int_K320[11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[12]),
        .O(int_K320[12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[13]),
        .O(int_K320[13]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[14]),
        .O(int_K320[14]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_K32[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_K32[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[15]),
        .O(int_K320[15]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[1]),
        .O(int_K320[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[2]),
        .O(int_K320[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[3]),
        .O(int_K320[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[4]),
        .O(int_K320[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[5]),
        .O(int_K320[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[6]),
        .O(int_K320[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[7]),
        .O(int_K320[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[8]),
        .O(int_K320[8]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[9]),
        .O(int_K320[9]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[0]),
        .O(int_K32_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[10]),
        .O(int_K32_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[11]),
        .O(int_K32_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[12]),
        .O(int_K32_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[13]),
        .O(int_K32_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[14]),
        .O(int_K32_20[14]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \int_K32_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_K32_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[15]),
        .O(int_K32_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[1]),
        .O(int_K32_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[2]),
        .O(int_K32_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[3]),
        .O(int_K32_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[4]),
        .O(int_K32_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[5]),
        .O(int_K32_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[6]),
        .O(int_K32_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[7]),
        .O(int_K32_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[8]),
        .O(int_K32_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[9]),
        .O(int_K32_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[0]),
        .Q(K32_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[10]),
        .Q(K32_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[11]),
        .Q(K32_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[12]),
        .Q(K32_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[13]),
        .Q(K32_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[14]),
        .Q(K32_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[15]),
        .Q(K32_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[1]),
        .Q(K32_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[2]),
        .Q(K32_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[3]),
        .Q(K32_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[4]),
        .Q(K32_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[5]),
        .Q(K32_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[6]),
        .Q(K32_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[7]),
        .Q(K32_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[8]),
        .Q(K32_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[9]),
        .Q(K32_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[0]),
        .Q(K32[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[10]),
        .Q(K32[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[11]),
        .Q(K32[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[12]),
        .Q(K32[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[13]),
        .Q(K32[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[14]),
        .Q(K32[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[15]),
        .Q(K32[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[1]),
        .Q(K32[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[2]),
        .Q(K32[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[3]),
        .Q(K32[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[4]),
        .Q(K32[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[5]),
        .Q(K32[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[6]),
        .Q(K32[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[7]),
        .Q(K32[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[8]),
        .Q(K32[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[9]),
        .Q(K32[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[0]),
        .O(int_K330[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[10]),
        .O(int_K330[10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[11]),
        .O(int_K330[11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[12]),
        .O(int_K330[12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[13]),
        .O(int_K330[13]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[14]),
        .O(int_K330[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_K33[15]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K33[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[15]),
        .O(int_K330[15]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[1]),
        .O(int_K330[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[2]),
        .O(int_K330[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[3]),
        .O(int_K330[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[4]),
        .O(int_K330[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[5]),
        .O(int_K330[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[6]),
        .O(int_K330[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[7]),
        .O(int_K330[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[8]),
        .O(int_K330[8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[9]),
        .O(int_K330[9]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[0]),
        .O(int_K33_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[10]),
        .O(int_K33_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[11]),
        .O(int_K33_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[12]),
        .O(int_K33_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[13]),
        .O(int_K33_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[14]),
        .O(int_K33_20[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_K33_2[15]_i_1 
       (.I0(\int_K33_2[15]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .O(\int_K33_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[15]),
        .O(int_K33_20[15]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_K33_2[15]_i_3 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_K33_2[15]_i_4_n_5 ),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_K33_2[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_K33_2[15]_i_4 
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[2] ),
        .O(\int_K33_2[15]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[1]),
        .O(int_K33_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[2]),
        .O(int_K33_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[3]),
        .O(int_K33_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[4]),
        .O(int_K33_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[5]),
        .O(int_K33_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[6]),
        .O(int_K33_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[7]),
        .O(int_K33_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[8]),
        .O(int_K33_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[9]),
        .O(int_K33_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[0]),
        .Q(K33_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[10]),
        .Q(K33_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[11]),
        .Q(K33_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[12]),
        .Q(K33_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[13]),
        .Q(K33_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[14]),
        .Q(K33_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[15]),
        .Q(K33_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[1]),
        .Q(K33_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[2]),
        .Q(K33_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[3]),
        .Q(K33_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[4]),
        .Q(K33_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[5]),
        .Q(K33_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[6]),
        .Q(K33_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[7]),
        .Q(K33_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[8]),
        .Q(K33_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[9]),
        .Q(K33_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[0]),
        .Q(K33[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[10]),
        .Q(K33[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[11]),
        .Q(K33[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[12]),
        .Q(K33[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[13]),
        .Q(K33[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[14]),
        .Q(K33[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[15]),
        .Q(K33[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[1]),
        .Q(K33[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[2]),
        .Q(K33[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[3]),
        .Q(K33[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[4]),
        .Q(K33[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[5]),
        .Q(K33[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[6]),
        .Q(K33[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[7]),
        .Q(K33[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[8]),
        .Q(K33[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[9]),
        .Q(K33[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[0]),
        .O(int_OutVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[1]),
        .O(int_OutVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[2]),
        .O(int_OutVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[3]),
        .O(int_OutVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[4]),
        .O(int_OutVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[5]),
        .O(int_OutVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[6]),
        .O(int_OutVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_OutVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_OutVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[7]),
        .O(int_OutVideoFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[0]),
        .Q(OutVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[1]),
        .Q(OutVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[2]),
        .Q(OutVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[3]),
        .Q(OutVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[4]),
        .Q(OutVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[5]),
        .Q(OutVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[6]),
        .Q(OutVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[7]),
        .Q(OutVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[0]),
        .O(int_ROffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[10]),
        .O(int_ROffset0[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[11]),
        .O(int_ROffset0[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[12]),
        .O(int_ROffset0[12]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_ROffset[13]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_ROffset[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[13]_i_2 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[13]),
        .O(int_ROffset0[13]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[1]),
        .O(int_ROffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[2]),
        .O(int_ROffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[3]),
        .O(int_ROffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[4]),
        .O(int_ROffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[5]),
        .O(int_ROffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[6]),
        .O(int_ROffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[7]),
        .O(int_ROffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[8]),
        .O(int_ROffset0[8]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[9]),
        .O(int_ROffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[0]),
        .O(int_ROffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[10]),
        .O(int_ROffset_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[11]),
        .O(int_ROffset_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[12]),
        .O(int_ROffset_20[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_ROffset_2[13]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K33_2[15]_i_3_n_5 ),
        .O(\int_ROffset_2[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[13]_i_2 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[13]),
        .O(int_ROffset_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[1]),
        .O(int_ROffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[2]),
        .O(int_ROffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[3]),
        .O(int_ROffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[4]),
        .O(int_ROffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[5]),
        .O(int_ROffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[6]),
        .O(int_ROffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[7]),
        .O(int_ROffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[8]),
        .O(int_ROffset_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[9]),
        .O(int_ROffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[0]),
        .Q(ROffset_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[10]),
        .Q(ROffset_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[11]),
        .Q(ROffset_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[12]),
        .Q(ROffset_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[13]),
        .Q(ROffset_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[1]),
        .Q(ROffset_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[2]),
        .Q(ROffset_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[3]),
        .Q(ROffset_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[4]),
        .Q(ROffset_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[5]),
        .Q(ROffset_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[6]),
        .Q(ROffset_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[7]),
        .Q(ROffset_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[8]),
        .Q(ROffset_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[13]_i_1_n_5 ),
        .D(int_ROffset_20[9]),
        .Q(ROffset_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[0]),
        .Q(ROffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[10] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[10]),
        .Q(ROffset[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[11] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[11]),
        .Q(ROffset[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[12] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[12]),
        .Q(ROffset[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[13] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[13]),
        .Q(ROffset[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[1]),
        .Q(ROffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[2]),
        .Q(ROffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[3]),
        .Q(ROffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[4]),
        .Q(ROffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[5]),
        .Q(ROffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[6]),
        .Q(ROffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[7]),
        .Q(ROffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[8]),
        .Q(ROffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset[13]_i_1_n_5 ),
        .D(int_ROffset0[9]),
        .Q(ROffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[0]),
        .O(int_RowEnd0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[10]),
        .O(int_RowEnd0[10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[11]),
        .O(int_RowEnd0[11]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[12]),
        .O(int_RowEnd0[12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[13]),
        .O(int_RowEnd0[13]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[14]),
        .O(int_RowEnd0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_RowEnd[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_RowEnd[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[15]),
        .O(int_RowEnd0[15]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[1]),
        .O(int_RowEnd0[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[2]),
        .O(int_RowEnd0[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[3]),
        .O(int_RowEnd0[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[4]),
        .O(int_RowEnd0[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[5]),
        .O(int_RowEnd0[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[6]),
        .O(int_RowEnd0[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[7]),
        .O(int_RowEnd0[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[8]),
        .O(int_RowEnd0[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[9]),
        .O(int_RowEnd0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[0] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[0]),
        .Q(RowEnd[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[10] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[10]),
        .Q(RowEnd[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[11] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[11]),
        .Q(RowEnd[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[12] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[12]),
        .Q(RowEnd[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[13] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[13]),
        .Q(RowEnd[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[14] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[14]),
        .Q(RowEnd[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[15] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[15]),
        .Q(RowEnd[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[1] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[1]),
        .Q(RowEnd[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[2] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[2]),
        .Q(RowEnd[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[3] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[3]),
        .Q(RowEnd[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[4] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[4]),
        .Q(RowEnd[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[5] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[5]),
        .Q(RowEnd[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[6] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[6]),
        .Q(RowEnd[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[7] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[7]),
        .Q(RowEnd[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[8] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[8]),
        .Q(RowEnd[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[9] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[9]),
        .Q(RowEnd[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[0]),
        .O(int_RowStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[10]),
        .O(int_RowStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[11]),
        .O(int_RowStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[12]),
        .O(int_RowStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[13]),
        .O(int_RowStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[14]),
        .O(int_RowStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_RowStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_RowStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[15]),
        .O(int_RowStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[1]),
        .O(int_RowStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[2]),
        .O(int_RowStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[3]),
        .O(int_RowStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[4]),
        .O(int_RowStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[5]),
        .O(int_RowStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[6]),
        .O(int_RowStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[7]),
        .O(int_RowStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[8]),
        .O(int_RowStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[9]),
        .O(int_RowStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[0]),
        .Q(RowStart[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[10]),
        .Q(RowStart[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[11]),
        .Q(RowStart[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[12]),
        .Q(RowStart[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[13]),
        .Q(RowStart[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[14]),
        .Q(RowStart[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[15]),
        .Q(RowStart[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[1]),
        .Q(RowStart[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[2]),
        .Q(RowStart[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[3]),
        .Q(RowStart[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[4]),
        .Q(RowStart[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[5]),
        .Q(RowStart[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[6]),
        .Q(RowStart[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[7]),
        .Q(RowStart[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[8]),
        .Q(RowStart[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[9]),
        .Q(RowStart[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hEF)) 
    int_ap_idle_i_4
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(Q),
        .O(int_ap_start_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_36_in[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    int_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(p_36_in[7]),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    int_ap_start_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(int_ap_start5_out));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(Block_entry3_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1_n_5),
        .Q(int_ap_start_reg_rep_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__0_n_5),
        .Q(int_ap_start_reg_rep__0_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__1_n_5),
        .Q(int_ap_start_reg_rep__1_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__2
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__2_n_5),
        .Q(int_ap_start_reg_rep__2_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__3
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__3_n_5),
        .Q(int_ap_start_reg_rep__3_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFC8)) 
    int_ap_start_rep_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1_n_5));
  LUT4 #(
    .INIT(16'hFFC8)) 
    int_ap_start_rep_i_1__0
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__0_n_5));
  LUT4 #(
    .INIT(16'hFFC8)) 
    int_ap_start_rep_i_1__1
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__1_n_5));
  LUT4 #(
    .INIT(16'hFFC8)) 
    int_ap_start_rep_i_1__2
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__2_n_5));
  LUT4 #(
    .INIT(16'hFFC8)) 
    int_ap_start_rep_i_1__3
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__3_n_5));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(p_36_in[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_36_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(int_gie_i_2_n_5),
        .I4(int_gie_i_3_n_5),
        .I5(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[8] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(int_gie_i_2_n_5));
  LUT4 #(
    .INIT(16'h0010)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(int_gie_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[12] ),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[13] ),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[14] ),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[15] ),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(height[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[4] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(int_gie_i_3_n_5),
        .I2(int_gie_i_2_n_5),
        .I3(\waddr_reg_n_5_[3] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'h4FFF0FFFF444F000)) 
    \int_isr[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(s_axi_CTRL_WDATA[1]),
        .I3(int_isr7_out),
        .I4(p_0_in),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_5),
        .I1(p_36_in[2]),
        .I2(ap_idle),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT5 #(
    .INIT(32'h01000000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_5),
        .I1(int_task_ap_done_i_4_n_5),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CTRL_ARVALID),
        .O(int_task_ap_done0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(int_task_ap_done_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .O(int_task_ap_done_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[12] ),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[13] ),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[14] ),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[15] ),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(width[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(\int_width_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(\int_width_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(\int_width_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(\int_width_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[0]_i_2_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[15]_i_7_n_5 ),
        .I5(\rdata[0]_i_3_n_5 ),
        .O(\rdata[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(ROffset[0]),
        .I1(K33[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[0]),
        .O(\rdata[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_13 
       (.I0(ClipMax[0]),
        .I1(ClampMin[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[0]),
        .O(\rdata[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_14 
       (.I0(K21_2[0]),
        .I1(K13_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[0]),
        .O(\rdata[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_15 
       (.I0(K32_2[0]),
        .I1(K31_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[0]),
        .O(\rdata[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_16 
       (.I0(OutVideoFormat[0]),
        .I1(InVideoFormat[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Block_entry3_proc_U0_ap_start),
        .O(\rdata[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_17 
       (.I0(ColEnd[0]),
        .I1(ColStart[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[0]),
        .O(\rdata[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_18 
       (.I0(K12[0]),
        .I1(K11[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[0]),
        .O(\rdata[0]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_19 
       (.I0(K23[0]),
        .I1(K22[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[0]),
        .O(\rdata[0]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[0]_i_4_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(\rdata_reg[0]_i_5_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[0]_i_6_n_5 ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[0]_i_4 
       (.I0(\rdata[0]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[0]),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(BOffset_2[0]),
        .I1(GOffset_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[0]),
        .O(\rdata[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[10]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_10 
       (.I0(K12[10]),
        .I1(K11[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[10]),
        .O(\rdata[10]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_11 
       (.I0(K23[10]),
        .I1(K22[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[10]),
        .O(\rdata[10]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_12 
       (.I0(ROffset[10]),
        .I1(K33[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[10]),
        .O(\rdata[10]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_13 
       (.I0(ClipMax[10]),
        .I1(ClampMin[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[10]),
        .O(\rdata[10]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_14 
       (.I0(K21_2[10]),
        .I1(K13_2[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[10]),
        .O(\rdata[10]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_15 
       (.I0(K32_2[10]),
        .I1(K31_2[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[10]),
        .O(\rdata[10]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[10]_i_2 
       (.I0(\rdata_reg[10]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[10]_i_5_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[10]_i_6_n_5 ),
        .O(\rdata[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[10]),
        .O(\rdata[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(ColEnd[10]),
        .I1(ColStart[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[10]),
        .O(\rdata[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(BOffset_2[10]),
        .I1(GOffset_2[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[10]),
        .O(\rdata[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[11]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_10 
       (.I0(K12[11]),
        .I1(K11[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[11]),
        .O(\rdata[11]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_11 
       (.I0(K23[11]),
        .I1(K22[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[11]),
        .O(\rdata[11]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_12 
       (.I0(ROffset[11]),
        .I1(K33[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[11]),
        .O(\rdata[11]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_13 
       (.I0(ClipMax[11]),
        .I1(ClampMin[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[11]),
        .O(\rdata[11]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_14 
       (.I0(K21_2[11]),
        .I1(K13_2[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[11]),
        .O(\rdata[11]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_15 
       (.I0(K32_2[11]),
        .I1(K31_2[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[11]),
        .O(\rdata[11]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[11]_i_2 
       (.I0(\rdata_reg[11]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[11]_i_5_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[11]_i_6_n_5 ),
        .O(\rdata[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[11]),
        .O(\rdata[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(ColEnd[11]),
        .I1(ColStart[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[11]),
        .O(\rdata[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(BOffset_2[11]),
        .I1(GOffset_2[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[11]),
        .O(\rdata[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[12]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[12]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_10 
       (.I0(GOffset[12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(BOffset[12]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[12]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_11 
       (.I0(ROffset[12]),
        .I1(K33[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[12]),
        .O(\rdata[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_12 
       (.I0(BOffset_2[12]),
        .I1(GOffset_2[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[12]),
        .O(\rdata[12]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_5_n_5 ),
        .I1(\rdata[12]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[12]_i_7_n_5 ),
        .O(\rdata[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_8_n_5 ),
        .I1(\rdata[12]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[12]_i_10_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[12]_i_11_n_5 ),
        .O(\rdata[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[12]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[12]_i_12_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_5 
       (.I0(K23[12]),
        .I1(K22[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[12]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(K12[12]),
        .I1(K11[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[12]),
        .O(\rdata[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(ColEnd[12]),
        .I1(ColStart[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[12] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[12] ),
        .O(\rdata[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_8 
       (.I0(K32_2[12]),
        .I1(K31_2[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[12]),
        .O(\rdata[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_9 
       (.I0(K21_2[12]),
        .I1(K13_2[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[12]),
        .O(\rdata[12]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[13]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[13]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[13]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_10 
       (.I0(GOffset[13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(BOffset[13]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[13]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_11 
       (.I0(ROffset[13]),
        .I1(K33[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[13]),
        .O(\rdata[13]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_12 
       (.I0(BOffset_2[13]),
        .I1(GOffset_2[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[13]),
        .O(\rdata[13]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_5_n_5 ),
        .I1(\rdata[13]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[13]_i_7_n_5 ),
        .O(\rdata[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_8_n_5 ),
        .I1(\rdata[13]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[13]_i_10_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[13]_i_11_n_5 ),
        .O(\rdata[13]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[13]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[13]_i_12_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[13]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_5 
       (.I0(K23[13]),
        .I1(K22[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[13]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(K12[13]),
        .I1(K11[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[13]),
        .O(\rdata[13]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(ColEnd[13]),
        .I1(ColStart[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[13] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[13] ),
        .O(\rdata[13]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_8 
       (.I0(K32_2[13]),
        .I1(K31_2[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[13]),
        .O(\rdata[13]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_9 
       (.I0(K21_2[13]),
        .I1(K13_2[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[13]),
        .O(\rdata[13]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[14]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[14]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[14]_i_10 
       (.I0(K31[14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[14]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_5_n_5 ),
        .I1(\rdata[14]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[14]_i_7_n_5 ),
        .O(\rdata[14]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[14]_i_9_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[14]_i_10_n_5 ),
        .O(\rdata[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[14]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[14]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_5 
       (.I0(K23[14]),
        .I1(K22[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[14]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(K12[14]),
        .I1(K11[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[14]),
        .O(\rdata[14]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(ColEnd[14]),
        .I1(ColStart[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[14] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[14] ),
        .O(\rdata[14]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_8 
       (.I0(K32_2[14]),
        .I1(K31_2[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[14]),
        .O(\rdata[14]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_9 
       (.I0(K21_2[14]),
        .I1(K13_2[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[14]),
        .O(\rdata[14]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\rdata[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_10 
       (.I0(ColEnd[15]),
        .I1(ColStart[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[15] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[15] ),
        .O(\rdata[15]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_11 
       (.I0(K32_2[15]),
        .I1(K31_2[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[15]),
        .O(\rdata[15]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_12 
       (.I0(K21_2[15]),
        .I1(K13_2[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[15]),
        .O(\rdata[15]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[15]_i_13 
       (.I0(K31[15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[15]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[15]_i_6_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_8_n_5 ),
        .I1(\rdata[15]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[15]_i_10_n_5 ),
        .O(\rdata[15]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[15]_i_5 
       (.I0(\rdata[15]_i_11_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[15]_i_12_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[15]_i_13_n_5 ),
        .O(\rdata[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[15]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_8 
       (.I0(K23[15]),
        .I1(K22[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[15]),
        .O(\rdata[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(K12[15]),
        .I1(K11[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[15]),
        .O(\rdata[15]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[1]_i_2_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[15]_i_7_n_5 ),
        .I5(\rdata[1]_i_3_n_5 ),
        .O(\rdata[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(ROffset[1]),
        .I1(K33[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[1]),
        .O(\rdata[1]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_13 
       (.I0(ClipMax[1]),
        .I1(ClampMin[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[1]),
        .O(\rdata[1]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_14 
       (.I0(K21_2[1]),
        .I1(K13_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[1]),
        .O(\rdata[1]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_15 
       (.I0(K32_2[1]),
        .I1(K31_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[1]),
        .O(\rdata[1]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_16 
       (.I0(OutVideoFormat[1]),
        .I1(InVideoFormat[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done__0),
        .O(\rdata[1]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_17 
       (.I0(ColEnd[1]),
        .I1(ColStart[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[1]),
        .O(\rdata[1]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_18 
       (.I0(K12[1]),
        .I1(K11[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[1]),
        .O(\rdata[1]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_19 
       (.I0(K23[1]),
        .I1(K22[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[1]),
        .O(\rdata[1]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_5_[1] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[1]_i_4_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(\rdata_reg[1]_i_5_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[1]_i_6_n_5 ),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[1]_i_4 
       (.I0(\rdata[1]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[1]),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(BOffset_2[1]),
        .I1(GOffset_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[1]),
        .O(\rdata[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[2]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[2]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_10 
       (.I0(OutVideoFormat[2]),
        .I1(InVideoFormat[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_36_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_11 
       (.I0(ColEnd[2]),
        .I1(ColStart[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[2]),
        .O(\rdata[2]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_12 
       (.I0(K12[2]),
        .I1(K11[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[2]),
        .O(\rdata[2]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_13 
       (.I0(K23[2]),
        .I1(K22[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[2]),
        .O(\rdata[2]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_14 
       (.I0(ROffset[2]),
        .I1(K33[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[2]),
        .O(\rdata[2]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_15 
       (.I0(ClipMax[2]),
        .I1(ClampMin[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[2]),
        .O(\rdata[2]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_16 
       (.I0(K21_2[2]),
        .I1(K13_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[2]),
        .O(\rdata[2]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_17 
       (.I0(K32_2[2]),
        .I1(K31_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[2]),
        .O(\rdata[2]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[2]_i_4 
       (.I0(ClampMin_2[2]),
        .I1(\rdata[7]_i_9_n_5 ),
        .I2(ClipMax_2[2]),
        .I3(\rdata[7]_i_10_n_5 ),
        .I4(\rdata[2]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(BOffset_2[2]),
        .I1(GOffset_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[2]),
        .O(\rdata[2]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[3]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[3]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_10 
       (.I0(OutVideoFormat[3]),
        .I1(InVideoFormat[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(int_ap_ready__0),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_11 
       (.I0(ColEnd[3]),
        .I1(ColStart[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[3]),
        .O(\rdata[3]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_12 
       (.I0(K12[3]),
        .I1(K11[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[3]),
        .O(\rdata[3]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_13 
       (.I0(K23[3]),
        .I1(K22[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[3]),
        .O(\rdata[3]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_14 
       (.I0(ROffset[3]),
        .I1(K33[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[3]),
        .O(\rdata[3]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_15 
       (.I0(ClipMax[3]),
        .I1(ClampMin[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[3]),
        .O(\rdata[3]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_16 
       (.I0(K21_2[3]),
        .I1(K13_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[3]),
        .O(\rdata[3]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_17 
       (.I0(K32_2[3]),
        .I1(K31_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[3]),
        .O(\rdata[3]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[3]_i_4 
       (.I0(ClampMin_2[3]),
        .I1(\rdata[7]_i_9_n_5 ),
        .I2(ClipMax_2[3]),
        .I3(\rdata[7]_i_10_n_5 ),
        .I4(\rdata[3]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(BOffset_2[3]),
        .I1(GOffset_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[3]),
        .O(\rdata[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[4]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_10 
       (.I0(K32_2[4]),
        .I1(K31_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[4]),
        .O(\rdata[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_11 
       (.I0(ROffset[4]),
        .I1(K33[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[4]),
        .O(\rdata[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_12 
       (.I0(ClipMax[4]),
        .I1(ClampMin[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[4]),
        .O(\rdata[4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_13 
       (.I0(K12[4]),
        .I1(K11[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[4]),
        .O(\rdata[4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_14 
       (.I0(K23[4]),
        .I1(K22[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[4]),
        .O(\rdata[4]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_15 
       (.I0(ColEnd[4]),
        .I1(ColStart[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[4]),
        .O(\rdata[4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_i_4_n_5 ),
        .I1(\rdata_reg[4]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[4]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[4]_i_7_n_5 ),
        .O(\rdata[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[4]),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[4]_i_7 
       (.I0(\rdata[4]_i_15_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(InVideoFormat[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(OutVideoFormat[4]),
        .O(\rdata[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(BOffset_2[4]),
        .I1(GOffset_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[4]),
        .O(\rdata[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(K21_2[4]),
        .I1(K13_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[4]),
        .O(\rdata[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[5]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_10 
       (.I0(K32_2[5]),
        .I1(K31_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[5]),
        .O(\rdata[5]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_11 
       (.I0(ROffset[5]),
        .I1(K33[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[5]),
        .O(\rdata[5]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_12 
       (.I0(ClipMax[5]),
        .I1(ClampMin[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[5]),
        .O(\rdata[5]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_13 
       (.I0(K12[5]),
        .I1(K11[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[5]),
        .O(\rdata[5]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_14 
       (.I0(K23[5]),
        .I1(K22[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[5]),
        .O(\rdata[5]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_15 
       (.I0(ColEnd[5]),
        .I1(ColStart[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[5]),
        .O(\rdata[5]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5]_i_4_n_5 ),
        .I1(\rdata_reg[5]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[5]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[5]_i_7_n_5 ),
        .O(\rdata[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[5]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[5]_i_7 
       (.I0(\rdata[5]_i_15_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(InVideoFormat[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(OutVideoFormat[5]),
        .O(\rdata[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(BOffset_2[5]),
        .I1(GOffset_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[5]),
        .O(\rdata[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(K21_2[5]),
        .I1(K13_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[5]),
        .O(\rdata[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[6]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_10 
       (.I0(K32_2[6]),
        .I1(K31_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[6]),
        .O(\rdata[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_11 
       (.I0(ROffset[6]),
        .I1(K33[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[6]),
        .O(\rdata[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_12 
       (.I0(ClipMax[6]),
        .I1(ClampMin[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[6]),
        .O(\rdata[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_13 
       (.I0(K12[6]),
        .I1(K11[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[6]),
        .O(\rdata[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_14 
       (.I0(K23[6]),
        .I1(K22[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[6]),
        .O(\rdata[6]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_15 
       (.I0(ColEnd[6]),
        .I1(ColStart[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[6]),
        .O(\rdata[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6]_i_4_n_5 ),
        .I1(\rdata_reg[6]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[6]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[6]_i_7_n_5 ),
        .O(\rdata[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[6]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[6]_i_7 
       (.I0(\rdata[6]_i_15_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(InVideoFormat[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(OutVideoFormat[6]),
        .O(\rdata[6]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(BOffset_2[6]),
        .I1(GOffset_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[6]),
        .O(\rdata[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(K21_2[6]),
        .I1(K13_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[6]),
        .O(\rdata[6]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[7]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[7]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[7]_i_10 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_11 
       (.I0(BOffset_2[7]),
        .I1(GOffset_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[7]),
        .O(\rdata[7]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_12 
       (.I0(OutVideoFormat[7]),
        .I1(InVideoFormat[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_36_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_13 
       (.I0(ColEnd[7]),
        .I1(ColStart[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[7]),
        .O(\rdata[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_14 
       (.I0(K12[7]),
        .I1(K11[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[7]),
        .O(\rdata[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_15 
       (.I0(K23[7]),
        .I1(K22[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[7]),
        .O(\rdata[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_16 
       (.I0(ROffset[7]),
        .I1(K33[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[7]),
        .O(\rdata[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_17 
       (.I0(ClipMax[7]),
        .I1(ClampMin[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[7]),
        .O(\rdata[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_18 
       (.I0(K21_2[7]),
        .I1(K13_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[7]),
        .O(\rdata[7]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_19 
       (.I0(K32_2[7]),
        .I1(K31_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[7]),
        .O(\rdata[7]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[7]_i_4 
       (.I0(ClampMin_2[7]),
        .I1(\rdata[7]_i_9_n_5 ),
        .I2(ClipMax_2[7]),
        .I3(\rdata[7]_i_10_n_5 ),
        .I4(\rdata[7]_i_11_n_5 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \rdata[7]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[8]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_10 
       (.I0(K12[8]),
        .I1(K11[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[8]),
        .O(\rdata[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_11 
       (.I0(K23[8]),
        .I1(K22[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[8]),
        .O(\rdata[8]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_12 
       (.I0(ROffset[8]),
        .I1(K33[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[8]),
        .O(\rdata[8]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_13 
       (.I0(ClipMax[8]),
        .I1(ClampMin[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[8]),
        .O(\rdata[8]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_14 
       (.I0(K21_2[8]),
        .I1(K13_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[8]),
        .O(\rdata[8]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_15 
       (.I0(K32_2[8]),
        .I1(K31_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[8]),
        .O(\rdata[8]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[8]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[8]_i_5_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[8]_i_6_n_5 ),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[8]),
        .O(\rdata[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(ColEnd[8]),
        .I1(ColStart[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[8]),
        .O(\rdata[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(BOffset_2[8]),
        .I1(GOffset_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[8]),
        .O(\rdata[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[9]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_10 
       (.I0(K32_2[9]),
        .I1(K31_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[9]),
        .O(\rdata[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_11 
       (.I0(ROffset[9]),
        .I1(K33[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[9]),
        .O(\rdata[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_12 
       (.I0(ClipMax[9]),
        .I1(ClampMin[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[9]),
        .O(\rdata[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_13 
       (.I0(K12[9]),
        .I1(K11[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[9]),
        .O(\rdata[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_14 
       (.I0(K23[9]),
        .I1(K22[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[9]),
        .O(\rdata[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_15 
       (.I0(ColEnd[9]),
        .I1(ColStart[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[9]),
        .O(\rdata[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[9]_i_4_n_5 ),
        .I1(\rdata_reg[9]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[9]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[9]_i_7_n_5 ),
        .O(\rdata[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[9]),
        .O(\rdata[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h88888B88)) 
    \rdata[9]_i_7 
       (.I0(\rdata[9]_i_15_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(interrupt),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_8 
       (.I0(BOffset_2[9]),
        .I1(GOffset_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[9]),
        .O(\rdata[9]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_9 
       (.I0(K21_2[9]),
        .I1(K13_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[9]),
        .O(\rdata[9]_i_9_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_16_n_5 ),
        .I1(\rdata[0]_i_17_n_5 ),
        .O(\rdata_reg[0]_i_10_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_11 
       (.I0(\rdata[0]_i_18_n_5 ),
        .I1(\rdata[0]_i_19_n_5 ),
        .O(\rdata_reg[0]_i_11_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_5 
       (.I0(\rdata_reg[0]_i_8_n_5 ),
        .I1(\rdata_reg[0]_i_9_n_5 ),
        .O(\rdata_reg[0]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[0]_i_6 
       (.I0(\rdata_reg[0]_i_10_n_5 ),
        .I1(\rdata_reg[0]_i_11_n_5 ),
        .O(\rdata_reg[0]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_8 
       (.I0(\rdata[0]_i_12_n_5 ),
        .I1(\rdata[0]_i_13_n_5 ),
        .O(\rdata_reg[0]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_9 
       (.I0(\rdata[0]_i_14_n_5 ),
        .I1(\rdata[0]_i_15_n_5 ),
        .O(\rdata_reg[0]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[10]_i_4 
       (.I0(\rdata_reg[10]_i_8_n_5 ),
        .I1(\rdata_reg[10]_i_9_n_5 ),
        .O(\rdata_reg[10]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[10]_i_5 
       (.I0(\rdata[10]_i_10_n_5 ),
        .I1(\rdata[10]_i_11_n_5 ),
        .O(\rdata_reg[10]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[10]_i_8 
       (.I0(\rdata[10]_i_12_n_5 ),
        .I1(\rdata[10]_i_13_n_5 ),
        .O(\rdata_reg[10]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[10]_i_9 
       (.I0(\rdata[10]_i_14_n_5 ),
        .I1(\rdata[10]_i_15_n_5 ),
        .O(\rdata_reg[10]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[11]_i_4 
       (.I0(\rdata_reg[11]_i_8_n_5 ),
        .I1(\rdata_reg[11]_i_9_n_5 ),
        .O(\rdata_reg[11]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[11]_i_5 
       (.I0(\rdata[11]_i_10_n_5 ),
        .I1(\rdata[11]_i_11_n_5 ),
        .O(\rdata_reg[11]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[11]_i_8 
       (.I0(\rdata[11]_i_12_n_5 ),
        .I1(\rdata[11]_i_13_n_5 ),
        .O(\rdata_reg[11]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[11]_i_9 
       (.I0(\rdata[11]_i_14_n_5 ),
        .I1(\rdata[11]_i_15_n_5 ),
        .O(\rdata_reg[11]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[1]_i_10 
       (.I0(\rdata[1]_i_16_n_5 ),
        .I1(\rdata[1]_i_17_n_5 ),
        .O(\rdata_reg[1]_i_10_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_11 
       (.I0(\rdata[1]_i_18_n_5 ),
        .I1(\rdata[1]_i_19_n_5 ),
        .O(\rdata_reg[1]_i_11_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_5 
       (.I0(\rdata_reg[1]_i_8_n_5 ),
        .I1(\rdata_reg[1]_i_9_n_5 ),
        .O(\rdata_reg[1]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[1]_i_6 
       (.I0(\rdata_reg[1]_i_10_n_5 ),
        .I1(\rdata_reg[1]_i_11_n_5 ),
        .O(\rdata_reg[1]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_8 
       (.I0(\rdata[1]_i_12_n_5 ),
        .I1(\rdata[1]_i_13_n_5 ),
        .O(\rdata_reg[1]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_9 
       (.I0(\rdata[1]_i_14_n_5 ),
        .I1(\rdata[1]_i_15_n_5 ),
        .O(\rdata_reg[1]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[2]_i_2 
       (.I0(\rdata_reg[2]_i_5_n_5 ),
        .I1(\rdata_reg[2]_i_6_n_5 ),
        .O(\rdata_reg[2]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[2]_i_3 
       (.I0(\rdata_reg[2]_i_7_n_5 ),
        .I1(\rdata_reg[2]_i_8_n_5 ),
        .O(\rdata_reg[2]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_5 
       (.I0(\rdata[2]_i_10_n_5 ),
        .I1(\rdata[2]_i_11_n_5 ),
        .O(\rdata_reg[2]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_12_n_5 ),
        .I1(\rdata[2]_i_13_n_5 ),
        .O(\rdata_reg[2]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_7 
       (.I0(\rdata[2]_i_14_n_5 ),
        .I1(\rdata[2]_i_15_n_5 ),
        .O(\rdata_reg[2]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_8 
       (.I0(\rdata[2]_i_16_n_5 ),
        .I1(\rdata[2]_i_17_n_5 ),
        .O(\rdata_reg[2]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[3]_i_2 
       (.I0(\rdata_reg[3]_i_5_n_5 ),
        .I1(\rdata_reg[3]_i_6_n_5 ),
        .O(\rdata_reg[3]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[3]_i_3 
       (.I0(\rdata_reg[3]_i_7_n_5 ),
        .I1(\rdata_reg[3]_i_8_n_5 ),
        .O(\rdata_reg[3]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_10_n_5 ),
        .I1(\rdata[3]_i_11_n_5 ),
        .O(\rdata_reg[3]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_12_n_5 ),
        .I1(\rdata[3]_i_13_n_5 ),
        .O(\rdata_reg[3]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_7 
       (.I0(\rdata[3]_i_14_n_5 ),
        .I1(\rdata[3]_i_15_n_5 ),
        .O(\rdata_reg[3]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_8 
       (.I0(\rdata[3]_i_16_n_5 ),
        .I1(\rdata[3]_i_17_n_5 ),
        .O(\rdata_reg[3]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[4]_i_4 
       (.I0(\rdata[4]_i_9_n_5 ),
        .I1(\rdata[4]_i_10_n_5 ),
        .O(\rdata_reg[4]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[4]_i_5 
       (.I0(\rdata[4]_i_11_n_5 ),
        .I1(\rdata[4]_i_12_n_5 ),
        .O(\rdata_reg[4]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[4]_i_6 
       (.I0(\rdata[4]_i_13_n_5 ),
        .I1(\rdata[4]_i_14_n_5 ),
        .O(\rdata_reg[4]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[5]_i_4 
       (.I0(\rdata[5]_i_9_n_5 ),
        .I1(\rdata[5]_i_10_n_5 ),
        .O(\rdata_reg[5]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[5]_i_5 
       (.I0(\rdata[5]_i_11_n_5 ),
        .I1(\rdata[5]_i_12_n_5 ),
        .O(\rdata_reg[5]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[5]_i_6 
       (.I0(\rdata[5]_i_13_n_5 ),
        .I1(\rdata[5]_i_14_n_5 ),
        .O(\rdata_reg[5]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[6]_i_4 
       (.I0(\rdata[6]_i_9_n_5 ),
        .I1(\rdata[6]_i_10_n_5 ),
        .O(\rdata_reg[6]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[6]_i_5 
       (.I0(\rdata[6]_i_11_n_5 ),
        .I1(\rdata[6]_i_12_n_5 ),
        .O(\rdata_reg[6]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[6]_i_6 
       (.I0(\rdata[6]_i_13_n_5 ),
        .I1(\rdata[6]_i_14_n_5 ),
        .O(\rdata_reg[6]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[7]_i_2 
       (.I0(\rdata_reg[7]_i_5_n_5 ),
        .I1(\rdata_reg[7]_i_6_n_5 ),
        .O(\rdata_reg[7]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[7]_i_3 
       (.I0(\rdata_reg[7]_i_7_n_5 ),
        .I1(\rdata_reg[7]_i_8_n_5 ),
        .O(\rdata_reg[7]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_5 
       (.I0(\rdata[7]_i_12_n_5 ),
        .I1(\rdata[7]_i_13_n_5 ),
        .O(\rdata_reg[7]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_6 
       (.I0(\rdata[7]_i_14_n_5 ),
        .I1(\rdata[7]_i_15_n_5 ),
        .O(\rdata_reg[7]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_7 
       (.I0(\rdata[7]_i_16_n_5 ),
        .I1(\rdata[7]_i_17_n_5 ),
        .O(\rdata_reg[7]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_8 
       (.I0(\rdata[7]_i_18_n_5 ),
        .I1(\rdata[7]_i_19_n_5 ),
        .O(\rdata_reg[7]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[8]_i_4 
       (.I0(\rdata_reg[8]_i_8_n_5 ),
        .I1(\rdata_reg[8]_i_9_n_5 ),
        .O(\rdata_reg[8]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[8]_i_5 
       (.I0(\rdata[8]_i_10_n_5 ),
        .I1(\rdata[8]_i_11_n_5 ),
        .O(\rdata_reg[8]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[8]_i_8 
       (.I0(\rdata[8]_i_12_n_5 ),
        .I1(\rdata[8]_i_13_n_5 ),
        .O(\rdata_reg[8]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[8]_i_9 
       (.I0(\rdata[8]_i_14_n_5 ),
        .I1(\rdata[8]_i_15_n_5 ),
        .O(\rdata_reg[8]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[9]_i_4 
       (.I0(\rdata[9]_i_9_n_5 ),
        .I1(\rdata[9]_i_10_n_5 ),
        .O(\rdata_reg[9]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[9]_i_5 
       (.I0(\rdata[9]_i_11_n_5 ),
        .I1(\rdata[9]_i_12_n_5 ),
        .O(\rdata_reg[9]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[9]_i_6 
       (.I0(\rdata[9]_i_13_n_5 ),
        .I1(\rdata[9]_i_14_n_5 ),
        .O(\rdata_reg[9]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_5_[8] ),
        .R(1'b0));
endmodule

module bd_d92b_csc_0_MultiPixStream2AXIvideo
   (\icmp_ln664_reg_384_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \B_V_data_1_state_reg[0] ,
    Q,
    MultiPixStream2AXIvideo_U0_ap_done,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    E,
    mOutPtr16_out,
    mOutPtr0,
    empty_n_reg,
    mOutPtr0__9,
    mOutPtr16_out_0,
    m_axis_video_TDATA,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    m_axis_video_TREADY,
    stream_csc_empty_n,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    \B_V_data_1_payload_A_reg[35] ,
    push,
    empty_n_reg_0,
    push_1,
    D,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11] ,
    out,
    \d_read_reg_22_reg[11] );
  output \icmp_ln664_reg_384_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \B_V_data_1_state_reg[0] ;
  output [0:0]Q;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]E;
  output mOutPtr16_out;
  output mOutPtr0;
  output empty_n_reg;
  output mOutPtr0__9;
  output mOutPtr16_out_0;
  output [35:0]m_axis_video_TDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input stream_csc_empty_n;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \B_V_data_1_payload_A_reg[35] ;
  input push;
  input empty_n_reg_0;
  input push_1;
  input [11:0]D;
  input [11:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11] ;
  input [35:0]out;
  input [11:0]\d_read_reg_22_reg[11] ;

  wire \B_V_data_1_payload_A_reg[35] ;
  wire B_V_data_1_sel_wr;
  wire \B_V_data_1_state_reg[0] ;
  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire \ap_CS_fsm[4]_i_3_n_5 ;
  wire \ap_CS_fsm[4]_i_4_n_5 ;
  wire \ap_CS_fsm[4]_i_5_n_5 ;
  wire \ap_CS_fsm[4]_i_6_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_8 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_ce_reg;
  wire ap_clk;
  wire [35:24]ap_phi_mux_axi_data_11_phi_fu_200_p6;
  wire [23:12]ap_phi_mux_axi_data_7_phi_fu_189_p6;
  wire [11:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_388_pp0_iter1_reg;
  wire [11:0]cols_reg_204;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire [11:0]data1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_11;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_48;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_53;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8;
  wire [11:0]grp_reg_unsigned_short_s_fu_145_ap_return;
  wire [11:0]grp_reg_unsigned_short_s_fu_151_ap_return;
  wire \i_fu_84[0]_i_3_n_5 ;
  wire [11:0]i_fu_84_reg;
  wire \i_fu_84_reg[0]_i_2_n_10 ;
  wire \i_fu_84_reg[0]_i_2_n_11 ;
  wire \i_fu_84_reg[0]_i_2_n_12 ;
  wire \i_fu_84_reg[0]_i_2_n_5 ;
  wire \i_fu_84_reg[0]_i_2_n_6 ;
  wire \i_fu_84_reg[0]_i_2_n_7 ;
  wire \i_fu_84_reg[0]_i_2_n_8 ;
  wire \i_fu_84_reg[0]_i_2_n_9 ;
  wire \i_fu_84_reg[4]_i_1_n_10 ;
  wire \i_fu_84_reg[4]_i_1_n_11 ;
  wire \i_fu_84_reg[4]_i_1_n_12 ;
  wire \i_fu_84_reg[4]_i_1_n_5 ;
  wire \i_fu_84_reg[4]_i_1_n_6 ;
  wire \i_fu_84_reg[4]_i_1_n_7 ;
  wire \i_fu_84_reg[4]_i_1_n_8 ;
  wire \i_fu_84_reg[4]_i_1_n_9 ;
  wire \i_fu_84_reg[8]_i_1_n_10 ;
  wire \i_fu_84_reg[8]_i_1_n_11 ;
  wire \i_fu_84_reg[8]_i_1_n_12 ;
  wire \i_fu_84_reg[8]_i_1_n_6 ;
  wire \i_fu_84_reg[8]_i_1_n_7 ;
  wire \i_fu_84_reg[8]_i_1_n_8 ;
  wire \i_fu_84_reg[8]_i_1_n_9 ;
  wire icmp_ln662_fu_171_p2;
  wire \icmp_ln664_reg_384_reg[0] ;
  wire mOutPtr0;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire [35:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire [35:0]out;
  wire push;
  wire push_1;
  wire [11:0]rows_reg_199;
  wire sof_2_reg_163;
  wire sof_reg_106;
  wire stream_csc_empty_n;
  wire [11:0]sub_fu_162_p2;
  wire [11:0]sub_reg_209;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_84_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(HwReg_height_c_empty_n),
        .I3(HwReg_width_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(i_fu_84_reg[9]),
        .I1(rows_reg_199[9]),
        .I2(i_fu_84_reg[10]),
        .I3(rows_reg_199[10]),
        .I4(rows_reg_199[11]),
        .I5(i_fu_84_reg[11]),
        .O(\ap_CS_fsm[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(i_fu_84_reg[6]),
        .I1(rows_reg_199[6]),
        .I2(i_fu_84_reg[7]),
        .I3(rows_reg_199[7]),
        .I4(rows_reg_199[8]),
        .I5(i_fu_84_reg[8]),
        .O(\ap_CS_fsm[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(i_fu_84_reg[5]),
        .I1(rows_reg_199[5]),
        .I2(i_fu_84_reg[3]),
        .I3(rows_reg_199[3]),
        .I4(rows_reg_199[4]),
        .I5(i_fu_84_reg[4]),
        .O(\ap_CS_fsm[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(i_fu_84_reg[0]),
        .I1(rows_reg_199[0]),
        .I2(i_fu_84_reg[1]),
        .I3(rows_reg_199[1]),
        .I4(rows_reg_199[2]),
        .I5(i_fu_84_reg[2]),
        .O(\ap_CS_fsm[4]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[4]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln662_fu_171_p2,\ap_CS_fsm_reg[4]_i_2_n_6 ,\ap_CS_fsm_reg[4]_i_2_n_7 ,\ap_CS_fsm_reg[4]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_3_n_5 ,\ap_CS_fsm[4]_i_4_n_5 ,\ap_CS_fsm[4]_i_5_n_5 ,\ap_CS_fsm[4]_i_6_n_5 }));
  FDRE \cols_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[0]),
        .Q(cols_reg_204[0]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[10]),
        .Q(cols_reg_204[10]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[11]),
        .Q(cols_reg_204[11]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[1]),
        .Q(cols_reg_204[1]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[2]),
        .Q(cols_reg_204[2]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[3]),
        .Q(cols_reg_204[3]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[4]),
        .Q(cols_reg_204[4]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[5]),
        .Q(cols_reg_204[5]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[6]),
        .Q(cols_reg_204[6]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[7]),
        .Q(cols_reg_204[7]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[8]),
        .Q(cols_reg_204[8]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[9]),
        .Q(cols_reg_204[9]),
        .R(1'b0));
  bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120
       (.\B_V_data_1_payload_A_reg[35] (\B_V_data_1_payload_A_reg[35] ),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_53),
        .CO(icmp_ln662_fu_171_p2),
        .D(ap_NS_fsm[3:2]),
        .E(E),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[2] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_48),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 (\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_388_pp0_iter1_reg(axi_last_reg_388_pp0_iter1_reg),
        .\axi_last_reg_388_reg[0]_0 (sub_reg_209),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .\icmp_ln664_reg_384_reg[0]_0 (\icmp_ln664_reg_384_reg[0] ),
        .\icmp_ln664_reg_384_reg[0]_1 (cols_reg_204),
        .mOutPtr0(mOutPtr0),
        .mOutPtr16_out(mOutPtr16_out),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .\pix_444_reg_404_reg[11]_0 ({ap_phi_mux_axi_data_11_phi_fu_200_p6,ap_phi_mux_axi_data_7_phi_fu_189_p6,data1}),
        .push(push),
        .sof_2_reg_163(sof_2_reg_163),
        .sof_reg_106(sof_reg_106),
        .\sof_reg_106_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_11),
        .stream_csc_empty_n(stream_csc_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_48),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_d92b_csc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_145
       (.D(grp_reg_unsigned_short_s_fu_145_ap_return),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2,Q}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ));
  bd_d92b_csc_0_reg_unsigned_short_s_40 grp_reg_unsigned_short_s_fu_151
       (.D(sub_fu_162_p2),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (grp_reg_unsigned_short_s_fu_151_ap_return),
        .\d_read_reg_22_reg[11]_1 (D));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_84[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln662_fu_171_p2),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_84[0]_i_3 
       (.I0(i_fu_84_reg[0]),
        .O(\i_fu_84[0]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[0]_i_2_n_12 ),
        .Q(i_fu_84_reg[0]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_84_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_84_reg[0]_i_2_n_5 ,\i_fu_84_reg[0]_i_2_n_6 ,\i_fu_84_reg[0]_i_2_n_7 ,\i_fu_84_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_84_reg[0]_i_2_n_9 ,\i_fu_84_reg[0]_i_2_n_10 ,\i_fu_84_reg[0]_i_2_n_11 ,\i_fu_84_reg[0]_i_2_n_12 }),
        .S({i_fu_84_reg[3:1],\i_fu_84[0]_i_3_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[8]_i_1_n_10 ),
        .Q(i_fu_84_reg[10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[8]_i_1_n_9 ),
        .Q(i_fu_84_reg[11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[0]_i_2_n_11 ),
        .Q(i_fu_84_reg[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[0]_i_2_n_10 ),
        .Q(i_fu_84_reg[2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[0]_i_2_n_9 ),
        .Q(i_fu_84_reg[3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[4]_i_1_n_12 ),
        .Q(i_fu_84_reg[4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_84_reg[4]_i_1 
       (.CI(\i_fu_84_reg[0]_i_2_n_5 ),
        .CO({\i_fu_84_reg[4]_i_1_n_5 ,\i_fu_84_reg[4]_i_1_n_6 ,\i_fu_84_reg[4]_i_1_n_7 ,\i_fu_84_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_84_reg[4]_i_1_n_9 ,\i_fu_84_reg[4]_i_1_n_10 ,\i_fu_84_reg[4]_i_1_n_11 ,\i_fu_84_reg[4]_i_1_n_12 }),
        .S(i_fu_84_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[4]_i_1_n_11 ),
        .Q(i_fu_84_reg[5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[4]_i_1_n_10 ),
        .Q(i_fu_84_reg[6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[4]_i_1_n_9 ),
        .Q(i_fu_84_reg[7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[8]_i_1_n_12 ),
        .Q(i_fu_84_reg[8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_84_reg[8]_i_1 
       (.CI(\i_fu_84_reg[4]_i_1_n_5 ),
        .CO({\NLW_i_fu_84_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_84_reg[8]_i_1_n_6 ,\i_fu_84_reg[8]_i_1_n_7 ,\i_fu_84_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_84_reg[8]_i_1_n_9 ,\i_fu_84_reg[8]_i_1_n_10 ,\i_fu_84_reg[8]_i_1_n_11 ,\i_fu_84_reg[8]_i_1_n_12 }),
        .S(i_fu_84_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .D(\i_fu_84_reg[8]_i_1_n_11 ),
        .Q(i_fu_84_reg[9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  bd_d92b_csc_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[35]_0 ({ap_phi_mux_axi_data_11_phi_fu_200_p6,ap_phi_mux_axi_data_7_phi_fu_189_p6,data1}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_53),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .CO(icmp_ln662_fu_171_p2),
        .D({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state3,Q}),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr0__9(mOutPtr0__9),
        .mOutPtr16_out_0(mOutPtr16_out_0),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .push_1(push_1));
  bd_d92b_csc_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_388_pp0_iter1_reg(axi_last_reg_388_pp0_iter1_reg),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  bd_d92b_csc_0_regslice_both__parameterized1_41 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .sof_2_reg_163(sof_2_reg_163));
  FDRE \rows_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[0]),
        .Q(rows_reg_199[0]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[10]),
        .Q(rows_reg_199[10]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[11]),
        .Q(rows_reg_199[11]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[1]),
        .Q(rows_reg_199[1]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[2]),
        .Q(rows_reg_199[2]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[3]),
        .Q(rows_reg_199[3]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[4]),
        .Q(rows_reg_199[4]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[5]),
        .Q(rows_reg_199[5]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[6]),
        .Q(rows_reg_199[6]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[7]),
        .Q(rows_reg_199[7]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[8]),
        .Q(rows_reg_199[8]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[9]),
        .Q(rows_reg_199[9]),
        .R(1'b0));
  FDRE \sof_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_11),
        .Q(sof_reg_106),
        .R(1'b0));
  FDRE \sub_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[0]),
        .Q(sub_reg_209[0]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[10]),
        .Q(sub_reg_209[10]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[11]),
        .Q(sub_reg_209[11]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[1]),
        .Q(sub_reg_209[1]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[2]),
        .Q(sub_reg_209[2]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[3]),
        .Q(sub_reg_209[3]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[4]),
        .Q(sub_reg_209[4]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[5]),
        .Q(sub_reg_209[5]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[6]),
        .Q(sub_reg_209[6]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[7]),
        .Q(sub_reg_209[7]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[8]),
        .Q(sub_reg_209[8]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[9]),
        .Q(sub_reg_209[9]),
        .R(1'b0));
endmodule

module bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
   (\icmp_ln664_reg_384_reg[0]_0 ,
    axi_last_reg_388_pp0_iter1_reg,
    sof_2_reg_163,
    ap_enable_reg_pp0_iter2_reg_0,
    D,
    \sof_reg_106_reg[0] ,
    \pix_444_reg_404_reg[11]_0 ,
    \ap_CS_fsm_reg[2] ,
    E,
    mOutPtr16_out,
    mOutPtr0,
    empty_n_reg,
    B_V_data_1_sel_wr_reg,
    ap_clk,
    ap_rst_n_inv,
    sof_reg_106,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
    Q,
    stream_csc_empty_n,
    m_axis_video_TREADY_int_regslice,
    \icmp_ln664_reg_384_reg[0]_1 ,
    \axi_last_reg_388_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[35] ,
    CO,
    push,
    empty_n_reg_0,
    B_V_data_1_sel_wr,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 ,
    out);
  output \icmp_ln664_reg_384_reg[0]_0 ;
  output axi_last_reg_388_pp0_iter1_reg;
  output sof_2_reg_163;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [1:0]D;
  output \sof_reg_106_reg[0] ;
  output [35:0]\pix_444_reg_404_reg[11]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output mOutPtr16_out;
  output mOutPtr0;
  output empty_n_reg;
  output B_V_data_1_sel_wr_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input sof_reg_106;
  input ap_rst_n;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0;
  input [2:0]Q;
  input stream_csc_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input [11:0]\icmp_ln664_reg_384_reg[0]_1 ;
  input [11:0]\axi_last_reg_388_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[35] ;
  input [0:0]CO;
  input push;
  input empty_n_reg_0;
  input B_V_data_1_sel_wr;
  input [11:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 ;
  input [35:0]out;

  wire \B_V_data_1_payload_A_reg[35] ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_148;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5;
  wire [11:0]\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_j_1;
  wire axi_last_fu_228_p2;
  wire axi_last_fu_228_p2_carry_n_6;
  wire axi_last_fu_228_p2_carry_n_7;
  wire axi_last_fu_228_p2_carry_n_8;
  wire axi_last_reg_388;
  wire axi_last_reg_388_pp0_iter1_reg;
  wire [11:0]\axi_last_reg_388_reg[0]_0 ;
  wire [23:12]data1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0;
  wire icmp_ln664_fu_216_p2;
  wire icmp_ln664_fu_216_p2_carry_n_6;
  wire icmp_ln664_fu_216_p2_carry_n_7;
  wire icmp_ln664_fu_216_p2_carry_n_8;
  wire \icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln664_reg_384_reg[0]_0 ;
  wire [11:0]\icmp_ln664_reg_384_reg[0]_1 ;
  wire [11:0]j_2_fu_222_p2;
  wire j_2_fu_222_p2_carry__0_n_5;
  wire j_2_fu_222_p2_carry__0_n_6;
  wire j_2_fu_222_p2_carry__0_n_7;
  wire j_2_fu_222_p2_carry__0_n_8;
  wire j_2_fu_222_p2_carry__1_n_7;
  wire j_2_fu_222_p2_carry__1_n_8;
  wire j_2_fu_222_p2_carry_n_5;
  wire j_2_fu_222_p2_carry_n_6;
  wire j_2_fu_222_p2_carry_n_7;
  wire j_2_fu_222_p2_carry_n_8;
  wire j_fu_100;
  wire \j_fu_100_reg_n_5_[0] ;
  wire \j_fu_100_reg_n_5_[10] ;
  wire \j_fu_100_reg_n_5_[11] ;
  wire \j_fu_100_reg_n_5_[1] ;
  wire \j_fu_100_reg_n_5_[2] ;
  wire \j_fu_100_reg_n_5_[3] ;
  wire \j_fu_100_reg_n_5_[4] ;
  wire \j_fu_100_reg_n_5_[5] ;
  wire \j_fu_100_reg_n_5_[6] ;
  wire \j_fu_100_reg_n_5_[7] ;
  wire \j_fu_100_reg_n_5_[8] ;
  wire \j_fu_100_reg_n_5_[9] ;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire m_axis_video_TREADY_int_regslice;
  wire [35:0]out;
  wire [11:0]pix_444_reg_404;
  wire [35:0]\pix_444_reg_404_reg[11]_0 ;
  wire [11:0]pix_rgb_reg_393;
  wire push;
  wire sof_2_reg_163;
  wire sof_reg_106;
  wire \sof_reg_106_reg[0] ;
  wire stream_csc_empty_n;
  wire [3:0]NLW_axi_last_fu_228_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln664_fu_216_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_j_2_fu_222_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_j_2_fu_222_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(data1[12]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[0]),
        .O(\pix_444_reg_404_reg[11]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(data1[13]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[1]),
        .O(\pix_444_reg_404_reg[11]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(data1[14]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[2]),
        .O(\pix_444_reg_404_reg[11]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(data1[15]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[3]),
        .O(\pix_444_reg_404_reg[11]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(data1[16]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[4]),
        .O(\pix_444_reg_404_reg[11]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(data1[17]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[5]),
        .O(\pix_444_reg_404_reg[11]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(data1[18]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[6]),
        .O(\pix_444_reg_404_reg[11]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(data1[19]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[7]),
        .O(\pix_444_reg_404_reg[11]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(data1[20]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[8]),
        .O(\pix_444_reg_404_reg[11]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(data1[21]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[9]),
        .O(\pix_444_reg_404_reg[11]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(data1[22]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[10]),
        .O(\pix_444_reg_404_reg[11]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(data1[23]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_444_reg_404[11]),
        .O(\pix_444_reg_404_reg[11]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(pix_444_reg_404[0]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[0]),
        .O(\pix_444_reg_404_reg[11]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(pix_444_reg_404[1]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[1]),
        .O(\pix_444_reg_404_reg[11]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(pix_444_reg_404[2]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[2]),
        .O(\pix_444_reg_404_reg[11]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(pix_444_reg_404[3]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[3]),
        .O(\pix_444_reg_404_reg[11]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(pix_444_reg_404[4]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[4]),
        .O(\pix_444_reg_404_reg[11]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(pix_444_reg_404[5]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[5]),
        .O(\pix_444_reg_404_reg[11]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(pix_444_reg_404[6]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[6]),
        .O(\pix_444_reg_404_reg[11]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(pix_444_reg_404[7]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[7]),
        .O(\pix_444_reg_404_reg[11]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(pix_444_reg_404[8]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[8]),
        .O(\pix_444_reg_404_reg[11]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(pix_444_reg_404[9]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[9]),
        .O(\pix_444_reg_404_reg[11]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(pix_444_reg_404[10]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[10]),
        .O(\pix_444_reg_404_reg[11]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[35]_i_2 
       (.I0(pix_444_reg_404[11]),
        .I1(\B_V_data_1_payload_A_reg[35] ),
        .I2(pix_rgb_reg_393[11]),
        .O(\pix_444_reg_404_reg[11]_0 [35]));
  LUT2 #(
    .INIT(4'h9)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_condition_148));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [0]),
        .Q(\pix_444_reg_404_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [10]),
        .Q(\pix_444_reg_404_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [11]),
        .Q(\pix_444_reg_404_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [1]),
        .Q(\pix_444_reg_404_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [2]),
        .Q(\pix_444_reg_404_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [3]),
        .Q(\pix_444_reg_404_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [4]),
        .Q(\pix_444_reg_404_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [5]),
        .Q(\pix_444_reg_404_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [6]),
        .Q(\pix_444_reg_404_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [7]),
        .Q(\pix_444_reg_404_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [8]),
        .Q(\pix_444_reg_404_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_148),
        .D(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0 [9]),
        .Q(\pix_444_reg_404_reg[11]_0 [9]),
        .R(1'b0));
  CARRY4 axi_last_fu_228_p2_carry
       (.CI(1'b0),
        .CO({axi_last_fu_228_p2,axi_last_fu_228_p2_carry_n_6,axi_last_fu_228_p2_carry_n_7,axi_last_fu_228_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_228_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}));
  FDRE \axi_last_reg_388_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_reg_388),
        .Q(axi_last_reg_388_pp0_iter1_reg),
        .R(1'b0));
  FDRE \axi_last_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_fu_228_p2),
        .Q(axi_last_reg_388),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__4
       (.I0(mOutPtr16_out),
        .I1(empty_n_reg_0),
        .I2(mOutPtr0),
        .I3(stream_csc_empty_n),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    empty_n_i_3
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(Q[2]),
        .I2(\icmp_ln664_reg_384_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(stream_csc_empty_n),
        .I5(push),
        .O(mOutPtr0));
  bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_42 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln664_fu_216_p2),
        .D(D),
        .E(j_fu_100),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln664_reg_384_reg[0]_0 ),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(j_2_fu_222_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_reg_388_reg[0] (\axi_last_reg_388_reg[0]_0 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(CO),
        .\icmp_ln664_reg_384_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\icmp_ln664_reg_384_reg[0]_0 (\icmp_ln664_reg_384_reg[0]_1 ),
        .\j_fu_100_reg[0] (ap_sig_allocacmp_j_1),
        .\j_fu_100_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\j_fu_100_reg[11]_0 ({\j_fu_100_reg_n_5_[11] ,\j_fu_100_reg_n_5_[10] ,\j_fu_100_reg_n_5_[9] ,\j_fu_100_reg_n_5_[8] ,\j_fu_100_reg_n_5_[7] ,\j_fu_100_reg_n_5_[6] ,\j_fu_100_reg_n_5_[5] ,\j_fu_100_reg_n_5_[4] ,\j_fu_100_reg_n_5_[3] ,\j_fu_100_reg_n_5_[2] ,\j_fu_100_reg_n_5_[1] ,\j_fu_100_reg_n_5_[0] }),
        .\j_fu_100_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\j_fu_100_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .sof_2_reg_163(sof_2_reg_163),
        .\sof_2_reg_163_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\sof_2_reg_163_reg[0]_0 (\icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0] ),
        .sof_reg_106(sof_reg_106),
        .\sof_reg_106_reg[0] (\sof_reg_106_reg[0] ),
        .stream_csc_empty_n(stream_csc_empty_n),
        .\sub_reg_209_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}));
  CARRY4 icmp_ln664_fu_216_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln664_fu_216_p2,icmp_ln664_fu_216_p2_carry_n_6,icmp_ln664_fu_216_p2_carry_n_7,icmp_ln664_fu_216_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln664_fu_216_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln664_reg_384[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln664_reg_384_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln664_reg_384_reg[0]_0 ),
        .Q(\icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln664_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln664_fu_216_p2),
        .Q(\icmp_ln664_reg_384_reg[0]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_2_fu_222_p2_carry
       (.CI(1'b0),
        .CO({j_2_fu_222_p2_carry_n_5,j_2_fu_222_p2_carry_n_6,j_2_fu_222_p2_carry_n_7,j_2_fu_222_p2_carry_n_8}),
        .CYINIT(ap_sig_allocacmp_j_1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_222_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_2_fu_222_p2_carry__0
       (.CI(j_2_fu_222_p2_carry_n_5),
        .CO({j_2_fu_222_p2_carry__0_n_5,j_2_fu_222_p2_carry__0_n_6,j_2_fu_222_p2_carry__0_n_7,j_2_fu_222_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_222_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_2_fu_222_p2_carry__1
       (.CI(j_2_fu_222_p2_carry__0_n_5),
        .CO({NLW_j_2_fu_222_p2_carry__1_CO_UNCONNECTED[3:2],j_2_fu_222_p2_carry__1_n_7,j_2_fu_222_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_2_fu_222_p2_carry__1_O_UNCONNECTED[3],j_2_fu_222_p2[11:9]}),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[0]),
        .Q(\j_fu_100_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[10]),
        .Q(\j_fu_100_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[11]),
        .Q(\j_fu_100_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[1]),
        .Q(\j_fu_100_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[2]),
        .Q(\j_fu_100_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[3]),
        .Q(\j_fu_100_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[4]),
        .Q(\j_fu_100_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[5]),
        .Q(\j_fu_100_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[6]),
        .Q(\j_fu_100_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[7]),
        .Q(\j_fu_100_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[8]),
        .Q(\j_fu_100_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_222_p2[9]),
        .Q(\j_fu_100_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA6AAAAA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(push),
        .I1(stream_csc_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln664_reg_384_reg[0]_0 ),
        .I4(Q[2]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(E));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_3__0 
       (.I0(push),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .I2(Q[2]),
        .I3(\icmp_ln664_reg_384_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(stream_csc_empty_n),
        .O(mOutPtr16_out));
  FDRE \pix_444_1_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[12]),
        .Q(data1[12]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[22]),
        .Q(data1[22]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[23]),
        .Q(data1[23]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[13]),
        .Q(data1[13]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[14]),
        .Q(data1[14]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[15]),
        .Q(data1[15]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[16]),
        .Q(data1[16]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[17]),
        .Q(data1[17]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[18]),
        .Q(data1[18]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[19]),
        .Q(data1[19]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[20]),
        .Q(data1[20]),
        .R(1'b0));
  FDRE \pix_444_1_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[21]),
        .Q(data1[21]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[24]),
        .Q(pix_444_reg_404[0]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[34]),
        .Q(pix_444_reg_404[10]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[35]),
        .Q(pix_444_reg_404[11]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[25]),
        .Q(pix_444_reg_404[1]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[26]),
        .Q(pix_444_reg_404[2]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[27]),
        .Q(pix_444_reg_404[3]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[28]),
        .Q(pix_444_reg_404[4]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[29]),
        .Q(pix_444_reg_404[5]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[30]),
        .Q(pix_444_reg_404[6]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[31]),
        .Q(pix_444_reg_404[7]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[32]),
        .Q(pix_444_reg_404[8]),
        .R(1'b0));
  FDRE \pix_444_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[33]),
        .Q(pix_444_reg_404[9]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[0]),
        .Q(pix_rgb_reg_393[0]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[10]),
        .Q(pix_rgb_reg_393[10]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[11]),
        .Q(pix_rgb_reg_393[11]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[1]),
        .Q(pix_rgb_reg_393[1]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[2]),
        .Q(pix_rgb_reg_393[2]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[3]),
        .Q(pix_rgb_reg_393[3]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[4]),
        .Q(pix_rgb_reg_393[4]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[5]),
        .Q(pix_rgb_reg_393[5]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[6]),
        .Q(pix_rgb_reg_393[6]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[7]),
        .Q(pix_rgb_reg_393[7]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[8]),
        .Q(pix_rgb_reg_393[8]),
        .R(1'b0));
  FDRE \pix_rgb_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[9]),
        .Q(pix_rgb_reg_393[9]),
        .R(1'b0));
  FDRE \sof_2_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(sof_2_reg_163),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sof_reg_106[0]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(ap_done_reg1));
endmodule

module bd_d92b_csc_0_fifo_w12_d2_S
   (\mOutPtr_reg[2]_0 ,
    E,
    HwReg_height_c13_empty_n,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    height_dout,
    D,
    HwReg_height_c13_full_n,
    HwReg_width_c11_empty_n,
    HwReg_width_c_full_n,
    HwReg_height_c_full_n,
    v_csc_core_U0_ap_start,
    Q,
    \SRL_SIG_reg[0][11] ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output [1:0]\mOutPtr_reg[2]_0 ;
  output [0:0]E;
  output HwReg_height_c13_empty_n;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output [11:0]height_dout;
  output [10:0]D;
  output HwReg_height_c13_full_n;
  input HwReg_width_c11_empty_n;
  input HwReg_width_c_full_n;
  input HwReg_height_c_full_n;
  input v_csc_core_U0_ap_start;
  input [0:0]Q;
  input [0:0]\SRL_SIG_reg[0][11] ;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c13_empty_n;
  wire HwReg_height_c13_full_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c11_empty_n;
  wire HwReg_width_c_full_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__3_n_5;
  wire full_n_i_2__38_n_5;
  wire [11:0]height_dout;
  wire [11:0]if_din;
  wire [1:1]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [1:0]\mOutPtr_reg[2]_0 ;
  wire v_csc_core_U0_ap_start;

  bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_47 U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c11_empty_n(HwReg_width_c11_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][11]_0 (HwReg_height_c13_empty_n),
        .\SRL_SIG_reg[0][11]_1 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][11]_2 (\mOutPtr_reg[2]_0 [0]),
        .\SRL_SIG_reg[0][11]_3 (\mOutPtr_reg[2]_0 [1]),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .height_dout(height_dout),
        .if_din(if_din),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_height_c13_empty_n),
        .I5(\SRL_SIG_reg[0][11] ),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(HwReg_height_c13_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__3
       (.I0(full_n_i_2__38_n_5),
        .I1(\SRL_SIG_reg[0][11] ),
        .I2(HwReg_height_c13_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_height_c13_full_n),
        .O(full_n_i_1__3_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_2__38
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .O(full_n_i_2__38_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(HwReg_height_c13_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_height_c13_empty_n),
        .I2(\SRL_SIG_reg[0][11] ),
        .I3(\mOutPtr_reg[2]_0 [0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(\SRL_SIG_reg[0][11] ),
        .I2(HwReg_height_c13_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(mOutPtr),
        .I2(\SRL_SIG_reg[0][11] ),
        .I3(HwReg_height_c13_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[2]_0 [1]),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg[2]_0 [1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_29
   (\mOutPtr_reg[0]_0 ,
    HwReg_height_c14_channel_empty_n,
    HwReg_height_c14_channel_full_n,
    if_din,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    Q,
    CO,
    AXIvideo2MultiPixStream_U0_ap_ready,
    full_n_reg_0,
    ap_sync_reg_channel_write_HwReg_height_c14_channel,
    mOutPtr0,
    HwReg_InVideoFormat_channel_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_ColStart_channel_empty_n,
    int_ap_idle_i_6,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output HwReg_height_c14_channel_empty_n;
  output HwReg_height_c14_channel_full_n;
  output [11:0]if_din;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]Q;
  input [0:0]CO;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input full_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_height_c14_channel;
  input mOutPtr0;
  input HwReg_InVideoFormat_channel_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_ColStart_channel_empty_n;
  input int_ap_idle_i_6;
  input [11:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [0:0]CO;
  wire [11:0]D;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c14_channel_empty_n;
  wire HwReg_height_c14_channel_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_height_c14_channel;
  wire empty_n_i_1__0_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_5;
  wire full_n_reg_0;
  wire [11:0]if_din;
  wire int_ap_idle_i_6;
  wire [2:1]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;

  bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_46 U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][11]_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr[2]),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__0
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_height_c14_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(HwReg_height_c14_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__0
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_height_c14_channel_full_n),
        .O(full_n_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2__0
       (.I0(full_n_reg_0),
        .I1(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .I2(HwReg_height_c14_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_height_c14_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(HwReg_height_c14_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_15
       (.I0(HwReg_height_c14_channel_empty_n),
        .I1(HwReg_InVideoFormat_channel_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_ColStart_channel_empty_n),
        .I4(int_ap_idle_i_6),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(HwReg_height_c14_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(HwReg_height_c14_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_30
   (HwReg_height_c_full_n,
    HwReg_height_c_empty_n,
    D,
    \mOutPtr_reg[1]_0 ,
    ap_NS_fsm,
    E,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    pop);
  output HwReg_height_c_full_n;
  output HwReg_height_c_empty_n;
  output [11:0]D;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]ap_NS_fsm;
  input [0:0]E;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input pop;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__6_n_5;
  wire full_n_i_1__6_n_5;
  wire [11:0]if_din;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__7_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire pop;

  bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_45 U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(ap_NS_fsm),
        .I4(HwReg_height_c_empty_n),
        .I5(E),
        .O(empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(HwReg_height_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    full_n_i_1__6
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(HwReg_height_c_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(pop),
        .O(full_n_i_1__6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(HwReg_height_c_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(ap_NS_fsm),
        .I1(HwReg_height_c_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(HwReg_height_c_full_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(HwReg_height_c_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(HwReg_height_c_empty_n),
        .I4(ap_NS_fsm),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(E),
        .I3(HwReg_height_c_empty_n),
        .I4(ap_NS_fsm),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__7_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__7_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_31
   (full_n_reg_0,
    HwReg_width_c11_full_n,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_1,
    HwReg_width_c11_empty_n,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    width_dout,
    D,
    HwReg_height_c13_full_n,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c14_channel_empty_n,
    HwReg_width_c12_channel_empty_n,
    Q,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output full_n_reg_0;
  output HwReg_width_c11_full_n;
  output [1:0]\mOutPtr_reg[2]_0 ;
  output [0:0]full_n_reg_1;
  output HwReg_width_c11_empty_n;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output [11:0]width_dout;
  output [10:0]D;
  input HwReg_height_c13_full_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c14_channel_empty_n;
  input HwReg_width_c12_channel_empty_n;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;

  wire [10:0]D;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c13_full_n;
  wire HwReg_height_c14_channel_empty_n;
  wire HwReg_width_c11_empty_n;
  wire HwReg_width_c11_full_n;
  wire HwReg_width_c12_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__2_n_5;
  wire full_n_i_1__2_n_5;
  wire full_n_i_2__37_n_5;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [11:0]if_din;
  wire [1:1]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [1:0]\mOutPtr_reg[2]_0 ;
  wire [11:0]width_dout;

  bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_44 U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(full_n_reg_1),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c13_full_n(HwReg_height_c13_full_n),
        .HwReg_height_c14_channel_empty_n(HwReg_height_c14_channel_empty_n),
        .HwReg_width_c12_channel_empty_n(HwReg_width_c12_channel_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][11]_0 (\mOutPtr_reg[2]_0 [0]),
        .\SRL_SIG_reg[0][11]_1 (\mOutPtr_reg[2]_0 [1]),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (HwReg_width_c11_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .width_dout(width_dout));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(HwReg_width_c11_full_n),
        .I1(HwReg_height_c13_full_n),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_height_c14_channel_empty_n),
        .I4(HwReg_width_c12_channel_empty_n),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_width_c11_empty_n),
        .I5(full_n_reg_1),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(HwReg_width_c11_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__2
       (.I0(full_n_i_2__37_n_5),
        .I1(full_n_reg_1),
        .I2(HwReg_width_c11_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_width_c11_full_n),
        .O(full_n_i_1__2_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_2__37
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .O(full_n_i_2__37_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(HwReg_width_c11_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_width_c11_empty_n),
        .I2(full_n_reg_1),
        .I3(\mOutPtr_reg[2]_0 [0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(full_n_reg_1),
        .I2(HwReg_width_c11_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(mOutPtr),
        .I2(full_n_reg_1),
        .I3(HwReg_width_c11_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[2]_0 [1]),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg[2]_0 [1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_32
   (\mOutPtr_reg[0]_0 ,
    HwReg_width_c12_channel_empty_n,
    HwReg_width_c12_channel_full_n,
    if_din,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    Q,
    CO,
    AXIvideo2MultiPixStream_U0_ap_ready,
    full_n_reg_0,
    full_n_reg_1,
    mOutPtr0,
    HwReg_ClipMax_2_channel_empty_n,
    HwReg_ClampMin_2_channel_empty_n,
    HwReg_BOffset_2_channel_empty_n,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output HwReg_width_c12_channel_empty_n;
  output HwReg_width_c12_channel_full_n;
  output [11:0]if_din;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]Q;
  input [0:0]CO;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input full_n_reg_0;
  input full_n_reg_1;
  input mOutPtr0;
  input HwReg_ClipMax_2_channel_empty_n;
  input HwReg_ClampMin_2_channel_empty_n;
  input HwReg_BOffset_2_channel_empty_n;
  input [11:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [0:0]CO;
  wire [11:0]D;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_width_c12_channel_empty_n;
  wire HwReg_width_c12_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1_n_5;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [11:0]if_din;
  wire [2:1]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;

  bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_43 U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][11]_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr[2]),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_width_c12_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(HwReg_width_c12_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c12_channel_full_n),
        .O(full_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    full_n_i_2
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(HwReg_width_c12_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_width_c12_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(HwReg_width_c12_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_21
       (.I0(HwReg_width_c12_channel_empty_n),
        .I1(HwReg_ClipMax_2_channel_empty_n),
        .I2(HwReg_ClampMin_2_channel_empty_n),
        .I3(HwReg_BOffset_2_channel_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(HwReg_width_c12_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(HwReg_width_c12_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_33
   (pop,
    HwReg_width_c_empty_n,
    HwReg_width_c_full_n,
    D,
    HwReg_height_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    \mOutPtr_reg[1]_0 ,
    ap_NS_fsm,
    E,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output pop;
  output HwReg_width_c_empty_n;
  output HwReg_width_c_full_n;
  output [11:0]D;
  input HwReg_height_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]ap_NS_fsm;
  input [0:0]E;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__5_n_5;
  wire full_n_i_1__5_n_5;
  wire [11:0]if_din;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire pop;

  bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(ap_NS_fsm),
        .I4(HwReg_width_c_empty_n),
        .I5(E),
        .O(empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(HwReg_width_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    full_n_i_1__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(HwReg_width_c_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(pop),
        .O(full_n_i_1__5_n_5));
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_2__39
       (.I0(HwReg_width_c_empty_n),
        .I1(HwReg_height_c_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(Q),
        .O(pop));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(HwReg_width_c_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(ap_NS_fsm),
        .I1(HwReg_width_c_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(HwReg_width_c_full_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(HwReg_width_c_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(HwReg_width_c_empty_n),
        .I4(ap_NS_fsm),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(E),
        .I3(HwReg_width_c_empty_n),
        .I4(ap_NS_fsm),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__6_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
   (D,
    E,
    if_din,
    ap_clk,
    mOutPtr);
  output [11:0]D;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_43
   (if_din,
    \SRL_SIG_reg[0][11]_0 ,
    mOutPtr,
    push,
    D,
    ap_clk);
  output [11:0]if_din;
  input \SRL_SIG_reg[0][11]_0 ;
  input [0:0]mOutPtr;
  input push;
  input [11:0]D;
  input ap_clk;

  wire [11:0]D;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_44
   (E,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    width_dout,
    D,
    \SRL_SIG_reg[1][0]_1 ,
    HwReg_height_c13_full_n,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c14_channel_empty_n,
    HwReg_width_c12_channel_empty_n,
    Q,
    if_din,
    ap_clk,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][11]_1 );
  output [0:0]E;
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [11:0]width_dout;
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_1 ;
  input HwReg_height_c13_full_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c14_channel_empty_n;
  input HwReg_width_c12_channel_empty_n;
  input [0:0]Q;
  input [11:0]if_din;
  input ap_clk;
  input \SRL_SIG_reg[0][11]_0 ;
  input \SRL_SIG_reg[0][11]_1 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c13_full_n;
  wire HwReg_height_c14_channel_empty_n;
  wire HwReg_width_c12_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][11]_1 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [11:0]width_dout;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(width_dout[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_1 ),
        .I1(HwReg_height_c13_full_n),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_height_c14_channel_empty_n),
        .I4(HwReg_width_c12_channel_empty_n),
        .I5(Q),
        .O(E));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(width_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[12]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(width_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[12]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(width_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[4]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(width_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[4]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(width_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[4]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(width_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[4]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(width_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(width_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(width_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[8]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(width_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_616[8]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(width_dout[5]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_45
   (D,
    E,
    if_din,
    ap_clk,
    mOutPtr);
  output [11:0]D;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_46
   (if_din,
    \SRL_SIG_reg[0][11]_0 ,
    mOutPtr,
    push,
    D,
    ap_clk);
  output [11:0]if_din;
  input \SRL_SIG_reg[0][11]_0 ;
  input [0:0]mOutPtr;
  input push;
  input [11:0]D;
  input ap_clk;

  wire [11:0]D;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_47
   (E,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    height_dout,
    D,
    \SRL_SIG_reg[0][11]_0 ,
    HwReg_width_c11_empty_n,
    HwReg_width_c_full_n,
    HwReg_height_c_full_n,
    v_csc_core_U0_ap_start,
    Q,
    \SRL_SIG_reg[0][11]_1 ,
    if_din,
    ap_clk,
    \SRL_SIG_reg[0][11]_2 ,
    \SRL_SIG_reg[0][11]_3 );
  output [0:0]E;
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [11:0]height_dout;
  output [10:0]D;
  input \SRL_SIG_reg[0][11]_0 ;
  input HwReg_width_c11_empty_n;
  input HwReg_width_c_full_n;
  input HwReg_height_c_full_n;
  input v_csc_core_U0_ap_start;
  input [0:0]Q;
  input [0:0]\SRL_SIG_reg[0][11]_1 ;
  input [11:0]if_din;
  input ap_clk;
  input \SRL_SIG_reg[0][11]_2 ;
  input \SRL_SIG_reg[0][11]_3 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c11_empty_n;
  wire HwReg_width_c_full_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire [0:0]\SRL_SIG_reg[0][11]_1 ;
  wire \SRL_SIG_reg[0][11]_2 ;
  wire \SRL_SIG_reg[0][11]_3 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]height_dout;
  wire [11:0]if_din;
  wire v_csc_core_U0_ap_start;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(height_dout[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0][11]_0 ),
        .I1(HwReg_width_c11_empty_n),
        .I2(HwReg_width_c_full_n),
        .I3(HwReg_height_c_full_n),
        .I4(v_csc_core_U0_ap_start),
        .I5(Q),
        .O(E));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][11]_1 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(height_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(height_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(height_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[4]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(height_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[4]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(height_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[4]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(height_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[4]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(height_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(height_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(height_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[8]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(height_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_1_reg_621[8]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .I2(\SRL_SIG_reg[0][11]_3 ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(height_dout[5]));
endmodule

module bd_d92b_csc_0_fifo_w12_d3_S
   (HwReg_ClampMin_2_channel_empty_n,
    HwReg_ClampMin_2_channel_full_n,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_BOffset_channel_empty_n,
    HwReg_BOffset_2_channel_empty_n,
    HwReg_RowStart_channel_empty_n,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_ClampMin_2_channel_empty_n;
  output HwReg_ClampMin_2_channel_full_n;
  output empty_n_reg_0;
  output [11:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_BOffset_channel_empty_n;
  input HwReg_BOffset_2_channel_empty_n;
  input HwReg_RowStart_channel_empty_n;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [11:0]in;

  wire [0:0]CO;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_ClampMin_2_channel_full_n;
  wire HwReg_RowStart_channel_empty_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire empty_n_i_1__38_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__38_n_5;
  wire [11:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [11:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_74 U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][11]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][11]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][11]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__38
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ClampMin_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__38_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__38_n_5),
        .Q(HwReg_ClampMin_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__38
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ClampMin_2_channel_full_n),
        .O(full_n_i_1__38_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__34
       (.I0(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ClampMin_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ClampMin_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__38_n_5),
        .Q(HwReg_ClampMin_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_18
       (.I0(HwReg_ClampMin_2_channel_empty_n),
        .I1(HwReg_BOffset_channel_empty_n),
        .I2(HwReg_BOffset_2_channel_empty_n),
        .I3(HwReg_RowStart_channel_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClampMin_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ClampMin_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ClampMin_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ClampMin_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d3_S" *) 
module bd_d92b_csc_0_fifo_w12_d3_S_1
   (HwReg_ClampMin_channel_empty_n,
    HwReg_ClampMin_channel_full_n,
    D,
    out,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \min_val_reg_1236_reg[11] ,
    or_ln150_2_reg_1128_pp0_iter3_reg,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_ClipMax_2_channel_empty_n,
    HwReg_ClipMax_channel_empty_n,
    HwReg_ColEnd_channel_empty_n,
    \add_ln134_reg_616[12]_i_3 ,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_ClampMin_channel_empty_n;
  output HwReg_ClampMin_channel_full_n;
  output [11:0]D;
  output [5:0]out;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]\min_val_reg_1236_reg[11] ;
  input or_ln150_2_reg_1128_pp0_iter3_reg;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_ClipMax_2_channel_empty_n;
  input HwReg_ClipMax_channel_empty_n;
  input HwReg_ColEnd_channel_empty_n;
  input \add_ln134_reg_616[12]_i_3 ;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [11:0]in;

  wire [0:0]CO;
  wire [11:0]D;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ColEnd_channel_empty_n;
  wire [0:0]Q;
  wire \add_ln134_reg_616[12]_i_3 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire empty_n_i_1__24_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__24_n_5;
  wire [11:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [11:0]\min_val_reg_1236_reg[11] ;
  wire or_ln150_2_reg_1128_pp0_iter3_reg;
  wire [5:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_73 U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[2][11]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][11]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][11]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .\min_val_reg_1236_reg[11] (\min_val_reg_1236_reg[11] ),
        .or_ln150_2_reg_1128_pp0_iter3_reg(or_ln150_2_reg_1128_pp0_iter3_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__24
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ClampMin_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__24_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__24_n_5),
        .Q(HwReg_ClampMin_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__24
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ClampMin_channel_full_n),
        .O(full_n_i_1__24_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__20
       (.I0(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ClampMin_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ClampMin_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_5),
        .Q(HwReg_ClampMin_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_idle_i_9
       (.I0(HwReg_ClampMin_channel_empty_n),
        .I1(HwReg_ClipMax_2_channel_empty_n),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(HwReg_ColEnd_channel_empty_n),
        .I4(\add_ln134_reg_616[12]_i_3 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClampMin_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ClampMin_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ClampMin_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ClampMin_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d3_S" *) 
module bd_d92b_csc_0_fifo_w12_d3_S_2
   (HwReg_ClipMax_2_channel_empty_n,
    HwReg_ClipMax_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_ClipMax_2_channel_empty_n;
  output HwReg_ClipMax_2_channel_full_n;
  output [11:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [11:0]in;

  wire [0:0]CO;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_ClipMax_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  wire empty_n_i_1__39_n_5;
  wire full_n_i_1__39_n_5;
  wire [11:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [11:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_72 U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][11]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][11]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][11]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__39
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ClipMax_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__39_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__39_n_5),
        .Q(HwReg_ClipMax_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__39
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ClipMax_2_channel_full_n),
        .O(full_n_i_1__39_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__35
       (.I0(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ClipMax_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ClipMax_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__39_n_5),
        .Q(HwReg_ClipMax_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClipMax_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ClipMax_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ClipMax_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ClipMax_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d3_S" *) 
module bd_d92b_csc_0_fifo_w12_d3_S_3
   (HwReg_ClipMax_channel_empty_n,
    HwReg_ClipMax_channel_full_n,
    D,
    out,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \max_val_reg_1229_reg[11] ,
    or_ln150_2_reg_1128_pp0_iter3_reg,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_K23_2_channel_empty_n,
    HwReg_K31_2_channel_empty_n,
    HwReg_K21_2_channel_empty_n,
    HwReg_K22_2_channel_empty_n,
    int_ap_idle_reg,
    HwReg_K11_2_channel_empty_n,
    HwReg_K12_2_channel_empty_n,
    HwReg_K13_2_channel_empty_n,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_ClipMax_channel_empty_n;
  output HwReg_ClipMax_channel_full_n;
  output [11:0]D;
  output [5:0]out;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]\max_val_reg_1229_reg[11] ;
  input or_ln150_2_reg_1128_pp0_iter3_reg;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_K23_2_channel_empty_n;
  input HwReg_K31_2_channel_empty_n;
  input HwReg_K21_2_channel_empty_n;
  input HwReg_K22_2_channel_empty_n;
  input int_ap_idle_reg;
  input HwReg_K11_2_channel_empty_n;
  input HwReg_K12_2_channel_empty_n;
  input HwReg_K13_2_channel_empty_n;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [11:0]in;

  wire [0:0]CO;
  wire [11:0]D;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K31_2_channel_empty_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire empty_n_i_1__25_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__25_n_5;
  wire [11:0]in;
  wire int_ap_idle_i_12_n_5;
  wire int_ap_idle_reg;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [11:0]\max_val_reg_1229_reg[11] ;
  wire or_ln150_2_reg_1128_pp0_iter3_reg;
  wire [5:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[2][11]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][11]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][11]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .\max_val_reg_1229_reg[11] (\max_val_reg_1229_reg[11] ),
        .or_ln150_2_reg_1128_pp0_iter3_reg(or_ln150_2_reg_1128_pp0_iter3_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__25
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ClipMax_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__25_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__25_n_5),
        .Q(HwReg_ClipMax_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__25
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ClipMax_channel_full_n),
        .O(full_n_i_1__25_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__21
       (.I0(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ClipMax_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ClipMax_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_5),
        .Q(HwReg_ClipMax_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_12
       (.I0(HwReg_ClipMax_channel_empty_n),
        .I1(HwReg_K11_2_channel_empty_n),
        .I2(HwReg_K12_2_channel_empty_n),
        .I3(HwReg_K13_2_channel_empty_n),
        .O(int_ap_idle_i_12_n_5));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_ap_idle_i_5
       (.I0(int_ap_idle_i_12_n_5),
        .I1(HwReg_K23_2_channel_empty_n),
        .I2(HwReg_K31_2_channel_empty_n),
        .I3(HwReg_K21_2_channel_empty_n),
        .I4(HwReg_K22_2_channel_empty_n),
        .I5(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ClipMax_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ClipMax_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ClipMax_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

module bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg
   (D,
    out,
    \max_val_reg_1229_reg[11] ,
    or_ln150_2_reg_1128_pp0_iter3_reg,
    \SRL_SIG_reg[2][11]_srl3_0 ,
    \SRL_SIG_reg[2][11]_srl3_1 ,
    \SRL_SIG_reg[2][11]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [11:0]D;
  output [5:0]out;
  input [11:0]\max_val_reg_1229_reg[11] ;
  input or_ln150_2_reg_1128_pp0_iter3_reg;
  input \SRL_SIG_reg[2][11]_srl3_0 ;
  input \SRL_SIG_reg[2][11]_srl3_1 ;
  input \SRL_SIG_reg[2][11]_srl3_2 ;
  input push;
  input [11:0]in;
  input ap_clk;

  wire [11:0]D;
  wire [11:1]HwReg_ClipMax_channel_dout;
  wire \SRL_SIG_reg[2][11]_srl3_0 ;
  wire \SRL_SIG_reg[2][11]_srl3_1 ;
  wire \SRL_SIG_reg[2][11]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]in;
  wire [11:0]\max_val_reg_1229_reg[11] ;
  wire or_ln150_2_reg_1128_pp0_iter3_reg;
  wire [5:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__16 
       (.I0(\SRL_SIG_reg[2][11]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__16 
       (.I0(\SRL_SIG_reg[2][11]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_ClipMax_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ClipMax_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ClipMax_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ClipMax_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ClipMax_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_ClipMax_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[0]_i_1 
       (.I0(out[0]),
        .I1(\max_val_reg_1229_reg[11] [0]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[10]_i_1 
       (.I0(out[5]),
        .I1(\max_val_reg_1229_reg[11] [10]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[11]_i_1 
       (.I0(HwReg_ClipMax_channel_dout[11]),
        .I1(\max_val_reg_1229_reg[11] [11]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[1]_i_1 
       (.I0(HwReg_ClipMax_channel_dout[1]),
        .I1(\max_val_reg_1229_reg[11] [1]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[2]_i_1 
       (.I0(out[1]),
        .I1(\max_val_reg_1229_reg[11] [2]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[3]_i_1 
       (.I0(HwReg_ClipMax_channel_dout[3]),
        .I1(\max_val_reg_1229_reg[11] [3]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[4]_i_1 
       (.I0(out[2]),
        .I1(\max_val_reg_1229_reg[11] [4]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[5]_i_1 
       (.I0(HwReg_ClipMax_channel_dout[5]),
        .I1(\max_val_reg_1229_reg[11] [5]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[6]_i_1 
       (.I0(out[3]),
        .I1(\max_val_reg_1229_reg[11] [6]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[7]_i_1 
       (.I0(HwReg_ClipMax_channel_dout[7]),
        .I1(\max_val_reg_1229_reg[11] [7]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[8]_i_1 
       (.I0(out[4]),
        .I1(\max_val_reg_1229_reg[11] [8]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_1229[9]_i_1 
       (.I0(HwReg_ClipMax_channel_dout[9]),
        .I1(\max_val_reg_1229_reg[11] [9]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_72
   (out,
    \SRL_SIG_reg[2][11]_srl3_0 ,
    \SRL_SIG_reg[2][11]_srl3_1 ,
    \SRL_SIG_reg[2][11]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [11:0]out;
  input \SRL_SIG_reg[2][11]_srl3_0 ;
  input \SRL_SIG_reg[2][11]_srl3_1 ;
  input \SRL_SIG_reg[2][11]_srl3_2 ;
  input push;
  input [11:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][11]_srl3_0 ;
  wire \SRL_SIG_reg[2][11]_srl3_1 ;
  wire \SRL_SIG_reg[2][11]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]in;
  wire [11:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__30 
       (.I0(\SRL_SIG_reg[2][11]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__30 
       (.I0(\SRL_SIG_reg[2][11]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_73
   (D,
    out,
    \min_val_reg_1236_reg[11] ,
    or_ln150_2_reg_1128_pp0_iter3_reg,
    \SRL_SIG_reg[2][11]_srl3_0 ,
    \SRL_SIG_reg[2][11]_srl3_1 ,
    \SRL_SIG_reg[2][11]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [11:0]D;
  output [5:0]out;
  input [11:0]\min_val_reg_1236_reg[11] ;
  input or_ln150_2_reg_1128_pp0_iter3_reg;
  input \SRL_SIG_reg[2][11]_srl3_0 ;
  input \SRL_SIG_reg[2][11]_srl3_1 ;
  input \SRL_SIG_reg[2][11]_srl3_2 ;
  input push;
  input [11:0]in;
  input ap_clk;

  wire [11:0]D;
  wire [11:1]HwReg_ClampMin_channel_dout;
  wire \SRL_SIG_reg[2][11]_srl3_0 ;
  wire \SRL_SIG_reg[2][11]_srl3_1 ;
  wire \SRL_SIG_reg[2][11]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]in;
  wire [11:0]\min_val_reg_1236_reg[11] ;
  wire or_ln150_2_reg_1128_pp0_iter3_reg;
  wire [5:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__15 
       (.I0(\SRL_SIG_reg[2][11]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__15 
       (.I0(\SRL_SIG_reg[2][11]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_ClampMin_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ClampMin_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ClampMin_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ClampMin_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ClampMin_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_ClampMin_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[0]_i_1 
       (.I0(out[0]),
        .I1(\min_val_reg_1236_reg[11] [0]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[10]_i_1 
       (.I0(out[5]),
        .I1(\min_val_reg_1236_reg[11] [10]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[11]_i_1 
       (.I0(HwReg_ClampMin_channel_dout[11]),
        .I1(\min_val_reg_1236_reg[11] [11]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[1]_i_1 
       (.I0(HwReg_ClampMin_channel_dout[1]),
        .I1(\min_val_reg_1236_reg[11] [1]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[2]_i_1 
       (.I0(out[1]),
        .I1(\min_val_reg_1236_reg[11] [2]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[3]_i_1 
       (.I0(HwReg_ClampMin_channel_dout[3]),
        .I1(\min_val_reg_1236_reg[11] [3]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[4]_i_1 
       (.I0(out[2]),
        .I1(\min_val_reg_1236_reg[11] [4]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[5]_i_1 
       (.I0(HwReg_ClampMin_channel_dout[5]),
        .I1(\min_val_reg_1236_reg[11] [5]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[6]_i_1 
       (.I0(out[3]),
        .I1(\min_val_reg_1236_reg[11] [6]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[7]_i_1 
       (.I0(HwReg_ClampMin_channel_dout[7]),
        .I1(\min_val_reg_1236_reg[11] [7]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[8]_i_1 
       (.I0(out[4]),
        .I1(\min_val_reg_1236_reg[11] [8]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_1236[9]_i_1 
       (.I0(HwReg_ClampMin_channel_dout[9]),
        .I1(\min_val_reg_1236_reg[11] [9]),
        .I2(or_ln150_2_reg_1128_pp0_iter3_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_74
   (out,
    \SRL_SIG_reg[2][11]_srl3_0 ,
    \SRL_SIG_reg[2][11]_srl3_1 ,
    \SRL_SIG_reg[2][11]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [11:0]out;
  input \SRL_SIG_reg[2][11]_srl3_0 ;
  input \SRL_SIG_reg[2][11]_srl3_1 ;
  input \SRL_SIG_reg[2][11]_srl3_2 ;
  input push;
  input [11:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][11]_srl3_0 ;
  wire \SRL_SIG_reg[2][11]_srl3_1 ;
  wire \SRL_SIG_reg[2][11]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]in;
  wire [11:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__29 
       (.I0(\SRL_SIG_reg[2][11]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__29 
       (.I0(\SRL_SIG_reg[2][11]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][11]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_d92b_csc_0_fifo_w14_d3_S
   (HwReg_BOffset_2_channel_empty_n,
    HwReg_BOffset_2_channel_full_n,
    out,
    SS,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_BOffset_2_channel_empty_n;
  output HwReg_BOffset_2_channel_full_n;
  output [13:0]out;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [13:0]in;

  wire [0:0]CO;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_BOffset_2_channel_full_n;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  wire empty_n_i_1__37_n_5;
  wire full_n_i_1__37_n_5;
  wire [13:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [13:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_76 U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][13]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][13]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][13]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__37
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_BOffset_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__37_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__37_n_5),
        .Q(HwReg_BOffset_2_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__37
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_BOffset_2_channel_full_n),
        .O(full_n_i_1__37_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__33
       (.I0(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_BOffset_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_BOffset_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__37_n_5),
        .Q(HwReg_BOffset_2_channel_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_BOffset_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_BOffset_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_BOffset_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_BOffset_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_0
   (HwReg_BOffset_channel_empty_n,
    HwReg_BOffset_channel_full_n,
    C,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    out);
  output HwReg_BOffset_channel_empty_n;
  output HwReg_BOffset_channel_full_n;
  output [13:0]C;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [13:0]in;
  input or_ln150_2_reg_1128_pp0_iter2_reg;
  input [13:0]out;

  wire [13:0]C;
  wire [0:0]CO;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire empty_n_i_1__23_n_5;
  wire full_n_i_1__23_n_5;
  wire [13:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [13:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_75 U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
       (.C(C),
        .\SRL_SIG_reg[2][13]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][13]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][13]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_BOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__23_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__23_n_5),
        .Q(HwReg_BOffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__23
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_BOffset_channel_full_n),
        .O(full_n_i_1__23_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__19
       (.I0(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_BOffset_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_BOffset_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_5),
        .Q(HwReg_BOffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_BOffset_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_BOffset_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_BOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_25
   (HwReg_ROffset_2_channel_empty_n,
    HwReg_ROffset_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_ROffset_2_channel_empty_n;
  output HwReg_ROffset_2_channel_full_n;
  output [13:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [13:0]in;

  wire [0:0]CO;
  wire HwReg_ROffset_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire empty_n_i_1__35_n_5;
  wire full_n_i_1__35_n_5;
  wire [13:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [13:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_49 U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][13]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][13]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][13]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__35
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ROffset_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__35_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__35_n_5),
        .Q(HwReg_ROffset_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__35
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ROffset_2_channel_full_n),
        .O(full_n_i_1__35_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__31
       (.I0(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ROffset_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ROffset_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__35_n_5),
        .Q(HwReg_ROffset_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ROffset_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ROffset_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ROffset_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ROffset_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_26
   (HwReg_ROffset_channel_empty_n,
    HwReg_ROffset_channel_full_n,
    empty_n_reg_0,
    empty_n_reg_1,
    C,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_GOffset_channel_empty_n,
    HwReg_BOffset_channel_empty_n,
    HwReg_ClampMin_channel_empty_n,
    HwReg_K21_2_channel_empty_n,
    HwReg_K22_2_channel_empty_n,
    HwReg_K23_2_channel_empty_n,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    out);
  output HwReg_ROffset_channel_empty_n;
  output HwReg_ROffset_channel_full_n;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [13:0]C;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_GOffset_channel_empty_n;
  input HwReg_BOffset_channel_empty_n;
  input HwReg_ClampMin_channel_empty_n;
  input HwReg_K21_2_channel_empty_n;
  input HwReg_K22_2_channel_empty_n;
  input HwReg_K23_2_channel_empty_n;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [13:0]in;
  input or_ln150_2_reg_1128_pp0_iter2_reg;
  input [13:0]out;

  wire [13:0]C;
  wire [0:0]CO;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire empty_n_i_1__21_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__21_n_5;
  wire [13:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [13:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
       (.C(C),
        .\SRL_SIG_reg[2][13]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][13]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][13]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ROffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__21_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_5),
        .Q(HwReg_ROffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__21
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ROffset_channel_full_n),
        .O(full_n_i_1__21_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__17
       (.I0(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ROffset_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ROffset_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_5),
        .Q(HwReg_ROffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    int_ap_idle_i_17
       (.I0(HwReg_ROffset_channel_empty_n),
        .I1(HwReg_K21_2_channel_empty_n),
        .I2(HwReg_K22_2_channel_empty_n),
        .I3(HwReg_K23_2_channel_empty_n),
        .O(empty_n_reg_1));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_20
       (.I0(HwReg_ROffset_channel_empty_n),
        .I1(HwReg_GOffset_channel_empty_n),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(HwReg_ClampMin_channel_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ROffset_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ROffset_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ROffset_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ROffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_5
   (HwReg_GOffset_2_channel_empty_n,
    HwReg_GOffset_2_channel_full_n,
    ap_idle,
    out,
    ap_rst_n_inv,
    ap_clk,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_ROffset_2_channel_empty_n,
    HwReg_K33_2_channel_empty_n,
    HwReg_K32_2_channel_empty_n,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_GOffset_2_channel_empty_n;
  output HwReg_GOffset_2_channel_full_n;
  output ap_idle;
  output [13:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_ROffset_2_channel_empty_n;
  input HwReg_K33_2_channel_empty_n;
  input HwReg_K32_2_channel_empty_n;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [13:0]in;

  wire [0:0]CO;
  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_GOffset_2_channel_full_n;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_empty_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire empty_n_i_1__36_n_5;
  wire full_n_i_1__36_n_5;
  wire [13:0]in;
  wire int_ap_idle_i_2_n_5;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [13:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_69 U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][13]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][13]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][13]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__36
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_GOffset_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__36_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__36_n_5),
        .Q(HwReg_GOffset_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__36
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_GOffset_2_channel_full_n),
        .O(full_n_i_1__36_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__32
       (.I0(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_GOffset_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_GOffset_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__36_n_5),
        .Q(HwReg_GOffset_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000100)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(int_ap_idle_reg_2),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_2
       (.I0(HwReg_GOffset_2_channel_empty_n),
        .I1(HwReg_ROffset_2_channel_empty_n),
        .I2(HwReg_K33_2_channel_empty_n),
        .I3(HwReg_K32_2_channel_empty_n),
        .O(int_ap_idle_i_2_n_5));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_GOffset_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_GOffset_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_GOffset_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_GOffset_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_6
   (HwReg_GOffset_channel_empty_n,
    HwReg_GOffset_channel_full_n,
    C,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    out);
  output HwReg_GOffset_channel_empty_n;
  output HwReg_GOffset_channel_full_n;
  output [13:0]C;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [13:0]in;
  input or_ln150_2_reg_1128_pp0_iter2_reg;
  input [13:0]out;

  wire [13:0]C;
  wire [0:0]CO;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire empty_n_i_1__22_n_5;
  wire full_n_i_1__22_n_5;
  wire [13:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [13:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_68 U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
       (.C(C),
        .\SRL_SIG_reg[2][13]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][13]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][13]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__22
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_GOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__22_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_5),
        .Q(HwReg_GOffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__22
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_GOffset_channel_full_n),
        .O(full_n_i_1__22_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__18
       (.I0(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_GOffset_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_GOffset_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_5),
        .Q(HwReg_GOffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_GOffset_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_GOffset_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_GOffset_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_GOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

module bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
   (C,
    \SRL_SIG_reg[2][13]_srl3_0 ,
    \SRL_SIG_reg[2][13]_srl3_1 ,
    \SRL_SIG_reg[2][13]_srl3_2 ,
    push,
    in,
    ap_clk,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    out);
  output [13:0]C;
  input \SRL_SIG_reg[2][13]_srl3_0 ;
  input \SRL_SIG_reg[2][13]_srl3_1 ;
  input \SRL_SIG_reg[2][13]_srl3_2 ;
  input push;
  input [13:0]in;
  input ap_clk;
  input or_ln150_2_reg_1128_pp0_iter2_reg;
  input [13:0]out;

  wire [13:0]C;
  wire [13:0]HwReg_ROffset_channel_dout;
  wire \SRL_SIG_reg[2][13]_srl3_0 ;
  wire \SRL_SIG_reg[2][13]_srl3_1 ;
  wire \SRL_SIG_reg[2][13]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [13:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [13:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_ROffset_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__12 
       (.I0(\SRL_SIG_reg[2][13]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__12 
       (.I0(\SRL_SIG_reg[2][13]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_ROffset_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_ROffset_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_ROffset_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_ROffset_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ROffset_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_ROffset_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ROffset_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_ROffset_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ROffset_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_ROffset_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ROffset_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_ROffset_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_ROffset_channel_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(HwReg_ROffset_channel_dout[13]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[13]),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18
       (.I0(HwReg_ROffset_channel_dout[12]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[12]),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19
       (.I0(HwReg_ROffset_channel_dout[11]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[11]),
        .O(C[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20
       (.I0(HwReg_ROffset_channel_dout[10]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[10]),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21
       (.I0(HwReg_ROffset_channel_dout[9]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[9]),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22
       (.I0(HwReg_ROffset_channel_dout[8]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[8]),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23
       (.I0(HwReg_ROffset_channel_dout[7]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24
       (.I0(HwReg_ROffset_channel_dout[6]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[6]),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25
       (.I0(HwReg_ROffset_channel_dout[5]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[5]),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26
       (.I0(HwReg_ROffset_channel_dout[4]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[4]),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27
       (.I0(HwReg_ROffset_channel_dout[3]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[3]),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28
       (.I0(HwReg_ROffset_channel_dout[2]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29
       (.I0(HwReg_ROffset_channel_dout[1]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[1]),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30
       (.I0(HwReg_ROffset_channel_dout[0]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_49
   (out,
    \SRL_SIG_reg[2][13]_srl3_0 ,
    \SRL_SIG_reg[2][13]_srl3_1 ,
    \SRL_SIG_reg[2][13]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [13:0]out;
  input \SRL_SIG_reg[2][13]_srl3_0 ;
  input \SRL_SIG_reg[2][13]_srl3_1 ;
  input \SRL_SIG_reg[2][13]_srl3_2 ;
  input push;
  input [13:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][13]_srl3_0 ;
  wire \SRL_SIG_reg[2][13]_srl3_1 ;
  wire \SRL_SIG_reg[2][13]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [13:0]in;
  wire [13:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__26 
       (.I0(\SRL_SIG_reg[2][13]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__26 
       (.I0(\SRL_SIG_reg[2][13]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_68
   (C,
    \SRL_SIG_reg[2][13]_srl3_0 ,
    \SRL_SIG_reg[2][13]_srl3_1 ,
    \SRL_SIG_reg[2][13]_srl3_2 ,
    push,
    in,
    ap_clk,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    out);
  output [13:0]C;
  input \SRL_SIG_reg[2][13]_srl3_0 ;
  input \SRL_SIG_reg[2][13]_srl3_1 ;
  input \SRL_SIG_reg[2][13]_srl3_2 ;
  input push;
  input [13:0]in;
  input ap_clk;
  input or_ln150_2_reg_1128_pp0_iter2_reg;
  input [13:0]out;

  wire [13:0]C;
  wire [13:0]HwReg_GOffset_channel_dout;
  wire \SRL_SIG_reg[2][13]_srl3_0 ;
  wire \SRL_SIG_reg[2][13]_srl3_1 ;
  wire \SRL_SIG_reg[2][13]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [13:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [13:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_GOffset_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__13 
       (.I0(\SRL_SIG_reg[2][13]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__13 
       (.I0(\SRL_SIG_reg[2][13]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_GOffset_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_GOffset_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_GOffset_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_GOffset_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_GOffset_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_GOffset_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_GOffset_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_GOffset_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_GOffset_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_GOffset_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_GOffset_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_GOffset_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_GOffset_channel_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__0
       (.I0(HwReg_GOffset_channel_dout[13]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[13]),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__0
       (.I0(HwReg_GOffset_channel_dout[12]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[12]),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__0
       (.I0(HwReg_GOffset_channel_dout[11]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[11]),
        .O(C[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__0
       (.I0(HwReg_GOffset_channel_dout[10]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[10]),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__0
       (.I0(HwReg_GOffset_channel_dout[9]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[9]),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__0
       (.I0(HwReg_GOffset_channel_dout[8]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[8]),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__0
       (.I0(HwReg_GOffset_channel_dout[7]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__0
       (.I0(HwReg_GOffset_channel_dout[6]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[6]),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__0
       (.I0(HwReg_GOffset_channel_dout[5]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[5]),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__0
       (.I0(HwReg_GOffset_channel_dout[4]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[4]),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27__0
       (.I0(HwReg_GOffset_channel_dout[3]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[3]),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28__0
       (.I0(HwReg_GOffset_channel_dout[2]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29__0
       (.I0(HwReg_GOffset_channel_dout[1]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[1]),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30__0
       (.I0(HwReg_GOffset_channel_dout[0]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_69
   (out,
    \SRL_SIG_reg[2][13]_srl3_0 ,
    \SRL_SIG_reg[2][13]_srl3_1 ,
    \SRL_SIG_reg[2][13]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [13:0]out;
  input \SRL_SIG_reg[2][13]_srl3_0 ;
  input \SRL_SIG_reg[2][13]_srl3_1 ;
  input \SRL_SIG_reg[2][13]_srl3_2 ;
  input push;
  input [13:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][13]_srl3_0 ;
  wire \SRL_SIG_reg[2][13]_srl3_1 ;
  wire \SRL_SIG_reg[2][13]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [13:0]in;
  wire [13:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__27 
       (.I0(\SRL_SIG_reg[2][13]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__27 
       (.I0(\SRL_SIG_reg[2][13]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_75
   (C,
    \SRL_SIG_reg[2][13]_srl3_0 ,
    \SRL_SIG_reg[2][13]_srl3_1 ,
    \SRL_SIG_reg[2][13]_srl3_2 ,
    push,
    in,
    ap_clk,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    out);
  output [13:0]C;
  input \SRL_SIG_reg[2][13]_srl3_0 ;
  input \SRL_SIG_reg[2][13]_srl3_1 ;
  input \SRL_SIG_reg[2][13]_srl3_2 ;
  input push;
  input [13:0]in;
  input ap_clk;
  input or_ln150_2_reg_1128_pp0_iter2_reg;
  input [13:0]out;

  wire [13:0]C;
  wire [13:0]HwReg_BOffset_channel_dout;
  wire \SRL_SIG_reg[2][13]_srl3_0 ;
  wire \SRL_SIG_reg[2][13]_srl3_1 ;
  wire \SRL_SIG_reg[2][13]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [13:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [13:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_BOffset_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__14 
       (.I0(\SRL_SIG_reg[2][13]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__14 
       (.I0(\SRL_SIG_reg[2][13]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_BOffset_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_BOffset_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_BOffset_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_BOffset_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_BOffset_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_BOffset_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_BOffset_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_BOffset_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_BOffset_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_BOffset_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_BOffset_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_BOffset_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_BOffset_channel_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__1
       (.I0(HwReg_BOffset_channel_dout[13]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[13]),
        .O(C[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__1
       (.I0(HwReg_BOffset_channel_dout[12]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[12]),
        .O(C[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__1
       (.I0(HwReg_BOffset_channel_dout[11]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[11]),
        .O(C[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__1
       (.I0(HwReg_BOffset_channel_dout[10]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[10]),
        .O(C[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__1
       (.I0(HwReg_BOffset_channel_dout[9]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[9]),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__1
       (.I0(HwReg_BOffset_channel_dout[8]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[8]),
        .O(C[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__1
       (.I0(HwReg_BOffset_channel_dout[7]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[7]),
        .O(C[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__1
       (.I0(HwReg_BOffset_channel_dout[6]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[6]),
        .O(C[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__1
       (.I0(HwReg_BOffset_channel_dout[5]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[5]),
        .O(C[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__1
       (.I0(HwReg_BOffset_channel_dout[4]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[4]),
        .O(C[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27__1
       (.I0(HwReg_BOffset_channel_dout[3]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[3]),
        .O(C[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28__1
       (.I0(HwReg_BOffset_channel_dout[2]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[2]),
        .O(C[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29__1
       (.I0(HwReg_BOffset_channel_dout[1]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[1]),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30__1
       (.I0(HwReg_BOffset_channel_dout[0]),
        .I1(or_ln150_2_reg_1128_pp0_iter2_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_76
   (out,
    \SRL_SIG_reg[2][13]_srl3_0 ,
    \SRL_SIG_reg[2][13]_srl3_1 ,
    \SRL_SIG_reg[2][13]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [13:0]out;
  input \SRL_SIG_reg[2][13]_srl3_0 ;
  input \SRL_SIG_reg[2][13]_srl3_1 ;
  input \SRL_SIG_reg[2][13]_srl3_2 ;
  input push;
  input [13:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][13]_srl3_0 ;
  wire \SRL_SIG_reg[2][13]_srl3_1 ;
  wire \SRL_SIG_reg[2][13]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [13:0]in;
  wire [13:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__28 
       (.I0(\SRL_SIG_reg[2][13]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__28 
       (.I0(\SRL_SIG_reg[2][13]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][13]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_d92b_csc_0_fifo_w16_d3_S
   (HwReg_ColEnd_channel_empty_n,
    HwReg_ColEnd_channel_full_n,
    S,
    out,
    DI,
    ap_clk_0,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_ColEnd_channel_empty_n;
  output HwReg_ColEnd_channel_full_n;
  output [0:0]S;
  output [14:0]out;
  output [0:0]DI;
  output [0:0]ap_clk_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire [0:0]DI;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_ColEnd_channel_full_n;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire empty_n_i_1__9_n_5;
  wire full_n_i_1__9_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [14:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_71 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.DI(DI),
        .S(S),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ColEnd_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(HwReg_ColEnd_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__9
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ColEnd_channel_full_n),
        .O(full_n_i_1__9_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__5
       (.I0(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ColEnd_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ColEnd_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(HwReg_ColEnd_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ColEnd_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ColEnd_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ColEnd_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ColEnd_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_10
   (HwReg_K12_channel_empty_n,
    HwReg_K12_channel_full_n,
    A,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output HwReg_K12_channel_empty_n;
  output HwReg_K12_channel_full_n;
  output [15:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [0:0]CO;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire empty_n_i_1__13_n_5;
  wire full_n_i_1__13_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_64 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.A(A),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K12_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__13_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_5),
        .Q(HwReg_K12_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__13
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K12_channel_full_n),
        .O(full_n_i_1__13_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__9
       (.I0(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K12_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K12_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_5),
        .Q(HwReg_K12_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K12_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K12_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K12_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K12_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_11
   (HwReg_K13_2_channel_empty_n,
    HwReg_K13_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K13_2_channel_empty_n;
  output HwReg_K13_2_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire empty_n_i_1__28_n_5;
  wire full_n_i_1__28_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_63 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__28
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K13_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__28_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__28_n_5),
        .Q(HwReg_K13_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__28
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K13_2_channel_full_n),
        .O(full_n_i_1__28_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__24
       (.I0(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K13_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K13_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_5),
        .Q(HwReg_K13_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K13_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K13_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K13_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K13_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_12
   (HwReg_K13_channel_empty_n,
    HwReg_K13_channel_full_n,
    B,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128);
  output HwReg_K13_channel_empty_n;
  output HwReg_K13_channel_full_n;
  output [15:0]B;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128;

  wire [15:0]B;
  wire [0:0]CO;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire empty_n_i_1__14_n_5;
  wire full_n_i_1__14_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_62 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.B(B),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K13_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__14_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_5),
        .Q(HwReg_K13_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__14
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K13_channel_full_n),
        .O(full_n_i_1__14_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__10
       (.I0(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K13_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K13_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_5),
        .Q(HwReg_K13_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K13_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K13_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K13_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K13_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_13
   (HwReg_K21_2_channel_empty_n,
    HwReg_K21_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K21_2_channel_empty_n;
  output HwReg_K21_2_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire empty_n_i_1__29_n_5;
  wire full_n_i_1__29_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_61 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__29
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K21_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__29_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__29_n_5),
        .Q(HwReg_K21_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__29
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K21_2_channel_full_n),
        .O(full_n_i_1__29_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__25
       (.I0(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K21_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K21_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__29_n_5),
        .Q(HwReg_K21_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K21_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K21_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K21_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K21_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_14
   (HwReg_K21_channel_empty_n,
    HwReg_K21_channel_full_n,
    A,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output HwReg_K21_channel_empty_n;
  output HwReg_K21_channel_full_n;
  output [15:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [0:0]CO;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire empty_n_i_1__15_n_5;
  wire full_n_i_1__15_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_60 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.A(A),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K21_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__15_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_5),
        .Q(HwReg_K21_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__15
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K21_channel_full_n),
        .O(full_n_i_1__15_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__11
       (.I0(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K21_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K21_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_5),
        .Q(HwReg_K21_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K21_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K21_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K21_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K21_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_15
   (HwReg_K22_2_channel_empty_n,
    HwReg_K22_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K22_2_channel_empty_n;
  output HwReg_K22_2_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire empty_n_i_1__30_n_5;
  wire full_n_i_1__30_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_59 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__30
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K22_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__30_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__30_n_5),
        .Q(HwReg_K22_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__30
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K22_2_channel_full_n),
        .O(full_n_i_1__30_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__26
       (.I0(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K22_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K22_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__30_n_5),
        .Q(HwReg_K22_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K22_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K22_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K22_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K22_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_16
   (HwReg_K22_channel_empty_n,
    HwReg_K22_channel_full_n,
    \ap_CS_fsm_reg[0] ,
    v_csc_core_U0_ap_start,
    A,
    ap_rst_n_inv,
    ap_clk,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    Q,
    AXIvideo2MultiPixStream_U0_ap_idle,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    HwReg_K21_channel_empty_n,
    HwReg_K13_channel_empty_n,
    HwReg_RowEnd_channel_empty_n,
    int_ap_idle_i_3_0,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output HwReg_K22_channel_empty_n;
  output HwReg_K22_channel_full_n;
  output \ap_CS_fsm_reg[0] ;
  output v_csc_core_U0_ap_start;
  output [15:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input [1:0]Q;
  input AXIvideo2MultiPixStream_U0_ap_idle;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input HwReg_K21_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input HwReg_RowEnd_channel_empty_n;
  input int_ap_idle_i_3_0;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire AXIvideo2MultiPixStream_U0_ap_idle;
  wire [0:0]CO;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_RowEnd_channel_empty_n;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire empty_n_i_1__16_n_5;
  wire full_n_i_1__16_n_5;
  wire [15:0]in;
  wire int_ap_idle_i_3_0;
  wire int_ap_idle_i_7_n_5;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_58 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.A(A),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'h0008)) 
    \add_ln134_reg_616[12]_i_3 
       (.I0(int_ap_idle_i_7_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .O(v_csc_core_U0_ap_start));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K22_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__16_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_5),
        .Q(HwReg_K22_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__16
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K22_channel_full_n),
        .O(full_n_i_1__16_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__12
       (.I0(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K22_channel_full_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(HwReg_K22_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_5),
        .Q(HwReg_K22_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0008FFFFFFFFFFFF)) 
    int_ap_idle_i_3
       (.I0(int_ap_idle_i_7_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(Q[0]),
        .I5(AXIvideo2MultiPixStream_U0_ap_idle),
        .O(\ap_CS_fsm_reg[0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    int_ap_idle_i_7
       (.I0(HwReg_K22_channel_empty_n),
        .I1(HwReg_K21_channel_empty_n),
        .I2(HwReg_K13_channel_empty_n),
        .I3(HwReg_RowEnd_channel_empty_n),
        .I4(int_ap_idle_i_3_0),
        .O(int_ap_idle_i_7_n_5));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K22_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K22_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K22_channel_empty_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K22_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_17
   (HwReg_K23_2_channel_empty_n,
    HwReg_K23_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K23_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K23_2_channel_empty_n;
  output HwReg_K23_2_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K23_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire empty_n_i_1__31_n_5;
  wire full_n_i_1__31_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_57 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__31
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K23_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__31_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__31_n_5),
        .Q(HwReg_K23_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__31
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K23_2_channel_full_n),
        .O(full_n_i_1__31_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__27
       (.I0(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K23_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K23_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__31_n_5),
        .Q(HwReg_K23_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K23_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K23_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K23_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K23_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_18
   (HwReg_K23_channel_empty_n,
    HwReg_K23_channel_full_n,
    empty_n_reg_0,
    B,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_K31_channel_empty_n,
    HwReg_K32_channel_empty_n,
    HwReg_K33_channel_empty_n,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128);
  output HwReg_K23_channel_empty_n;
  output HwReg_K23_channel_full_n;
  output empty_n_reg_0;
  output [15:0]B;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_K31_channel_empty_n;
  input HwReg_K32_channel_empty_n;
  input HwReg_K33_channel_empty_n;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128;

  wire [15:0]B;
  wire [0:0]CO;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire empty_n_i_1__17_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__17_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_56 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.B(B),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K23_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__17_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_5),
        .Q(HwReg_K23_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__17
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K23_channel_full_n),
        .O(full_n_i_1__17_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__13
       (.I0(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K23_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K23_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_5),
        .Q(HwReg_K23_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    int_ap_idle_i_16
       (.I0(HwReg_K23_channel_empty_n),
        .I1(HwReg_K31_channel_empty_n),
        .I2(HwReg_K32_channel_empty_n),
        .I3(HwReg_K33_channel_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K23_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K23_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K23_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K23_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_19
   (HwReg_K31_2_channel_empty_n,
    HwReg_K31_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K31_2_channel_empty_n;
  output HwReg_K31_2_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K31_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire empty_n_i_1__32_n_5;
  wire full_n_i_1__32_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_55 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__32
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K31_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__32_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__32_n_5),
        .Q(HwReg_K31_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__32
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K31_2_channel_full_n),
        .O(full_n_i_1__32_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__28
       (.I0(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K31_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K31_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__32_n_5),
        .Q(HwReg_K31_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K31_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K31_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K31_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K31_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_20
   (HwReg_K31_channel_empty_n,
    HwReg_K31_channel_full_n,
    A,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output HwReg_K31_channel_empty_n;
  output HwReg_K31_channel_full_n;
  output [15:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [0:0]CO;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire empty_n_i_1__18_n_5;
  wire full_n_i_1__18_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_54 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.A(A),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K31_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__18_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_5),
        .Q(HwReg_K31_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__18
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K31_channel_full_n),
        .O(full_n_i_1__18_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__14
       (.I0(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K31_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K31_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_5),
        .Q(HwReg_K31_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K31_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K31_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K31_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K31_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_21
   (HwReg_K32_2_channel_empty_n,
    HwReg_K32_2_channel_full_n,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_K31_2_channel_empty_n,
    HwReg_ROffset_2_channel_empty_n,
    HwReg_K33_2_channel_empty_n,
    \add_ln134_reg_616[12]_i_3 ,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K32_2_channel_empty_n;
  output HwReg_K32_2_channel_full_n;
  output empty_n_reg_0;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_K31_2_channel_empty_n;
  input HwReg_ROffset_2_channel_empty_n;
  input HwReg_K33_2_channel_empty_n;
  input \add_ln134_reg_616[12]_i_3 ;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_empty_n;
  wire [0:0]Q;
  wire \add_ln134_reg_616[12]_i_3 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire empty_n_i_1__33_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__33_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_53 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__33
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K32_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__33_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__33_n_5),
        .Q(HwReg_K32_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__33
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K32_2_channel_full_n),
        .O(full_n_i_1__33_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__29
       (.I0(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K32_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K32_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__33_n_5),
        .Q(HwReg_K32_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80000000)) 
    int_ap_idle_i_8
       (.I0(HwReg_K32_2_channel_empty_n),
        .I1(HwReg_K31_2_channel_empty_n),
        .I2(HwReg_ROffset_2_channel_empty_n),
        .I3(HwReg_K33_2_channel_empty_n),
        .I4(\add_ln134_reg_616[12]_i_3 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K32_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K32_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K32_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K32_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_22
   (HwReg_K32_channel_empty_n,
    HwReg_K32_channel_full_n,
    A,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output HwReg_K32_channel_empty_n;
  output HwReg_K32_channel_full_n;
  output [15:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [0:0]CO;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire empty_n_i_1__19_n_5;
  wire full_n_i_1__19_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_52 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.A(A),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K32_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__19_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_5),
        .Q(HwReg_K32_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__19
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K32_channel_full_n),
        .O(full_n_i_1__19_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__15
       (.I0(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K32_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K32_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_5),
        .Q(HwReg_K32_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K32_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K32_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K32_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K32_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_23
   (HwReg_K33_2_channel_empty_n,
    HwReg_K33_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K33_2_channel_empty_n;
  output HwReg_K33_2_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_K33_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire empty_n_i_1__34_n_5;
  wire full_n_i_1__34_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_51 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__34
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K33_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__34_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__34_n_5),
        .Q(HwReg_K33_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__34
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K33_2_channel_full_n),
        .O(full_n_i_1__34_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__30
       (.I0(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K33_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K33_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__34_n_5),
        .Q(HwReg_K33_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K33_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K33_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K33_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K33_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_24
   (HwReg_K33_channel_empty_n,
    HwReg_K33_channel_full_n,
    empty_n_reg_0,
    B,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_K32_channel_empty_n,
    HwReg_K31_channel_empty_n,
    HwReg_K23_channel_empty_n,
    int_ap_idle_i_5,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128);
  output HwReg_K33_channel_empty_n;
  output HwReg_K33_channel_full_n;
  output empty_n_reg_0;
  output [15:0]B;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_K32_channel_empty_n;
  input HwReg_K31_channel_empty_n;
  input HwReg_K23_channel_empty_n;
  input int_ap_idle_i_5;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128;

  wire [15:0]B;
  wire [0:0]CO;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire empty_n_i_1__20_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__20_n_5;
  wire [15:0]in;
  wire int_ap_idle_i_5;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_50 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.B(B),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K33_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__20_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_5),
        .Q(HwReg_K33_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__20
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K33_channel_full_n),
        .O(full_n_i_1__20_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__16
       (.I0(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K33_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K33_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_5),
        .Q(HwReg_K33_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_ap_idle_i_13
       (.I0(HwReg_K33_channel_empty_n),
        .I1(HwReg_K32_channel_empty_n),
        .I2(HwReg_K31_channel_empty_n),
        .I3(HwReg_K23_channel_empty_n),
        .I4(int_ap_idle_i_5),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K33_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K33_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K33_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K33_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_27
   (HwReg_RowEnd_channel_empty_n,
    HwReg_RowEnd_channel_full_n,
    S,
    ap_clk_0,
    DI,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    out,
    in);
  output HwReg_RowEnd_channel_empty_n;
  output HwReg_RowEnd_channel_full_n;
  output [1:0]S;
  output [11:0]ap_clk_0;
  output [0:0]DI;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [0:0]out;
  input [15:0]in;

  wire [0:0]CO;
  wire [0:0]DI;
  wire HwReg_RowEnd_channel_empty_n;
  wire HwReg_RowEnd_channel_full_n;
  wire [0:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire [11:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire empty_n_i_1__11_n_5;
  wire full_n_i_1__11_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [0:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_48 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.DI(DI),
        .S(S),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_RowEnd_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__11_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_5),
        .Q(HwReg_RowEnd_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__11
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_RowEnd_channel_full_n),
        .O(full_n_i_1__11_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__7
       (.I0(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_RowEnd_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_RowEnd_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_5),
        .Q(HwReg_RowEnd_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_RowEnd_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_RowEnd_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_RowEnd_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_RowEnd_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_28
   (HwReg_RowStart_channel_empty_n,
    HwReg_RowStart_channel_full_n,
    CO,
    ap_rst_n_inv,
    ap_clk,
    out,
    ap_sync_reg_channel_write_HwReg_RowStart_channel,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_RowStart_channel_empty_n;
  output HwReg_RowStart_channel_full_n;
  output [0:0]CO;
  input ap_rst_n_inv;
  input ap_clk;
  input [12:0]out;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_RowStart_channel_empty_n;
  wire HwReg_RowStart_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire empty_n_i_1__10_n_5;
  wire full_n_i_1__10_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [12:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.CO(CO),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_RowStart_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_5),
        .Q(HwReg_RowStart_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_RowStart_channel_full_n),
        .O(full_n_i_1__10_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__6
       (.I0(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_RowStart_channel_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(Q),
        .I5(HwReg_RowStart_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(HwReg_RowStart_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_RowStart_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_RowStart_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_RowStart_channel_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_RowStart_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_4
   (HwReg_ColStart_channel_empty_n,
    HwReg_ColStart_channel_full_n,
    S,
    out,
    ap_clk_0,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_ColStart_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_ColStart_channel_empty_n;
  output HwReg_ColStart_channel_full_n;
  output [0:0]S;
  output [15:0]out;
  output [0:0]ap_clk_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_ColStart_channel_full_n;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire empty_n_i_1__8_n_5;
  wire full_n_i_1__8_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_70 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.S(S),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_ColStart_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_5),
        .Q(HwReg_ColStart_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__8
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_ColStart_channel_full_n),
        .O(full_n_i_1__8_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__4
       (.I0(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_ColStart_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_ColStart_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(HwReg_ColStart_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_ColStart_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_ColStart_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_ColStart_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_ColStart_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_7
   (HwReg_K11_2_channel_empty_n,
    HwReg_K11_2_channel_full_n,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K11_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_GOffset_channel_empty_n,
    HwReg_GOffset_2_channel_empty_n,
    HwReg_ColStart_channel_empty_n,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K11_2_channel_empty_n;
  output HwReg_K11_2_channel_full_n;
  output empty_n_reg_0;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_GOffset_channel_empty_n;
  input HwReg_GOffset_2_channel_empty_n;
  input HwReg_ColStart_channel_empty_n;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K11_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire empty_n_i_1__26_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__26_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_67 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__26
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K11_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__26_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__26_n_5),
        .Q(HwReg_K11_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__26
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K11_2_channel_full_n),
        .O(full_n_i_1__26_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__22
       (.I0(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K11_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K11_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_5),
        .Q(HwReg_K11_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_19
       (.I0(HwReg_K11_2_channel_empty_n),
        .I1(HwReg_GOffset_channel_empty_n),
        .I2(HwReg_GOffset_2_channel_empty_n),
        .I3(HwReg_ColStart_channel_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K11_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K11_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K11_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K11_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_8
   (HwReg_K11_channel_empty_n,
    HwReg_K11_channel_full_n,
    empty_n_reg_0,
    empty_n_reg_1,
    A,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    HwReg_K22_channel_empty_n,
    HwReg_K21_channel_empty_n,
    HwReg_K13_channel_empty_n,
    HwReg_K12_channel_empty_n,
    int_ap_idle_reg,
    HwReg_RowEnd_channel_empty_n,
    HwReg_RowStart_channel_empty_n,
    HwReg_ColEnd_channel_empty_n,
    HwReg_K12_2_channel_empty_n,
    HwReg_K13_2_channel_empty_n,
    \add_ln134_reg_616[12]_i_3 ,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output HwReg_K11_channel_empty_n;
  output HwReg_K11_channel_full_n;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [15:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input HwReg_K22_channel_empty_n;
  input HwReg_K21_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input HwReg_K12_channel_empty_n;
  input int_ap_idle_reg;
  input HwReg_RowEnd_channel_empty_n;
  input HwReg_RowStart_channel_empty_n;
  input HwReg_ColEnd_channel_empty_n;
  input HwReg_K12_2_channel_empty_n;
  input HwReg_K13_2_channel_empty_n;
  input \add_ln134_reg_616[12]_i_3 ;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [0:0]CO;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_RowEnd_channel_empty_n;
  wire HwReg_RowStart_channel_empty_n;
  wire [0:0]Q;
  wire \add_ln134_reg_616[12]_i_3 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire empty_n_i_1__12_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__12_n_5;
  wire [15:0]in;
  wire int_ap_idle_i_14_n_5;
  wire int_ap_idle_reg;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_66 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.A(A),
        .\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K11_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__12_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_5),
        .Q(HwReg_K11_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__12
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K11_channel_full_n),
        .O(full_n_i_1__12_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__8
       (.I0(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K11_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K11_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_5),
        .Q(HwReg_K11_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_idle_i_10
       (.I0(HwReg_K11_channel_empty_n),
        .I1(HwReg_K12_2_channel_empty_n),
        .I2(HwReg_K12_channel_empty_n),
        .I3(HwReg_K13_2_channel_empty_n),
        .I4(\add_ln134_reg_616[12]_i_3 ),
        .O(empty_n_reg_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_14
       (.I0(HwReg_K11_channel_empty_n),
        .I1(HwReg_RowEnd_channel_empty_n),
        .I2(HwReg_RowStart_channel_empty_n),
        .I3(HwReg_ColEnd_channel_empty_n),
        .O(int_ap_idle_i_14_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_6
       (.I0(int_ap_idle_i_14_n_5),
        .I1(HwReg_K22_channel_empty_n),
        .I2(HwReg_K21_channel_empty_n),
        .I3(HwReg_K13_channel_empty_n),
        .I4(HwReg_K12_channel_empty_n),
        .I5(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K11_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K11_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K11_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K11_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_9
   (HwReg_K12_2_channel_empty_n,
    HwReg_K12_2_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_HwReg_K12_2_channel,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    mOutPtr0__9,
    v_csc_core_U0_ap_ready,
    push,
    in);
  output HwReg_K12_2_channel_empty_n;
  output HwReg_K12_2_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input mOutPtr0__9;
  input v_csc_core_U0_ap_ready;
  input push;
  input [15:0]in;

  wire [0:0]CO;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_2_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire empty_n_i_1__27_n_5;
  wire full_n_i_1__27_n_5;
  wire [15:0]in;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_65 U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][15]_srl3_0 (\mOutPtr_reg_n_5_[1] ),
        .\SRL_SIG_reg[2][15]_srl3_1 (\mOutPtr_reg_n_5_[2] ),
        .\SRL_SIG_reg[2][15]_srl3_2 (\mOutPtr_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__27
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(HwReg_K12_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__27_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__27_n_5),
        .Q(HwReg_K12_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__27
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(HwReg_K12_2_channel_full_n),
        .O(full_n_i_1__27_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__23
       (.I0(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(HwReg_K12_2_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_K12_2_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_5),
        .Q(HwReg_K12_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(HwReg_K12_2_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_K12_2_channel_full_n),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(HwReg_K12_2_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(push),
        .I3(HwReg_K12_2_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
   (CO,
    out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [0:0]CO;
  input [12:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]HwReg_RowStart_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire \cmp17_not_reg_629[0]_i_10_n_5 ;
  wire \cmp17_not_reg_629[0]_i_11_n_5 ;
  wire \cmp17_not_reg_629[0]_i_12_n_5 ;
  wire \cmp17_not_reg_629[0]_i_13_n_5 ;
  wire \cmp17_not_reg_629[0]_i_14_n_5 ;
  wire \cmp17_not_reg_629[0]_i_15_n_5 ;
  wire \cmp17_not_reg_629[0]_i_16_n_5 ;
  wire \cmp17_not_reg_629[0]_i_17_n_5 ;
  wire \cmp17_not_reg_629[0]_i_18_n_5 ;
  wire \cmp17_not_reg_629[0]_i_19_n_5 ;
  wire \cmp17_not_reg_629[0]_i_4_n_5 ;
  wire \cmp17_not_reg_629[0]_i_5_n_5 ;
  wire \cmp17_not_reg_629[0]_i_6_n_5 ;
  wire \cmp17_not_reg_629[0]_i_7_n_5 ;
  wire \cmp17_not_reg_629[0]_i_8_n_5 ;
  wire \cmp17_not_reg_629[0]_i_9_n_5 ;
  wire \cmp17_not_reg_629_reg[0]_i_2_n_6 ;
  wire \cmp17_not_reg_629_reg[0]_i_2_n_7 ;
  wire \cmp17_not_reg_629_reg[0]_i_2_n_8 ;
  wire \cmp17_not_reg_629_reg[0]_i_3_n_5 ;
  wire \cmp17_not_reg_629_reg[0]_i_3_n_6 ;
  wire \cmp17_not_reg_629_reg[0]_i_3_n_7 ;
  wire \cmp17_not_reg_629_reg[0]_i_3_n_8 ;
  wire [15:0]in;
  wire [12:0]out;
  wire push;
  wire [3:0]\NLW_cmp17_not_reg_629_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp17_not_reg_629_reg[0]_i_3_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_RowStart_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__1 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_RowStart_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_RowStart_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_RowStart_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_RowStart_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_RowStart_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_RowStart_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_RowStart_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_RowStart_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_RowStart_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_RowStart_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_RowStart_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_RowStart_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_RowStart_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_RowStart_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_RowStart_channel_dout[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_10 
       (.I0(HwReg_RowStart_channel_dout[10]),
        .I1(out[10]),
        .I2(HwReg_RowStart_channel_dout[11]),
        .I3(out[11]),
        .O(\cmp17_not_reg_629[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_11 
       (.I0(HwReg_RowStart_channel_dout[8]),
        .I1(out[8]),
        .I2(HwReg_RowStart_channel_dout[9]),
        .I3(out[9]),
        .O(\cmp17_not_reg_629[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_629[0]_i_12 
       (.I0(HwReg_RowStart_channel_dout[6]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(HwReg_RowStart_channel_dout[7]),
        .O(\cmp17_not_reg_629[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_629[0]_i_13 
       (.I0(HwReg_RowStart_channel_dout[4]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(HwReg_RowStart_channel_dout[5]),
        .O(\cmp17_not_reg_629[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_629[0]_i_14 
       (.I0(HwReg_RowStart_channel_dout[2]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(HwReg_RowStart_channel_dout[3]),
        .O(\cmp17_not_reg_629[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_629[0]_i_15 
       (.I0(HwReg_RowStart_channel_dout[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(HwReg_RowStart_channel_dout[1]),
        .O(\cmp17_not_reg_629[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_16 
       (.I0(HwReg_RowStart_channel_dout[6]),
        .I1(out[6]),
        .I2(HwReg_RowStart_channel_dout[7]),
        .I3(out[7]),
        .O(\cmp17_not_reg_629[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_17 
       (.I0(HwReg_RowStart_channel_dout[4]),
        .I1(out[4]),
        .I2(HwReg_RowStart_channel_dout[5]),
        .I3(out[5]),
        .O(\cmp17_not_reg_629[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_18 
       (.I0(HwReg_RowStart_channel_dout[2]),
        .I1(out[2]),
        .I2(HwReg_RowStart_channel_dout[3]),
        .I3(out[3]),
        .O(\cmp17_not_reg_629[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_19 
       (.I0(HwReg_RowStart_channel_dout[0]),
        .I1(out[0]),
        .I2(HwReg_RowStart_channel_dout[1]),
        .I3(out[1]),
        .O(\cmp17_not_reg_629[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp17_not_reg_629[0]_i_4 
       (.I0(HwReg_RowStart_channel_dout[14]),
        .I1(HwReg_RowStart_channel_dout[15]),
        .O(\cmp17_not_reg_629[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \cmp17_not_reg_629[0]_i_5 
       (.I0(HwReg_RowStart_channel_dout[12]),
        .I1(out[12]),
        .I2(HwReg_RowStart_channel_dout[13]),
        .O(\cmp17_not_reg_629[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_629[0]_i_6 
       (.I0(HwReg_RowStart_channel_dout[10]),
        .I1(out[10]),
        .I2(out[11]),
        .I3(HwReg_RowStart_channel_dout[11]),
        .O(\cmp17_not_reg_629[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp17_not_reg_629[0]_i_7 
       (.I0(HwReg_RowStart_channel_dout[8]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(HwReg_RowStart_channel_dout[9]),
        .O(\cmp17_not_reg_629[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp17_not_reg_629[0]_i_8 
       (.I0(HwReg_RowStart_channel_dout[14]),
        .I1(HwReg_RowStart_channel_dout[15]),
        .O(\cmp17_not_reg_629[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp17_not_reg_629[0]_i_9 
       (.I0(HwReg_RowStart_channel_dout[12]),
        .I1(out[12]),
        .I2(HwReg_RowStart_channel_dout[13]),
        .O(\cmp17_not_reg_629[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp17_not_reg_629_reg[0]_i_2 
       (.CI(\cmp17_not_reg_629_reg[0]_i_3_n_5 ),
        .CO({CO,\cmp17_not_reg_629_reg[0]_i_2_n_6 ,\cmp17_not_reg_629_reg[0]_i_2_n_7 ,\cmp17_not_reg_629_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp17_not_reg_629[0]_i_4_n_5 ,\cmp17_not_reg_629[0]_i_5_n_5 ,\cmp17_not_reg_629[0]_i_6_n_5 ,\cmp17_not_reg_629[0]_i_7_n_5 }),
        .O(\NLW_cmp17_not_reg_629_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp17_not_reg_629[0]_i_8_n_5 ,\cmp17_not_reg_629[0]_i_9_n_5 ,\cmp17_not_reg_629[0]_i_10_n_5 ,\cmp17_not_reg_629[0]_i_11_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp17_not_reg_629_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cmp17_not_reg_629_reg[0]_i_3_n_5 ,\cmp17_not_reg_629_reg[0]_i_3_n_6 ,\cmp17_not_reg_629_reg[0]_i_3_n_7 ,\cmp17_not_reg_629_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp17_not_reg_629[0]_i_12_n_5 ,\cmp17_not_reg_629[0]_i_13_n_5 ,\cmp17_not_reg_629[0]_i_14_n_5 ,\cmp17_not_reg_629[0]_i_15_n_5 }),
        .O(\NLW_cmp17_not_reg_629_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp17_not_reg_629[0]_i_16_n_5 ,\cmp17_not_reg_629[0]_i_17_n_5 ,\cmp17_not_reg_629[0]_i_18_n_5 ,\cmp17_not_reg_629[0]_i_19_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_48
   (S,
    DI,
    ap_clk_0,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    out,
    push,
    in,
    ap_clk);
  output [1:0]S;
  output [0:0]DI;
  output [11:0]ap_clk_0;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input [0:0]out;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [0:0]DI;
  wire [15:12]HwReg_RowEnd_channel_dout;
  wire [1:0]S;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]ap_clk_0;
  wire [15:0]in;
  wire [0:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__2 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(ap_clk_0[10]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(ap_clk_0[11]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_RowEnd_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_RowEnd_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_RowEnd_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_RowEnd_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(ap_clk_0[1]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(ap_clk_0[2]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(ap_clk_0[3]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(ap_clk_0[4]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(ap_clk_0[5]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(ap_clk_0[6]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(ap_clk_0[7]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(ap_clk_0[8]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(ap_clk_0[9]));
  LUT3 #(
    .INIT(8'h04)) 
    \cmp20_not_reg_634[0]_i_4 
       (.I0(HwReg_RowEnd_channel_dout[12]),
        .I1(out),
        .I2(HwReg_RowEnd_channel_dout[13]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp20_not_reg_634[0]_i_7 
       (.I0(HwReg_RowEnd_channel_dout[14]),
        .I1(HwReg_RowEnd_channel_dout[15]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp20_not_reg_634[0]_i_8 
       (.I0(out),
        .I1(HwReg_RowEnd_channel_dout[12]),
        .I2(HwReg_RowEnd_channel_dout[13]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_50
   (B,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128);
  output [15:0]B;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128;

  wire [15:0]B;
  wire [15:0]HwReg_K33_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K33_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__11 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__11 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K33_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K33_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K33_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K33_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K33_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K33_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K33_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K33_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K33_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K33_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K33_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K33_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K33_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K33_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K33_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_10__1 
       (.I0(HwReg_K33_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_11__1 
       (.I0(HwReg_K33_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_12__1 
       (.I0(HwReg_K33_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_13__1 
       (.I0(HwReg_K33_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_14__1 
       (.I0(HwReg_K33_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_15__1 
       (.I0(HwReg_K33_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_16__1 
       (.I0(HwReg_K33_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_1__1 
       (.I0(HwReg_K33_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_2__1 
       (.I0(HwReg_K33_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_3__1 
       (.I0(HwReg_K33_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_4__1 
       (.I0(HwReg_K33_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_5__1 
       (.I0(HwReg_K33_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_6__1 
       (.I0(HwReg_K33_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_7__1 
       (.I0(HwReg_K33_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_8__1 
       (.I0(HwReg_K33_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_9__1 
       (.I0(HwReg_K33_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_51
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__25 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__25 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_52
   (A,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output [15:0]A;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K32_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K32_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__10 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__10 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K32_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K32_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K32_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K32_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K32_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K32_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K32_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K32_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K32_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K32_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K32_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K32_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K32_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K32_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K32_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_1 
       (.I0(HwReg_K32_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_10 
       (.I0(HwReg_K32_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_11 
       (.I0(HwReg_K32_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_12 
       (.I0(HwReg_K32_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_13 
       (.I0(HwReg_K32_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_14 
       (.I0(HwReg_K32_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_15 
       (.I0(HwReg_K32_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_16 
       (.I0(HwReg_K32_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_2 
       (.I0(HwReg_K32_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_3 
       (.I0(HwReg_K32_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_4 
       (.I0(HwReg_K32_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_5 
       (.I0(HwReg_K32_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_6 
       (.I0(HwReg_K32_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_7 
       (.I0(HwReg_K32_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_8 
       (.I0(HwReg_K32_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_9 
       (.I0(HwReg_K32_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_53
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__24 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__24 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_54
   (A,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output [15:0]A;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K31_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K31_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__9 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__9 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K31_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K31_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K31_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K31_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K31_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K31_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K31_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K31_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K31_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K31_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K31_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K31_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K31_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K31_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K31_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_1 
       (.I0(HwReg_K31_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_10 
       (.I0(HwReg_K31_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_11 
       (.I0(HwReg_K31_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_12 
       (.I0(HwReg_K31_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_13 
       (.I0(HwReg_K31_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_14 
       (.I0(HwReg_K31_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_15 
       (.I0(HwReg_K31_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_16 
       (.I0(HwReg_K31_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_2 
       (.I0(HwReg_K31_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_3 
       (.I0(HwReg_K31_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_4 
       (.I0(HwReg_K31_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_5 
       (.I0(HwReg_K31_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_6 
       (.I0(HwReg_K31_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_7 
       (.I0(HwReg_K31_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_8 
       (.I0(HwReg_K31_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_9 
       (.I0(HwReg_K31_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_55
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__23 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__23 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_56
   (B,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128);
  output [15:0]B;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128;

  wire [15:0]B;
  wire [15:0]HwReg_K23_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K23_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__8 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__8 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K23_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K23_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K23_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K23_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K23_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K23_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K23_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K23_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K23_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K23_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K23_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K23_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K23_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K23_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K23_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_10__0 
       (.I0(HwReg_K23_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_11__0 
       (.I0(HwReg_K23_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_12__0 
       (.I0(HwReg_K23_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_13__0 
       (.I0(HwReg_K23_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_14__0 
       (.I0(HwReg_K23_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_15__0 
       (.I0(HwReg_K23_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_16__0 
       (.I0(HwReg_K23_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_1__0 
       (.I0(HwReg_K23_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_2__0 
       (.I0(HwReg_K23_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_3__0 
       (.I0(HwReg_K23_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_4__0 
       (.I0(HwReg_K23_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_5__0 
       (.I0(HwReg_K23_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_6__0 
       (.I0(HwReg_K23_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_7__0 
       (.I0(HwReg_K23_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_8__0 
       (.I0(HwReg_K23_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_9__0 
       (.I0(HwReg_K23_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_57
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__22 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__22 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_58
   (A,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output [15:0]A;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K22_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K22_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__7 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__7 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K22_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K22_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K22_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K22_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K22_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K22_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K22_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K22_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K22_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K22_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K22_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K22_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K22_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K22_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K22_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_1 
       (.I0(HwReg_K22_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_10 
       (.I0(HwReg_K22_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_11 
       (.I0(HwReg_K22_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_12 
       (.I0(HwReg_K22_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_13 
       (.I0(HwReg_K22_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_14 
       (.I0(HwReg_K22_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_15 
       (.I0(HwReg_K22_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_16 
       (.I0(HwReg_K22_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_2 
       (.I0(HwReg_K22_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_3 
       (.I0(HwReg_K22_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_4 
       (.I0(HwReg_K22_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_5 
       (.I0(HwReg_K22_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_6 
       (.I0(HwReg_K22_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_7 
       (.I0(HwReg_K22_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_8 
       (.I0(HwReg_K22_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_9 
       (.I0(HwReg_K22_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_59
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__21 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__21 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_60
   (A,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output [15:0]A;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K21_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K21_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__6 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__6 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K21_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K21_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K21_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K21_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K21_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K21_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K21_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K21_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K21_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K21_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K21_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K21_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K21_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K21_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K21_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_1 
       (.I0(HwReg_K21_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_10 
       (.I0(HwReg_K21_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_11 
       (.I0(HwReg_K21_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_12 
       (.I0(HwReg_K21_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_13 
       (.I0(HwReg_K21_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_14 
       (.I0(HwReg_K21_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_15 
       (.I0(HwReg_K21_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_16 
       (.I0(HwReg_K21_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_2 
       (.I0(HwReg_K21_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_3 
       (.I0(HwReg_K21_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_4 
       (.I0(HwReg_K21_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_5 
       (.I0(HwReg_K21_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_6 
       (.I0(HwReg_K21_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_7 
       (.I0(HwReg_K21_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_8 
       (.I0(HwReg_K21_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_9 
       (.I0(HwReg_K21_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_61
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__20 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__20 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_62
   (B,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128);
  output [15:0]B;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128;

  wire [15:0]B;
  wire [15:0]HwReg_K13_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K13_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__5 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__5 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K13_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K13_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K13_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K13_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K13_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K13_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K13_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K13_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K13_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K13_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K13_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K13_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K13_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K13_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K13_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_1 
       (.I0(HwReg_K13_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_10 
       (.I0(HwReg_K13_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_11 
       (.I0(HwReg_K13_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_12 
       (.I0(HwReg_K13_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_13 
       (.I0(HwReg_K13_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_14 
       (.I0(HwReg_K13_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_15 
       (.I0(HwReg_K13_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_16 
       (.I0(HwReg_K13_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_2 
       (.I0(HwReg_K13_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_3 
       (.I0(HwReg_K13_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_4 
       (.I0(HwReg_K13_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_5 
       (.I0(HwReg_K13_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_6 
       (.I0(HwReg_K13_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_7 
       (.I0(HwReg_K13_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_8 
       (.I0(HwReg_K13_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_9 
       (.I0(HwReg_K13_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_63
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__19 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__19 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_64
   (A,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output [15:0]A;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K12_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K12_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__4 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__4 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K12_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K12_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K12_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K12_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K12_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K12_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K12_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K12_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K12_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K12_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K12_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K12_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K12_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K12_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K12_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_1 
       (.I0(HwReg_K12_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_10 
       (.I0(HwReg_K12_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_11 
       (.I0(HwReg_K12_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_12 
       (.I0(HwReg_K12_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_13 
       (.I0(HwReg_K12_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_14 
       (.I0(HwReg_K12_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_15 
       (.I0(HwReg_K12_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_16 
       (.I0(HwReg_K12_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_2 
       (.I0(HwReg_K12_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_3 
       (.I0(HwReg_K12_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_4 
       (.I0(HwReg_K12_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_5 
       (.I0(HwReg_K12_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_6 
       (.I0(HwReg_K12_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_7 
       (.I0(HwReg_K12_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_8 
       (.I0(HwReg_K12_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_9 
       (.I0(HwReg_K12_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_65
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__18 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__18 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_66
   (A,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk,
    out,
    or_ln150_2_reg_1128_pp0_iter2_reg);
  output [15:0]A;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln150_2_reg_1128_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K11_channel_dout;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K11_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__3 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__3 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K11_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K11_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K11_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K11_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K11_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K11_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K11_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K11_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K11_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K11_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K11_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K11_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K11_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K11_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K11_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_1 
       (.I0(HwReg_K11_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_10 
       (.I0(HwReg_K11_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_11 
       (.I0(HwReg_K11_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_12 
       (.I0(HwReg_K11_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_13 
       (.I0(HwReg_K11_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_14 
       (.I0(HwReg_K11_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_15 
       (.I0(HwReg_K11_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_16 
       (.I0(HwReg_K11_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_2 
       (.I0(HwReg_K11_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_3 
       (.I0(HwReg_K11_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_4 
       (.I0(HwReg_K11_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_5 
       (.I0(HwReg_K11_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_6 
       (.I0(HwReg_K11_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_7 
       (.I0(HwReg_K11_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_8 
       (.I0(HwReg_K11_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_9 
       (.I0(HwReg_K11_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln150_2_reg_1128_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_67
   (out,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__17 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__17 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_70
   (S,
    out,
    ap_clk_0,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [0:0]S;
  output [15:0]out;
  output [0:0]ap_clk_0;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [0:0]S;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln148_fu_369_p2_carry__0_i_1
       (.I0(out[15]),
        .O(S));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln149_fu_387_p2_carry__0_i_4
       (.I0(out[14]),
        .I1(out[15]),
        .O(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_71
   (S,
    DI,
    out,
    ap_clk_0,
    \SRL_SIG_reg[2][15]_srl3_0 ,
    \SRL_SIG_reg[2][15]_srl3_1 ,
    \SRL_SIG_reg[2][15]_srl3_2 ,
    push,
    in,
    ap_clk);
  output [0:0]S;
  output [0:0]DI;
  output [14:0]out;
  output [0:0]ap_clk_0;
  input \SRL_SIG_reg[2][15]_srl3_0 ;
  input \SRL_SIG_reg[2][15]_srl3_1 ;
  input \SRL_SIG_reg[2][15]_srl3_2 ;
  input push;
  input [15:0]in;
  input ap_clk;

  wire [0:0]DI;
  wire [15:15]HwReg_ColEnd_channel_dout;
  wire [0:0]S;
  wire \SRL_SIG_reg[2][15]_srl3_0 ;
  wire \SRL_SIG_reg[2][15]_srl3_1 ;
  wire \SRL_SIG_reg[2][15]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire [15:0]in;
  wire [14:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(\SRL_SIG_reg[2][15]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__0 
       (.I0(\SRL_SIG_reg[2][15]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][15]_srl3_1 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_ColEnd_channel_dout));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln148_1_fu_375_p2_carry__0_i_1
       (.I0(HwReg_ColEnd_channel_dout),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_1
       (.I0(out[14]),
        .I1(HwReg_ColEnd_channel_dout),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_5
       (.I0(out[14]),
        .I1(HwReg_ColEnd_channel_dout),
        .O(ap_clk_0));
endmodule

module bd_d92b_csc_0_fifo_w36_d16_S
   (stream_csc_empty_n,
    stream_csc_full_n,
    \icmp_ln664_reg_384_reg[0] ,
    out,
    \mOutPtr_reg[4]_0 ,
    ap_rst_n_inv,
    empty_n_reg_0,
    ap_clk,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ,
    mOutPtr16_out,
    mOutPtr0,
    push,
    in,
    E);
  output stream_csc_empty_n;
  output stream_csc_full_n;
  output [11:0]\icmp_ln664_reg_384_reg[0] ;
  output [35:0]out;
  output \mOutPtr_reg[4]_0 ;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input ap_clk;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ;
  input mOutPtr16_out;
  input mOutPtr0;
  input push;
  input [35:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ;
  wire ap_rst_n_inv;
  wire empty_n_reg_0;
  wire full_n1;
  wire full_n_i_1__4_n_5;
  wire [11:0]\icmp_ln664_reg_384_reg[0] ;
  wire [35:0]in;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[4]_i_2__0_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_0 ;
  wire [35:0]out;
  wire push;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;

  bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg_39 U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] (\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 (\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .\icmp_ln664_reg_384_reg[0] (\icmp_ln664_reg_384_reg[0] ),
        .in(in),
        .out(out),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(\mOutPtr_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(stream_csc_empty_n),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__4
       (.I0(full_n1),
        .I1(mOutPtr0),
        .I2(stream_csc_full_n),
        .O(full_n_i_1__4_n_5));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    full_n_i_2__2
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(stream_csc_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w36_d16_S" *) 
module bd_d92b_csc_0_fifo_w36_d16_S_34
   (stream_in_empty_n,
    stream_in_full_n,
    \mOutPtr_reg[4]_0 ,
    out,
    ap_rst_n_inv,
    empty_n_reg_0,
    ap_clk,
    mOutPtr16_out,
    push,
    pop,
    in,
    E);
  output stream_in_empty_n;
  output stream_in_full_n;
  output \mOutPtr_reg[4]_0 ;
  output [35:0]out;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input ap_clk;
  input mOutPtr16_out;
  input push;
  input pop;
  input [35:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_reg_0;
  wire full_n2;
  wire full_n_i_1__1_n_5;
  wire [35:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__2_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[4]_i_2_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_0 ;
  wire [35:0]out;
  wire pop;
  wire push;
  wire stream_in_empty_n;
  wire stream_in_full_n;

  bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(\mOutPtr_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(stream_in_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF730)) 
    full_n_i_1__1
       (.I0(full_n2),
        .I1(push),
        .I2(pop),
        .I3(stream_in_full_n),
        .O(full_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    full_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .O(full_n2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(stream_in_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [35:0]out;
  input [4:0]Q;
  input push;
  input [35:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [35:0]in;
  wire [35:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg" *) 
module bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg_39
   (\icmp_ln664_reg_384_reg[0] ,
    out,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ,
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ,
    Q,
    push,
    in,
    ap_clk);
  output [11:0]\icmp_ln664_reg_384_reg[0] ;
  output [35:0]out;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ;
  input \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ;
  input [4:0]Q;
  input push;
  input [35:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ;
  wire [11:0]\icmp_ln664_reg_384_reg[0] ;
  wire [35:0]in;
  wire [35:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[0]_i_1 
       (.I0(out[0]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[12]),
        .O(\icmp_ln664_reg_384_reg[0] [0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[10]_i_1 
       (.I0(out[10]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[22]),
        .O(\icmp_ln664_reg_384_reg[0] [10]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_2 
       (.I0(out[11]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[23]),
        .O(\icmp_ln664_reg_384_reg[0] [11]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[1]_i_1 
       (.I0(out[1]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[13]),
        .O(\icmp_ln664_reg_384_reg[0] [1]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[2]_i_1 
       (.I0(out[2]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[14]),
        .O(\icmp_ln664_reg_384_reg[0] [2]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[3]_i_1 
       (.I0(out[3]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[15]),
        .O(\icmp_ln664_reg_384_reg[0] [3]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[4]_i_1 
       (.I0(out[4]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[16]),
        .O(\icmp_ln664_reg_384_reg[0] [4]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[5]_i_1 
       (.I0(out[5]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[17]),
        .O(\icmp_ln664_reg_384_reg[0] [5]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[6]_i_1 
       (.I0(out[6]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[18]),
        .O(\icmp_ln664_reg_384_reg[0] [6]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[7]_i_1 
       (.I0(out[7]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[19]),
        .O(\icmp_ln664_reg_384_reg[0] [7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[8]_i_1 
       (.I0(out[8]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[20]),
        .O(\icmp_ln664_reg_384_reg[0] [8]));
  LUT4 #(
    .INIT(16'h2320)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[9]_i_1 
       (.I0(out[9]),
        .I1(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 ),
        .I3(out[21]),
        .O(\icmp_ln664_reg_384_reg[0] [9]));
endmodule

module bd_d92b_csc_0_fifo_w8_d2_S
   (\mOutPtr_reg[0]_0 ,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_InVideoFormat_channel_full_n,
    \cond_reg_343_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \cond_reg_343_reg[0]_0 ,
    \cond_reg_343_reg[0]_1 ,
    push,
    Q,
    CO,
    AXIvideo2MultiPixStream_U0_ap_ready,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    full_n_reg_0,
    mOutPtr0__0,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output HwReg_InVideoFormat_channel_empty_n;
  output HwReg_InVideoFormat_channel_full_n;
  output \cond_reg_343_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \cond_reg_343_reg[0]_0 ;
  input [0:0]\cond_reg_343_reg[0]_1 ;
  input push;
  input [0:0]Q;
  input [0:0]CO;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input full_n_reg_0;
  input mOutPtr0__0;
  input [7:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [0:0]CO;
  wire [7:0]D;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire \cond_reg_343_reg[0] ;
  wire \cond_reg_343_reg[0]_0 ;
  wire [0:0]\cond_reg_343_reg[0]_1 ;
  wire empty_n_i_1__7_n_5;
  wire full_n_i_1__7_n_5;
  wire full_n_reg_0;
  wire [2:1]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;

  bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg U_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .\cond_reg_343_reg[0] (\cond_reg_343_reg[0] ),
        .\cond_reg_343_reg[0]_0 (\cond_reg_343_reg[0]_0 ),
        .\cond_reg_343_reg[0]_1 (\cond_reg_343_reg[0]_1 ),
        .\cond_reg_343_reg[0]_2 (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr[2]),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(HwReg_InVideoFormat_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__7
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0__0),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(full_n_i_1__7_n_5));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    full_n_i_2__3
       (.I0(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I1(full_n_reg_0),
        .I2(HwReg_InVideoFormat_channel_full_n),
        .I3(CO),
        .I4(Q),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(HwReg_InVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(Q),
        .I4(CO),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg
   (\cond_reg_343_reg[0] ,
    \cond_reg_343_reg[0]_0 ,
    \cond_reg_343_reg[0]_1 ,
    mOutPtr,
    \cond_reg_343_reg[0]_2 ,
    push,
    D,
    ap_clk);
  output \cond_reg_343_reg[0] ;
  input \cond_reg_343_reg[0]_0 ;
  input [0:0]\cond_reg_343_reg[0]_1 ;
  input [0:0]mOutPtr;
  input \cond_reg_343_reg[0]_2 ;
  input push;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \cond_reg_343[0]_i_2_n_5 ;
  wire \cond_reg_343[0]_i_3_n_5 ;
  wire \cond_reg_343[0]_i_4_n_5 ;
  wire \cond_reg_343[0]_i_5_n_5 ;
  wire \cond_reg_343_reg[0] ;
  wire \cond_reg_343_reg[0]_0 ;
  wire [0:0]\cond_reg_343_reg[0]_1 ;
  wire \cond_reg_343_reg[0]_2 ;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \cond_reg_343[0]_i_1 
       (.I0(\cond_reg_343_reg[0]_0 ),
        .I1(\cond_reg_343[0]_i_2_n_5 ),
        .I2(\cond_reg_343[0]_i_3_n_5 ),
        .I3(\cond_reg_343[0]_i_4_n_5 ),
        .I4(\cond_reg_343[0]_i_5_n_5 ),
        .I5(\cond_reg_343_reg[0]_1 ),
        .O(\cond_reg_343_reg[0] ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \cond_reg_343[0]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(mOutPtr),
        .I4(\cond_reg_343_reg[0]_2 ),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\cond_reg_343[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \cond_reg_343[0]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(mOutPtr),
        .I4(\cond_reg_343_reg[0]_2 ),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\cond_reg_343[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \cond_reg_343[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(mOutPtr),
        .I4(\cond_reg_343_reg[0]_2 ),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\cond_reg_343[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \cond_reg_343[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(mOutPtr),
        .I4(\cond_reg_343_reg[0]_2 ),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\cond_reg_343[0]_i_5_n_5 ));
endmodule

module bd_d92b_csc_0_fifo_w8_d4_S
   (MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_OutVideoFormat_channel_full_n,
    ap_clk_0,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr16_out,
    mOutPtr0__9,
    MultiPixStream2AXIvideo_U0_ap_done,
    push,
    in,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    \mOutPtr_reg[0]_0 );
  output MultiPixStream2AXIvideo_U0_ap_start;
  output HwReg_OutVideoFormat_channel_full_n;
  output ap_clk_0;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr16_out;
  input mOutPtr0__9;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input push;
  input [7:0]in;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input \mOutPtr_reg[0]_0 ;

  wire HwReg_OutVideoFormat_channel_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire empty_n_i_1__40_n_5;
  wire full_n_i_1__40_n_5;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire push;

  bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__40
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .I5(push),
        .O(empty_n_i_1__40_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__40_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    full_n_i_1__40
       (.I0(mOutPtr16_out),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr0__9),
        .I5(HwReg_OutVideoFormat_channel_full_n),
        .O(full_n_i_1__40_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__40_n_5),
        .Q(HwReg_OutVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(HwReg_OutVideoFormat_channel_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg
   (ap_clk_0,
    mOutPtr,
    push,
    in,
    ap_clk);
  output ap_clk_0;
  input [2:0]mOutPtr;
  input push;
  input [7:0]in;
  input ap_clk;

  wire [7:0]HwReg_OutVideoFormat_channel_dout;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_clk_0;
  wire \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4_n_5 ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_OutVideoFormat_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_OutVideoFormat_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_OutVideoFormat_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_OutVideoFormat_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_OutVideoFormat_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_OutVideoFormat_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_OutVideoFormat_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_OutVideoFormat_channel_dout[7]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_3 
       (.I0(HwReg_OutVideoFormat_channel_dout[1]),
        .I1(HwReg_OutVideoFormat_channel_dout[0]),
        .I2(HwReg_OutVideoFormat_channel_dout[3]),
        .I3(HwReg_OutVideoFormat_channel_dout[2]),
        .I4(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4_n_5 ),
        .O(ap_clk_0));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4 
       (.I0(HwReg_OutVideoFormat_channel_dout[6]),
        .I1(HwReg_OutVideoFormat_channel_dout[7]),
        .I2(HwReg_OutVideoFormat_channel_dout[4]),
        .I3(HwReg_OutVideoFormat_channel_dout[5]),
        .O(\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4_n_5 ));
endmodule

module bd_d92b_csc_0_flow_control_loop_pipe_sequential_init
   (ap_enable_reg_pp0_iter1_reg,
    ap_block_pp0_stage0_11001__0,
    DI,
    S,
    \x_fu_136_reg[6] ,
    \add_ln134_reg_616_reg[9] ,
    \x_fu_136_reg[6]_0 ,
    \x_fu_136_reg[11] ,
    \x_fu_136_reg[6]_1 ,
    \x_fu_136_reg[12] ,
    ap_loop_init_int_reg_0,
    \x_fu_136_reg[12]_0 ,
    \x_fu_136_reg[12]_1 ,
    \x_fu_136_reg[12]_2 ,
    \x_fu_136_reg[12]_3 ,
    D,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready,
    or_ln150_2_fu_429_p2,
    O,
    \x_fu_136_reg[7] ,
    \x_fu_136_reg[11]_0 ,
    \x_fu_136_reg[12]_4 ,
    \ap_CS_fsm_reg[1] ,
    \add_ln134_reg_616_reg[12] ,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
    CO,
    x_fu_136_reg,
    icmp_ln148_fu_369_p2_carry__0,
    icmp_ln148_1_fu_375_p2_carry__0,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1,
    clear,
    ap_loop_exit_ready_pp0_iter4_reg,
    stream_csc_full_n,
    ap_enable_reg_pp0_iter5,
    stream_in_empty_n,
    cmp20_not_reg_634,
    \or_ln150_2_reg_1128_reg[0] ,
    \or_ln150_2_reg_1128_reg[0]_0 ,
    \or_ln150_2_reg_1128_reg[0]_1 ,
    \or_ln150_2_reg_1128_reg[0]_2 ,
    cmp17_not_reg_629);
  output ap_enable_reg_pp0_iter1_reg;
  output ap_block_pp0_stage0_11001__0;
  output [3:0]DI;
  output [3:0]S;
  output [3:0]\x_fu_136_reg[6] ;
  output [3:0]\add_ln134_reg_616_reg[9] ;
  output [3:0]\x_fu_136_reg[6]_0 ;
  output [3:0]\x_fu_136_reg[11] ;
  output [3:0]\x_fu_136_reg[6]_1 ;
  output [2:0]\x_fu_136_reg[12] ;
  output [2:0]ap_loop_init_int_reg_0;
  output [2:0]\x_fu_136_reg[12]_0 ;
  output [2:0]\x_fu_136_reg[12]_1 ;
  output [0:0]\x_fu_136_reg[12]_2 ;
  output [0:0]\x_fu_136_reg[12]_3 ;
  output [1:0]D;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready;
  output or_ln150_2_fu_429_p2;
  output [3:0]O;
  output [3:0]\x_fu_136_reg[7] ;
  output [3:0]\x_fu_136_reg[11]_0 ;
  output [0:0]\x_fu_136_reg[12]_4 ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\add_ln134_reg_616_reg[12] ;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg;
  input [0:0]CO;
  input [12:0]x_fu_136_reg;
  input [14:0]icmp_ln148_fu_369_p2_carry__0;
  input [14:0]icmp_ln148_1_fu_375_p2_carry__0;
  input [12:0]Q;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1;
  input clear;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input stream_csc_full_n;
  input ap_enable_reg_pp0_iter5;
  input stream_in_empty_n;
  input cmp20_not_reg_634;
  input [0:0]\or_ln150_2_reg_1128_reg[0] ;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_0 ;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_1 ;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_2 ;
  input cmp17_not_reg_629;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [12:0]Q;
  wire [3:0]S;
  wire [0:0]\add_ln134_reg_616_reg[12] ;
  wire [3:0]\add_ln134_reg_616_reg[9] ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire [2:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire cmp17_not_reg_629;
  wire cmp20_not_reg_634;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0;
  wire [0:0]grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1;
  wire [14:0]icmp_ln148_1_fu_375_p2_carry__0;
  wire [14:0]icmp_ln148_fu_369_p2_carry__0;
  wire icmp_ln148_fu_369_p2_carry_i_5_n_5;
  wire icmp_ln148_fu_369_p2_carry_i_7_n_5;
  wire icmp_ln148_fu_369_p2_carry_i_8_n_5;
  wire icmp_ln148_fu_369_p2_carry_i_9_n_5;
  wire or_ln150_2_fu_429_p2;
  wire [0:0]\or_ln150_2_reg_1128_reg[0] ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_0 ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_1 ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_2 ;
  wire [11:0]p_0_in;
  wire [12:12]p_0_in__0;
  wire stream_csc_full_n;
  wire stream_in_empty_n;
  wire \x_fu_136[0]_i_5_n_5 ;
  wire \x_fu_136[0]_i_6_n_5 ;
  wire \x_fu_136[0]_i_7_n_5 ;
  wire \x_fu_136[0]_i_8_n_5 ;
  wire \x_fu_136[4]_i_2_n_5 ;
  wire \x_fu_136[4]_i_3_n_5 ;
  wire \x_fu_136[4]_i_4_n_5 ;
  wire \x_fu_136[4]_i_5_n_5 ;
  wire \x_fu_136[8]_i_2_n_5 ;
  wire \x_fu_136[8]_i_3_n_5 ;
  wire \x_fu_136[8]_i_4_n_5 ;
  wire \x_fu_136[8]_i_5_n_5 ;
  wire [12:0]x_fu_136_reg;
  wire \x_fu_136_reg[0]_i_3_n_5 ;
  wire \x_fu_136_reg[0]_i_3_n_6 ;
  wire \x_fu_136_reg[0]_i_3_n_7 ;
  wire \x_fu_136_reg[0]_i_3_n_8 ;
  wire [3:0]\x_fu_136_reg[11] ;
  wire [3:0]\x_fu_136_reg[11]_0 ;
  wire [2:0]\x_fu_136_reg[12] ;
  wire [2:0]\x_fu_136_reg[12]_0 ;
  wire [2:0]\x_fu_136_reg[12]_1 ;
  wire [0:0]\x_fu_136_reg[12]_2 ;
  wire [0:0]\x_fu_136_reg[12]_3 ;
  wire [0:0]\x_fu_136_reg[12]_4 ;
  wire \x_fu_136_reg[4]_i_1_n_5 ;
  wire \x_fu_136_reg[4]_i_1_n_6 ;
  wire \x_fu_136_reg[4]_i_1_n_7 ;
  wire \x_fu_136_reg[4]_i_1_n_8 ;
  wire [3:0]\x_fu_136_reg[6] ;
  wire [3:0]\x_fu_136_reg[6]_0 ;
  wire [3:0]\x_fu_136_reg[6]_1 ;
  wire [3:0]\x_fu_136_reg[7] ;
  wire \x_fu_136_reg[8]_i_1_n_5 ;
  wire \x_fu_136_reg[8]_i_1_n_6 ;
  wire \x_fu_136_reg[8]_i_1_n_7 ;
  wire \x_fu_136_reg[8]_i_1_n_8 ;
  wire [3:0]\NLW_x_fu_136_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_fu_136_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm[2]_i_3_n_5 ),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(clear),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h1015)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm[2]_i_3_n_5 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_0 [2]),
        .I1(ap_done_cache),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter4_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__2
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter4_reg),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(stream_in_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter4_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln136_fu_359_p2_carry__0_i_1
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(x_fu_136_reg[12]),
        .O(\add_ln134_reg_616_reg[12] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln136_fu_359_p2_carry_i_1
       (.I0(p_0_in[9]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(Q[10]),
        .I5(p_0_in[10]),
        .O(\add_ln134_reg_616_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_10
       (.I0(x_fu_136_reg[7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_11
       (.I0(x_fu_136_reg[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_12
       (.I0(x_fu_136_reg[5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_13
       (.I0(x_fu_136_reg[4]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    icmp_ln136_fu_359_p2_carry_i_14
       (.I0(x_fu_136_reg[0]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_15
       (.I0(x_fu_136_reg[2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_16
       (.I0(x_fu_136_reg[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln136_fu_359_p2_carry_i_2
       (.I0(p_0_in[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(Q[7]),
        .I5(p_0_in[7]),
        .O(\add_ln134_reg_616_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln136_fu_359_p2_carry_i_3
       (.I0(p_0_in[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(Q[4]),
        .I5(p_0_in[4]),
        .O(\add_ln134_reg_616_reg[9] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln136_fu_359_p2_carry_i_4
       (.I0(p_0_in[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(Q[1]),
        .I5(p_0_in[1]),
        .O(\add_ln134_reg_616_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_5
       (.I0(x_fu_136_reg[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_6
       (.I0(x_fu_136_reg[11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_7
       (.I0(x_fu_136_reg[10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_8
       (.I0(x_fu_136_reg[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln136_fu_359_p2_carry_i_9
       (.I0(x_fu_136_reg[8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0000000000002AD5)) 
    icmp_ln148_1_fu_375_p2_carry__0_i_2
       (.I0(x_fu_136_reg[12]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln148_1_fu_375_p2_carry__0[12]),
        .I4(icmp_ln148_1_fu_375_p2_carry__0[14]),
        .I5(icmp_ln148_1_fu_375_p2_carry__0[13]),
        .O(\x_fu_136_reg[12]_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln148_1_fu_375_p2_carry_i_1
       (.I0(p_0_in[9]),
        .I1(icmp_ln148_1_fu_375_p2_carry__0[9]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[11]),
        .I3(p_0_in[11]),
        .I4(icmp_ln148_1_fu_375_p2_carry__0[10]),
        .I5(p_0_in[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln148_1_fu_375_p2_carry_i_2
       (.I0(p_0_in[6]),
        .I1(icmp_ln148_1_fu_375_p2_carry__0[6]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[8]),
        .I3(p_0_in[8]),
        .I4(icmp_ln148_1_fu_375_p2_carry__0[7]),
        .I5(p_0_in[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln148_1_fu_375_p2_carry_i_3
       (.I0(p_0_in[3]),
        .I1(icmp_ln148_1_fu_375_p2_carry__0[3]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[5]),
        .I3(p_0_in[5]),
        .I4(icmp_ln148_1_fu_375_p2_carry__0[4]),
        .I5(p_0_in[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln148_1_fu_375_p2_carry_i_4
       (.I0(p_0_in[0]),
        .I1(icmp_ln148_1_fu_375_p2_carry__0[0]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[2]),
        .I3(p_0_in[2]),
        .I4(icmp_ln148_1_fu_375_p2_carry__0[1]),
        .I5(p_0_in[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000000002AD5)) 
    icmp_ln148_fu_369_p2_carry__0_i_2
       (.I0(x_fu_136_reg[12]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln148_fu_369_p2_carry__0[12]),
        .I4(icmp_ln148_fu_369_p2_carry__0[14]),
        .I5(icmp_ln148_fu_369_p2_carry__0[13]),
        .O(\x_fu_136_reg[12]_3 ));
  LUT6 #(
    .INIT(64'h0802202000002822)) 
    icmp_ln148_fu_369_p2_carry_i_1
       (.I0(icmp_ln148_fu_369_p2_carry_i_5_n_5),
        .I1(icmp_ln148_fu_369_p2_carry__0[11]),
        .I2(ap_loop_init),
        .I3(x_fu_136_reg[11]),
        .I4(icmp_ln148_fu_369_p2_carry__0[10]),
        .I5(x_fu_136_reg[10]),
        .O(\x_fu_136_reg[11] [3]));
  LUT6 #(
    .INIT(64'h0390030900000000)) 
    icmp_ln148_fu_369_p2_carry_i_2
       (.I0(x_fu_136_reg[6]),
        .I1(icmp_ln148_fu_369_p2_carry__0[6]),
        .I2(icmp_ln148_fu_369_p2_carry__0[8]),
        .I3(ap_loop_init),
        .I4(x_fu_136_reg[8]),
        .I5(icmp_ln148_fu_369_p2_carry_i_7_n_5),
        .O(\x_fu_136_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0802202000002822)) 
    icmp_ln148_fu_369_p2_carry_i_3
       (.I0(icmp_ln148_fu_369_p2_carry_i_8_n_5),
        .I1(icmp_ln148_fu_369_p2_carry__0[5]),
        .I2(ap_loop_init),
        .I3(x_fu_136_reg[5]),
        .I4(icmp_ln148_fu_369_p2_carry__0[4]),
        .I5(x_fu_136_reg[4]),
        .O(\x_fu_136_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0C900C0900000000)) 
    icmp_ln148_fu_369_p2_carry_i_4
       (.I0(x_fu_136_reg[0]),
        .I1(icmp_ln148_fu_369_p2_carry__0[0]),
        .I2(icmp_ln148_fu_369_p2_carry__0[2]),
        .I3(ap_loop_init),
        .I4(x_fu_136_reg[2]),
        .I5(icmp_ln148_fu_369_p2_carry_i_9_n_5),
        .O(\x_fu_136_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln148_fu_369_p2_carry_i_5
       (.I0(icmp_ln148_fu_369_p2_carry__0[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(x_fu_136_reg[9]),
        .O(icmp_ln148_fu_369_p2_carry_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln148_fu_369_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln148_fu_369_p2_carry_i_7
       (.I0(icmp_ln148_fu_369_p2_carry__0[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(x_fu_136_reg[7]),
        .O(icmp_ln148_fu_369_p2_carry_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln148_fu_369_p2_carry_i_8
       (.I0(icmp_ln148_fu_369_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(x_fu_136_reg[3]),
        .O(icmp_ln148_fu_369_p2_carry_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln148_fu_369_p2_carry_i_9
       (.I0(icmp_ln148_fu_369_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(x_fu_136_reg[1]),
        .O(icmp_ln148_fu_369_p2_carry_i_9_n_5));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_2
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(x_fu_136_reg[12]),
        .I4(icmp_ln148_1_fu_375_p2_carry__0[13]),
        .O(ap_loop_init_int_reg_0[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_3
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[10]),
        .I1(x_fu_136_reg[10]),
        .I2(x_fu_136_reg[11]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_1_fu_375_p2_carry__0[11]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_4
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[8]),
        .I1(x_fu_136_reg[8]),
        .I2(x_fu_136_reg[9]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_1_fu_375_p2_carry__0[9]),
        .O(ap_loop_init_int_reg_0[0]));
  LUT5 #(
    .INIT(32'h00005999)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_6
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[12]),
        .I1(x_fu_136_reg[12]),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln148_1_fu_375_p2_carry__0[13]),
        .O(\x_fu_136_reg[12]_0 [2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_7
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[10]),
        .I1(x_fu_136_reg[10]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[11]),
        .I3(x_fu_136_reg[11]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[12]_0 [1]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln149_1_fu_393_p2_carry__0_i_8
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[8]),
        .I1(x_fu_136_reg[8]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[9]),
        .I3(x_fu_136_reg[9]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[12]_0 [0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln149_1_fu_393_p2_carry_i_1
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[6]),
        .I1(x_fu_136_reg[6]),
        .I2(x_fu_136_reg[7]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_1_fu_375_p2_carry__0[7]),
        .O(\x_fu_136_reg[6] [3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln149_1_fu_393_p2_carry_i_2
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[4]),
        .I1(x_fu_136_reg[4]),
        .I2(x_fu_136_reg[5]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_1_fu_375_p2_carry__0[5]),
        .O(\x_fu_136_reg[6] [2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln149_1_fu_393_p2_carry_i_3
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[2]),
        .I1(x_fu_136_reg[2]),
        .I2(x_fu_136_reg[3]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_1_fu_375_p2_carry__0[3]),
        .O(\x_fu_136_reg[6] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2F00020202)) 
    icmp_ln149_1_fu_393_p2_carry_i_4
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[0]),
        .I1(x_fu_136_reg[0]),
        .I2(x_fu_136_reg[1]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_1_fu_375_p2_carry__0[1]),
        .O(\x_fu_136_reg[6] [0]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln149_1_fu_393_p2_carry_i_5
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[6]),
        .I1(x_fu_136_reg[6]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[7]),
        .I3(x_fu_136_reg[7]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln149_1_fu_393_p2_carry_i_6
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[4]),
        .I1(x_fu_136_reg[4]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[5]),
        .I3(x_fu_136_reg[5]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    icmp_ln149_1_fu_393_p2_carry_i_7
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[2]),
        .I1(x_fu_136_reg[2]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[3]),
        .I3(x_fu_136_reg[3]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h0A0A900990099009)) 
    icmp_ln149_1_fu_393_p2_carry_i_8
       (.I0(icmp_ln148_1_fu_375_p2_carry__0[0]),
        .I1(x_fu_136_reg[0]),
        .I2(icmp_ln148_1_fu_375_p2_carry__0[1]),
        .I3(x_fu_136_reg[1]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h00000444)) 
    icmp_ln149_fu_387_p2_carry__0_i_1
       (.I0(icmp_ln148_fu_369_p2_carry__0[12]),
        .I1(x_fu_136_reg[12]),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln148_fu_369_p2_carry__0[13]),
        .O(\x_fu_136_reg[12] [2]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln149_fu_387_p2_carry__0_i_2
       (.I0(x_fu_136_reg[10]),
        .I1(icmp_ln148_fu_369_p2_carry__0[10]),
        .I2(icmp_ln148_fu_369_p2_carry__0[11]),
        .I3(x_fu_136_reg[11]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[12] [1]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln149_fu_387_p2_carry__0_i_3
       (.I0(x_fu_136_reg[8]),
        .I1(icmp_ln148_fu_369_p2_carry__0[8]),
        .I2(icmp_ln148_fu_369_p2_carry__0[9]),
        .I3(x_fu_136_reg[9]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\x_fu_136_reg[12] [0]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln149_fu_387_p2_carry__0_i_5
       (.I0(x_fu_136_reg[12]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln148_fu_369_p2_carry__0[12]),
        .I4(icmp_ln148_fu_369_p2_carry__0[13]),
        .O(\x_fu_136_reg[12]_1 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln149_fu_387_p2_carry__0_i_6
       (.I0(x_fu_136_reg[10]),
        .I1(icmp_ln148_fu_369_p2_carry__0[10]),
        .I2(x_fu_136_reg[11]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_fu_369_p2_carry__0[11]),
        .O(\x_fu_136_reg[12]_1 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln149_fu_387_p2_carry__0_i_7
       (.I0(x_fu_136_reg[8]),
        .I1(icmp_ln148_fu_369_p2_carry__0[8]),
        .I2(x_fu_136_reg[9]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_fu_369_p2_carry__0[9]),
        .O(\x_fu_136_reg[12]_1 [0]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln149_fu_387_p2_carry_i_1
       (.I0(x_fu_136_reg[6]),
        .I1(icmp_ln148_fu_369_p2_carry__0[6]),
        .I2(icmp_ln148_fu_369_p2_carry__0[7]),
        .I3(x_fu_136_reg[7]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln149_fu_387_p2_carry_i_2
       (.I0(x_fu_136_reg[4]),
        .I1(icmp_ln148_fu_369_p2_carry__0[4]),
        .I2(icmp_ln148_fu_369_p2_carry__0[5]),
        .I3(x_fu_136_reg[5]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln149_fu_387_p2_carry_i_3
       (.I0(x_fu_136_reg[2]),
        .I1(icmp_ln148_fu_369_p2_carry__0[2]),
        .I2(icmp_ln148_fu_369_p2_carry__0[3]),
        .I3(x_fu_136_reg[3]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h03032F022F022F02)) 
    icmp_ln149_fu_387_p2_carry_i_4
       (.I0(x_fu_136_reg[0]),
        .I1(icmp_ln148_fu_369_p2_carry__0[0]),
        .I2(icmp_ln148_fu_369_p2_carry__0[1]),
        .I3(x_fu_136_reg[1]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln149_fu_387_p2_carry_i_5
       (.I0(x_fu_136_reg[6]),
        .I1(icmp_ln148_fu_369_p2_carry__0[6]),
        .I2(x_fu_136_reg[7]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_fu_369_p2_carry__0[7]),
        .O(\x_fu_136_reg[6]_1 [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln149_fu_387_p2_carry_i_6
       (.I0(x_fu_136_reg[4]),
        .I1(icmp_ln148_fu_369_p2_carry__0[4]),
        .I2(x_fu_136_reg[5]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_fu_369_p2_carry__0[5]),
        .O(\x_fu_136_reg[6]_1 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln149_fu_387_p2_carry_i_7
       (.I0(x_fu_136_reg[2]),
        .I1(icmp_ln148_fu_369_p2_carry__0[2]),
        .I2(x_fu_136_reg[3]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_fu_369_p2_carry__0[3]),
        .O(\x_fu_136_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'h00909090CC090909)) 
    icmp_ln149_fu_387_p2_carry_i_8
       (.I0(x_fu_136_reg[0]),
        .I1(icmp_ln148_fu_369_p2_carry__0[0]),
        .I2(x_fu_136_reg[1]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln148_fu_369_p2_carry__0[1]),
        .O(\x_fu_136_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAEEE)) 
    \or_ln150_2_reg_1128[0]_i_1 
       (.I0(cmp20_not_reg_634),
        .I1(\or_ln150_2_reg_1128_reg[0] ),
        .I2(\or_ln150_2_reg_1128_reg[0]_0 ),
        .I3(\or_ln150_2_reg_1128_reg[0]_1 ),
        .I4(\or_ln150_2_reg_1128_reg[0]_2 ),
        .I5(cmp17_not_reg_629),
        .O(or_ln150_2_fu_429_p2));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_136[0]_i_1 
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \x_fu_136[0]_i_2 
       (.I0(CO),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_empty_n),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(stream_csc_full_n),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \x_fu_136[0]_i_4 
       (.I0(stream_csc_full_n),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(stream_in_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001__0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[0]_i_5 
       (.I0(x_fu_136_reg[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[0]_i_6 
       (.I0(x_fu_136_reg[2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[0]_i_7 
       (.I0(x_fu_136_reg[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h07)) 
    \x_fu_136[0]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(x_fu_136_reg[0]),
        .O(\x_fu_136[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[12]_i_2 
       (.I0(x_fu_136_reg[12]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in__0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[4]_i_2 
       (.I0(x_fu_136_reg[7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[4]_i_3 
       (.I0(x_fu_136_reg[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[4]_i_4 
       (.I0(x_fu_136_reg[5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[4]_i_5 
       (.I0(x_fu_136_reg[4]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[8]_i_2 
       (.I0(x_fu_136_reg[11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[8]_i_3 
       (.I0(x_fu_136_reg[10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[8]_i_4 
       (.I0(x_fu_136_reg[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_136[8]_i_5 
       (.I0(x_fu_136_reg[8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_136[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_fu_136_reg[0]_i_3_n_5 ,\x_fu_136_reg[0]_i_3_n_6 ,\x_fu_136_reg[0]_i_3_n_7 ,\x_fu_136_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(O),
        .S({\x_fu_136[0]_i_5_n_5 ,\x_fu_136[0]_i_6_n_5 ,\x_fu_136[0]_i_7_n_5 ,\x_fu_136[0]_i_8_n_5 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[12]_i_1 
       (.CI(\x_fu_136_reg[8]_i_1_n_5 ),
        .CO(\NLW_x_fu_136_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_136_reg[12]_i_1_O_UNCONNECTED [3:1],\x_fu_136_reg[12]_4 }),
        .S({1'b0,1'b0,1'b0,p_0_in__0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[4]_i_1 
       (.CI(\x_fu_136_reg[0]_i_3_n_5 ),
        .CO({\x_fu_136_reg[4]_i_1_n_5 ,\x_fu_136_reg[4]_i_1_n_6 ,\x_fu_136_reg[4]_i_1_n_7 ,\x_fu_136_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_136_reg[7] ),
        .S({\x_fu_136[4]_i_2_n_5 ,\x_fu_136[4]_i_3_n_5 ,\x_fu_136[4]_i_4_n_5 ,\x_fu_136[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[8]_i_1 
       (.CI(\x_fu_136_reg[4]_i_1_n_5 ),
        .CO({\x_fu_136_reg[8]_i_1_n_5 ,\x_fu_136_reg[8]_i_1_n_6 ,\x_fu_136_reg[8]_i_1_n_7 ,\x_fu_136_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_136_reg[11]_0 ),
        .S({\x_fu_136[8]_i_2_n_5 ,\x_fu_136[8]_i_3_n_5 ,\x_fu_136[8]_i_4_n_5 ,\x_fu_136[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_42
   (\sof_2_reg_163_reg[0] ,
    \icmp_ln664_reg_384_reg[0] ,
    SR,
    E,
    D,
    \sof_reg_106_reg[0] ,
    S,
    \j_fu_100_reg[0] ,
    \sub_reg_209_reg[10] ,
    ap_loop_init_int_reg_0,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready,
    \j_fu_100_reg[4] ,
    \j_fu_100_reg[8] ,
    \j_fu_100_reg[11] ,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    sof_2_reg_163,
    sof_reg_106,
    \sof_2_reg_163_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
    CO,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
    Q,
    ap_done_reg1,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter1,
    stream_csc_empty_n,
    m_axis_video_TREADY_int_regslice,
    \icmp_ln664_reg_384_reg[0]_0 ,
    \axi_last_reg_388_reg[0] ,
    \j_fu_100_reg[11]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg);
  output \sof_2_reg_163_reg[0] ;
  output \icmp_ln664_reg_384_reg[0] ;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  output \sof_reg_106_reg[0] ;
  output [3:0]S;
  output [0:0]\j_fu_100_reg[0] ;
  output [3:0]\sub_reg_209_reg[10] ;
  output [0:0]ap_loop_init_int_reg_0;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready;
  output [3:0]\j_fu_100_reg[4] ;
  output [3:0]\j_fu_100_reg[8] ;
  output [2:0]\j_fu_100_reg[11] ;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input sof_2_reg_163;
  input sof_reg_106;
  input \sof_2_reg_163_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  input [0:0]CO;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0;
  input [2:0]Q;
  input ap_done_reg1;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter1;
  input stream_csc_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input [11:0]\icmp_ln664_reg_384_reg[0]_0 ;
  input [11:0]\axi_last_reg_388_reg[0] ;
  input [11:0]\j_fu_100_reg[11]_0 ;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:1]ap_sig_allocacmp_j_1;
  wire [11:0]\axi_last_reg_388_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg;
  wire \icmp_ln664_reg_384_reg[0] ;
  wire [11:0]\icmp_ln664_reg_384_reg[0]_0 ;
  wire \j_fu_100[11]_i_4_n_5 ;
  wire [0:0]\j_fu_100_reg[0] ;
  wire [2:0]\j_fu_100_reg[11] ;
  wire [11:0]\j_fu_100_reg[11]_0 ;
  wire [3:0]\j_fu_100_reg[4] ;
  wire [3:0]\j_fu_100_reg[8] ;
  wire m_axis_video_TREADY_int_regslice;
  wire sof_2_reg_163;
  wire \sof_2_reg_163[0]_i_2_n_5 ;
  wire \sof_2_reg_163_reg[0] ;
  wire \sof_2_reg_163_reg[0]_0 ;
  wire sof_reg_106;
  wire \sof_reg_106_reg[0] ;
  wire stream_csc_empty_n;
  wire [3:0]\sub_reg_209_reg[10] ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(\icmp_ln664_reg_384_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0),
        .I1(\icmp_ln664_reg_384_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__3
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(\icmp_ln664_reg_384_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I3(\icmp_ln664_reg_384_reg[0] ),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_228_p2_carry_i_1
       (.I0(\axi_last_reg_388_reg[0] [10]),
        .I1(ap_sig_allocacmp_j_1[10]),
        .I2(\axi_last_reg_388_reg[0] [11]),
        .I3(ap_sig_allocacmp_j_1[11]),
        .I4(ap_sig_allocacmp_j_1[9]),
        .I5(\axi_last_reg_388_reg[0] [9]),
        .O(\sub_reg_209_reg[10] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_228_p2_carry_i_2
       (.I0(\axi_last_reg_388_reg[0] [7]),
        .I1(ap_sig_allocacmp_j_1[7]),
        .I2(\axi_last_reg_388_reg[0] [8]),
        .I3(ap_sig_allocacmp_j_1[8]),
        .I4(ap_sig_allocacmp_j_1[6]),
        .I5(\axi_last_reg_388_reg[0] [6]),
        .O(\sub_reg_209_reg[10] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_228_p2_carry_i_3
       (.I0(\axi_last_reg_388_reg[0] [4]),
        .I1(ap_sig_allocacmp_j_1[4]),
        .I2(\axi_last_reg_388_reg[0] [5]),
        .I3(ap_sig_allocacmp_j_1[5]),
        .I4(ap_sig_allocacmp_j_1[3]),
        .I5(\axi_last_reg_388_reg[0] [3]),
        .O(\sub_reg_209_reg[10] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_228_p2_carry_i_4
       (.I0(\j_fu_100_reg[0] ),
        .I1(\axi_last_reg_388_reg[0] [0]),
        .I2(\axi_last_reg_388_reg[0] [1]),
        .I3(ap_sig_allocacmp_j_1[1]),
        .I4(\axi_last_reg_388_reg[0] [2]),
        .I5(ap_sig_allocacmp_j_1[2]),
        .O(\sub_reg_209_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hF444FF44)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg),
        .I1(Q[1]),
        .I2(\icmp_ln664_reg_384_reg[0] ),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I4(CO),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln664_fu_216_p2_carry_i_1
       (.I0(\icmp_ln664_reg_384_reg[0]_0 [10]),
        .I1(ap_sig_allocacmp_j_1[10]),
        .I2(\icmp_ln664_reg_384_reg[0]_0 [11]),
        .I3(ap_sig_allocacmp_j_1[11]),
        .I4(ap_sig_allocacmp_j_1[9]),
        .I5(\icmp_ln664_reg_384_reg[0]_0 [9]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_10
       (.I0(\j_fu_100_reg[11]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_11
       (.I0(\j_fu_100_reg[11]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_12
       (.I0(\j_fu_100_reg[11]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_13
       (.I0(\j_fu_100_reg[11]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_14
       (.I0(\j_fu_100_reg[11]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_15
       (.I0(\j_fu_100_reg[11]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln664_fu_216_p2_carry_i_2
       (.I0(\icmp_ln664_reg_384_reg[0]_0 [7]),
        .I1(ap_sig_allocacmp_j_1[7]),
        .I2(\icmp_ln664_reg_384_reg[0]_0 [8]),
        .I3(ap_sig_allocacmp_j_1[8]),
        .I4(ap_sig_allocacmp_j_1[6]),
        .I5(\icmp_ln664_reg_384_reg[0]_0 [6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln664_fu_216_p2_carry_i_3
       (.I0(\icmp_ln664_reg_384_reg[0]_0 [4]),
        .I1(ap_sig_allocacmp_j_1[4]),
        .I2(\icmp_ln664_reg_384_reg[0]_0 [5]),
        .I3(ap_sig_allocacmp_j_1[5]),
        .I4(ap_sig_allocacmp_j_1[3]),
        .I5(\icmp_ln664_reg_384_reg[0]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln664_fu_216_p2_carry_i_4
       (.I0(\j_fu_100_reg[0] ),
        .I1(\icmp_ln664_reg_384_reg[0]_0 [0]),
        .I2(\icmp_ln664_reg_384_reg[0]_0 [1]),
        .I3(ap_sig_allocacmp_j_1[1]),
        .I4(\icmp_ln664_reg_384_reg[0]_0 [2]),
        .I5(ap_sig_allocacmp_j_1[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_5
       (.I0(\j_fu_100_reg[11]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_6
       (.I0(\j_fu_100_reg[11]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_7
       (.I0(\j_fu_100_reg[11]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_8
       (.I0(\j_fu_100_reg[11]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln664_fu_216_p2_carry_i_9
       (.I0(\j_fu_100_reg[11]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry__0_i_1
       (.I0(\j_fu_100_reg[11]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[8] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry__0_i_2
       (.I0(\j_fu_100_reg[11]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[8] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry__0_i_3
       (.I0(\j_fu_100_reg[11]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry__0_i_4
       (.I0(\j_fu_100_reg[11]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[8] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry__1_i_1
       (.I0(\j_fu_100_reg[11]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry__1_i_2
       (.I0(\j_fu_100_reg[11]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[11] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry__1_i_3
       (.I0(\j_fu_100_reg[11]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[11] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry_i_1
       (.I0(\j_fu_100_reg[11]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry_i_2
       (.I0(\j_fu_100_reg[11]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[4] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry_i_3
       (.I0(\j_fu_100_reg[11]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[4] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry_i_4
       (.I0(\j_fu_100_reg[11]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_222_p2_carry_i_5
       (.I0(\j_fu_100_reg[11]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .O(\j_fu_100_reg[4] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_100[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_100_reg[11]_0 [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_fu_100[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln664_reg_384_reg[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_100[11]_i_2 
       (.I0(CO),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I2(\icmp_ln664_reg_384_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0404040404FFFFFF)) 
    \j_fu_100[11]_i_3 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_csc_empty_n),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(Q[2]),
        .I5(\j_fu_100[11]_i_4_n_5 ),
        .O(\icmp_ln664_reg_384_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_100[11]_i_4 
       (.I0(\sof_2_reg_163_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\j_fu_100[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAAE2AA00AAE2AAE2)) 
    \sof_2_reg_163[0]_i_1 
       (.I0(sof_2_reg_163),
        .I1(\sof_2_reg_163[0]_i_2_n_5 ),
        .I2(sof_reg_106),
        .I3(\icmp_ln664_reg_384_reg[0] ),
        .I4(\sof_2_reg_163_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\sof_2_reg_163_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sof_2_reg_163[0]_i_2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\sof_2_reg_163[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0E000E0EEEEEEEEE)) 
    \sof_reg_106[0]_i_1 
       (.I0(sof_reg_106),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(\sof_reg_106_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_82
   (\axi_last_fu_104_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    B_V_data_1_sel0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
    E,
    \B_V_data_1_state_reg[0] ,
    SR,
    D,
    S,
    ap_sig_allocacmp_j_3,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[4] ,
    B_V_data_1_sel_rd_reg,
    \B_V_data_1_state_reg[0]_0 ,
    mOutPtr16_out,
    push,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_177_reg[0] ,
    stream_in_full_n,
    \eol_reg_177_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    CO,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    Q,
    B_V_data_1_sel_rd_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
    s_axis_video_TVALID_int_regslice,
    \axi_last_fu_104_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    \j_fu_96_reg[11] ,
    icmp_ln545_fu_217_p2_carry_i_1_0,
    B_V_data_1_sel,
    pop,
    sof_reg_150);
  output \axi_last_fu_104_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output B_V_data_1_sel0;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  output [0:0]E;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output [0:0]SR;
  output [1:0]D;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_j_3;
  output [0:0]ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[4] ;
  output B_V_data_1_sel_rd_reg;
  output \B_V_data_1_state_reg[0]_0 ;
  output mOutPtr16_out;
  output push;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_177_reg[0] ;
  input stream_in_full_n;
  input \eol_reg_177_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [0:0]CO;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input [2:0]Q;
  input B_V_data_1_sel_rd_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  input s_axis_video_TVALID_int_regslice;
  input \axi_last_fu_104_reg[0]_0 ;
  input [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input [11:0]\j_fu_96_reg[11] ;
  input [11:0]icmp_ln545_fu_217_p2_carry_i_1_0;
  input B_V_data_1_sel;
  input pop;
  input sof_reg_150;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire B_V_data_1_sel_rd_reg_0;
  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_2_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_loop_init_int_i_2_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire \axi_data_fu_100[35]_i_3_n_5 ;
  wire \axi_last_fu_104_reg[0] ;
  wire \axi_last_fu_104_reg[0]_0 ;
  wire \eol_reg_177[0]_i_2_n_5 ;
  wire \eol_reg_177_reg[0] ;
  wire \eol_reg_177_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  wire [11:0]icmp_ln545_fu_217_p2_carry_i_1_0;
  wire icmp_ln545_fu_217_p2_carry_i_5_n_5;
  wire icmp_ln545_fu_217_p2_carry_i_6_n_5;
  wire icmp_ln545_fu_217_p2_carry_i_7_n_5;
  wire icmp_ln545_fu_217_p2_carry_i_8_n_5;
  wire \j_fu_96[11]_i_4_n_5 ;
  wire \j_fu_96[11]_i_5_n_5 ;
  wire [11:0]\j_fu_96_reg[11] ;
  wire mOutPtr16_out;
  wire pop;
  wire push;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire stream_in_full_n;

  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_reg));
  LUT6 #(
    .INIT(64'hFFFF000004370437)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_i_2_n_5),
        .I1(Q[1]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .I5(Q[2]),
        .O(B_V_data_1_sel0));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I2(stream_in_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\axi_last_fu_104_reg[0]_0 ),
        .I5(Q[1]),
        .O(push));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8880888088800000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(\j_fu_96[11]_i_4_n_5 ),
        .I3(stream_in_full_n),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_reg1),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88880C00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_5),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\j_fu_96[11]_i_5_n_5 ),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .I5(s_axis_video_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBBF3)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_loop_init_int_i_2_n_5),
        .O(ap_loop_init_int_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h11111F11FFFFFFFF)) 
    ap_loop_init_int_i_2
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I2(stream_in_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\axi_last_fu_104_reg[0]_0 ),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_loop_init_int_i_2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFCFAA8AAA8A)) 
    \axi_data_fu_100[35]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(stream_in_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\axi_last_fu_104_reg[0]_0 ),
        .I4(\axi_data_fu_100[35]_i_3_n_5 ),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_data_fu_100[35]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\axi_data_fu_100[35]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF000B8B8F0F0F0F0)) 
    \eol_reg_177[0]_i_1 
       (.I0(\eol_reg_177_reg[0] ),
        .I1(stream_in_full_n),
        .I2(\eol_reg_177_reg[0]_0 ),
        .I3(\axi_data_fu_100[35]_i_3_n_5 ),
        .I4(\j_fu_96[11]_i_4_n_5 ),
        .I5(\eol_reg_177[0]_i_2_n_5 ),
        .O(\axi_last_fu_104_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAFF)) 
    \eol_reg_177[0]_i_2 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\j_fu_96[11]_i_4_n_5 ),
        .I2(\eol_reg_177_reg[0] ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(CO),
        .I5(\j_fu_96[11]_i_5_n_5 ),
        .O(\eol_reg_177[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1
       (.I0(ap_done_reg1),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0),
        .I2(Q[0]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln545_fu_217_p2_carry_i_1
       (.I0(icmp_ln545_fu_217_p2_carry_i_5_n_5),
        .I1(\j_fu_96_reg[11] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(icmp_ln545_fu_217_p2_carry_i_1_0[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln545_fu_217_p2_carry_i_2
       (.I0(icmp_ln545_fu_217_p2_carry_i_6_n_5),
        .I1(\j_fu_96_reg[11] [6]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(icmp_ln545_fu_217_p2_carry_i_1_0[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln545_fu_217_p2_carry_i_3
       (.I0(icmp_ln545_fu_217_p2_carry_i_7_n_5),
        .I1(\j_fu_96_reg[11] [3]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(icmp_ln545_fu_217_p2_carry_i_1_0[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln545_fu_217_p2_carry_i_4
       (.I0(\j_fu_96_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(icmp_ln545_fu_217_p2_carry_i_1_0[0]),
        .I4(icmp_ln545_fu_217_p2_carry_i_8_n_5),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln545_fu_217_p2_carry_i_5
       (.I0(\j_fu_96_reg[11] [11]),
        .I1(icmp_ln545_fu_217_p2_carry_i_1_0[11]),
        .I2(\j_fu_96_reg[11] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I5(icmp_ln545_fu_217_p2_carry_i_1_0[10]),
        .O(icmp_ln545_fu_217_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln545_fu_217_p2_carry_i_6
       (.I0(\j_fu_96_reg[11] [8]),
        .I1(icmp_ln545_fu_217_p2_carry_i_1_0[8]),
        .I2(\j_fu_96_reg[11] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I5(icmp_ln545_fu_217_p2_carry_i_1_0[7]),
        .O(icmp_ln545_fu_217_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln545_fu_217_p2_carry_i_7
       (.I0(\j_fu_96_reg[11] [5]),
        .I1(icmp_ln545_fu_217_p2_carry_i_1_0[5]),
        .I2(\j_fu_96_reg[11] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I5(icmp_ln545_fu_217_p2_carry_i_1_0[4]),
        .O(icmp_ln545_fu_217_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln545_fu_217_p2_carry_i_8
       (.I0(\j_fu_96_reg[11] [2]),
        .I1(icmp_ln545_fu_217_p2_carry_i_1_0[2]),
        .I2(\j_fu_96_reg[11] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I5(icmp_ln545_fu_217_p2_carry_i_1_0[1]),
        .O(icmp_ln545_fu_217_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'hABABABABA800A8A8)) 
    \icmp_ln545_reg_357[0]_i_1 
       (.I0(CO),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I3(stream_in_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\axi_last_fu_104_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__0_i_1
       (.I0(\j_fu_96_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__0_i_2
       (.I0(\j_fu_96_reg[11] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__0_i_3
       (.I0(\j_fu_96_reg[11] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__0_i_4
       (.I0(\j_fu_96_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__1_i_1
       (.I0(\j_fu_96_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__1_i_2
       (.I0(\j_fu_96_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__1_i_3
       (.I0(\j_fu_96_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_1
       (.I0(\j_fu_96_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_2
       (.I0(\j_fu_96_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_3
       (.I0(\j_fu_96_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_4
       (.I0(\j_fu_96_reg[11] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_5
       (.I0(\j_fu_96_reg[11] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_96[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_96_reg[11] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_96[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_reg1),
        .O(SR));
  LUT6 #(
    .INIT(64'h2220222022200000)) 
    \j_fu_96[11]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(CO),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I4(stream_in_full_n),
        .I5(\j_fu_96[11]_i_4_n_5 ),
        .O(E));
  LUT6 #(
    .INIT(64'hEFEFEFEFFFEFEFEF)) 
    \j_fu_96[11]_i_3 
       (.I0(\j_fu_96[11]_i_5_n_5 ),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(\eol_reg_177_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\axi_last_fu_104_reg[0]_0 ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_96[11]_i_4 
       (.I0(\axi_last_fu_104_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\j_fu_96[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBF80BF800000BF80)) 
    \j_fu_96[11]_i_5 
       (.I0(sof_reg_150),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(\eol_reg_177_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\axi_last_fu_104_reg[0]_0 ),
        .O(\j_fu_96[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020202000)) 
    \mOutPtr[4]_i_3 
       (.I0(Q[1]),
        .I1(\j_fu_96[11]_i_4_n_5 ),
        .I2(stream_in_full_n),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(pop),
        .O(mOutPtr16_out));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_83
   (D,
    grp_reg_unsigned_short_s_fu_257_ap_ce,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[1] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
    \axi_last_fu_54_reg[0] ,
    Q,
    s_axis_video_TLAST_int_regslice,
    axi_last_fu_54);
  output [1:0]D;
  output grp_reg_unsigned_short_s_fu_257_ap_ce;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  output ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  input \axi_last_fu_54_reg[0] ;
  input [2:0]Q;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_fu_54;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_fu_54;
  wire \axi_last_fu_54_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;

  LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(\axi_last_fu_54_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h08A80808)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_last_fu_54_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    ap_ce_reg_i_1
       (.I0(Q[2]),
        .I1(\axi_last_fu_54_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(grp_reg_unsigned_short_s_fu_257_ap_ce));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1
       (.I0(ap_loop_init_int),
        .I1(\axi_last_fu_54_reg[0] ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FF57F55)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\axi_last_fu_54_reg[0] ),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h77F7FFFF)) 
    \axi_data_13_fu_96[35]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\axi_last_fu_54_reg[0] ),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \axi_last_fu_54[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(\axi_last_fu_54_reg[0] ),
        .I4(ap_loop_init_int),
        .I5(axi_last_fu_54),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0));
  LUT4 #(
    .INIT(16'hEEAE)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(\axi_last_fu_54_reg[0] ),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \sof_reg_83[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\axi_last_fu_54_reg[0] ),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_84
   (ap_loop_init_int_reg_0,
    E,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
    \ap_CS_fsm_reg[7] ,
    \B_V_data_1_state_reg[0] ,
    \sof_reg_150_reg[0] ,
    ap_done_cache_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \axi_data_13_fu_96_reg[0] ,
    axi_last_reg_84,
    Q,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    sof_reg_150);
  output ap_loop_init_int_reg_0;
  output [0:0]E;
  output [1:0]D;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  output \ap_CS_fsm_reg[7] ;
  output \B_V_data_1_state_reg[0] ;
  output \sof_reg_150_reg[0] ;
  output ap_done_cache_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \axi_data_13_fu_96_reg[0] ;
  input axi_last_reg_84;
  input [2:0]Q;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input sof_reg_150;

  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm[8]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_block_state1_pp0_stage0_iter0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_13_fu_96_reg[0] ;
  wire axi_last_reg_84;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire \sof_reg_150_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h20002A00)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I4(axi_last_reg_84),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\ap_CS_fsm[8]_i_2_n_5 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[8]_i_2_n_5 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(axi_last_reg_84),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .O(\ap_CS_fsm[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(axi_last_reg_84),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFFF55F755FF55)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I5(axi_last_reg_84),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD5DD5555)) 
    \axi_data_13_fu_96[35]_i_1 
       (.I0(\axi_data_13_fu_96_reg[0] ),
        .I1(ap_block_state1_pp0_stage0_iter0),
        .I2(ap_loop_init_int_reg_0),
        .I3(axi_last_reg_84),
        .I4(Q[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCCCCC808)) 
    \axi_data_13_fu_96[35]_i_4 
       (.I0(axi_last_reg_84),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(ap_block_state1_pp0_stage0_iter0));
  LUT6 #(
    .INIT(64'hE2EEE22200000000)) 
    \axi_last_2_reg_164[0]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(axi_last_reg_84),
        .I5(Q[2]),
        .O(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08880000)) 
    \axi_last_reg_84[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I5(axi_last_reg_84),
        .O(\B_V_data_1_state_reg[0] ));
  LUT5 #(
    .INIT(32'hAAAEEEAE)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(axi_last_reg_84),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h0EEE0E0E0EEEEEEE)) 
    \sof_reg_150[0]_i_1 
       (.I0(sof_reg_150),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm[8]_i_2_n_5 ),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I5(ap_done_cache),
        .O(\sof_reg_150_reg[0] ));
endmodule

module bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    DI,
    add_ln196_2_fu_806_p2__83_carry__6,
    S,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    add_ln196_2_fu_806_p2__83_carry__6_0,
    add_ln196_2_fu_806_p2__83_carry__6_1,
    ap_clk,
    p_reg_reg_6,
    out,
    p_reg_reg_7,
    ap_enable_reg_pp0_iter1,
    stream_in_empty_n,
    ap_enable_reg_pp0_iter5,
    stream_csc_full_n,
    CO,
    O,
    sext_ln196_4_fu_796_p1,
    add_ln196_2_fu_806_p2__83_carry__6_2);
  output [27:0]P;
  output ap_block_pp0_stage0_subdone;
  output [0:0]DI;
  output [0:0]add_ln196_2_fu_806_p2__83_carry__6;
  output [3:0]S;
  output [3:0]p_reg_reg;
  output [3:0]p_reg_reg_0;
  output [3:0]p_reg_reg_1;
  output [3:0]p_reg_reg_2;
  output [3:0]p_reg_reg_3;
  output [3:0]p_reg_reg_4;
  output [0:0]p_reg_reg_5;
  output [0:0]add_ln196_2_fu_806_p2__83_carry__6_0;
  output [0:0]add_ln196_2_fu_806_p2__83_carry__6_1;
  input ap_clk;
  input [15:0]p_reg_reg_6;
  input [11:0]out;
  input [13:0]p_reg_reg_7;
  input ap_enable_reg_pp0_iter1;
  input stream_in_empty_n;
  input ap_enable_reg_pp0_iter5;
  input stream_csc_full_n;
  input [0:0]CO;
  input [0:0]O;
  input [27:0]sext_ln196_4_fu_796_p1;
  input [0:0]add_ln196_2_fu_806_p2__83_carry__6_2;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [27:0]P;
  wire [3:0]S;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6_0;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6_1;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6_2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire [11:0]out;
  wire [3:0]p_reg_reg;
  wire [3:0]p_reg_reg_0;
  wire [3:0]p_reg_reg_1;
  wire [3:0]p_reg_reg_2;
  wire [3:0]p_reg_reg_3;
  wire [3:0]p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire [15:0]p_reg_reg_6;
  wire [13:0]p_reg_reg_7;
  wire [27:0]sext_ln196_4_fu_796_p1;
  wire stream_csc_full_n;
  wire stream_in_empty_n;

  bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_38 bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .P(P),
        .S(S),
        .add_ln196_2_fu_806_p2__83_carry__6(add_ln196_2_fu_806_p2__83_carry__6),
        .add_ln196_2_fu_806_p2__83_carry__6_0(add_ln196_2_fu_806_p2__83_carry__6_0),
        .add_ln196_2_fu_806_p2__83_carry__6_1(add_ln196_2_fu_806_p2__83_carry__6_1),
        .add_ln196_2_fu_806_p2__83_carry__6_2(add_ln196_2_fu_806_p2__83_carry__6_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_block_pp0_stage0_subdone),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .out(out),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .sext_ln196_4_fu_796_p1(sext_ln196_4_fu_796_p1),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_empty_n(stream_in_empty_n));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1" *) 
module bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_35
   (P,
    DI,
    add_ln192_2_fu_714_p2__83_carry__6,
    S,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    add_ln192_2_fu_714_p2__83_carry__6_0,
    add_ln192_2_fu_714_p2__83_carry__6_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    out,
    C,
    CO,
    O,
    sext_ln192_4_fu_704_p1,
    add_ln192_2_fu_714_p2__83_carry__6_2);
  output [27:0]P;
  output [0:0]DI;
  output [0:0]add_ln192_2_fu_714_p2__83_carry__6;
  output [3:0]S;
  output [3:0]p_reg_reg;
  output [3:0]p_reg_reg_0;
  output [3:0]p_reg_reg_1;
  output [3:0]p_reg_reg_2;
  output [3:0]p_reg_reg_3;
  output [3:0]p_reg_reg_4;
  output [0:0]p_reg_reg_5;
  output [0:0]add_ln192_2_fu_714_p2__83_carry__6_0;
  output [0:0]add_ln192_2_fu_714_p2__83_carry__6_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [11:0]out;
  input [13:0]C;
  input [0:0]CO;
  input [0:0]O;
  input [27:0]sext_ln192_4_fu_704_p1;
  input [0:0]add_ln192_2_fu_714_p2__83_carry__6_2;

  wire [15:0]B;
  wire [13:0]C;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [27:0]P;
  wire [3:0]S;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6_0;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6_1;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6_2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:0]out;
  wire [3:0]p_reg_reg;
  wire [3:0]p_reg_reg_0;
  wire [3:0]p_reg_reg_1;
  wire [3:0]p_reg_reg_2;
  wire [3:0]p_reg_reg_3;
  wire [3:0]p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire [27:0]sext_ln192_4_fu_704_p1;

  bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_37 bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .CO(CO),
        .DI(DI),
        .O(O),
        .P(P),
        .S(S),
        .add_ln192_2_fu_714_p2__83_carry__6(add_ln192_2_fu_714_p2__83_carry__6),
        .add_ln192_2_fu_714_p2__83_carry__6_0(add_ln192_2_fu_714_p2__83_carry__6_0),
        .add_ln192_2_fu_714_p2__83_carry__6_1(add_ln192_2_fu_714_p2__83_carry__6_1),
        .add_ln192_2_fu_714_p2__83_carry__6_2(add_ln192_2_fu_714_p2__83_carry__6_2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .sext_ln192_4_fu_704_p1(sext_ln192_4_fu_704_p1));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1" *) 
module bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_36
   (P,
    DI,
    add_ln194_2_fu_760_p2__83_carry__6,
    S,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    add_ln194_2_fu_760_p2__83_carry__6_0,
    add_ln194_2_fu_760_p2__83_carry__6_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_6,
    out,
    p_reg_reg_7,
    CO,
    O,
    sext_ln194_4_fu_750_p1,
    add_ln194_2_fu_760_p2__83_carry__6_2);
  output [27:0]P;
  output [0:0]DI;
  output [0:0]add_ln194_2_fu_760_p2__83_carry__6;
  output [3:0]S;
  output [3:0]p_reg_reg;
  output [3:0]p_reg_reg_0;
  output [3:0]p_reg_reg_1;
  output [3:0]p_reg_reg_2;
  output [3:0]p_reg_reg_3;
  output [3:0]p_reg_reg_4;
  output [0:0]p_reg_reg_5;
  output [0:0]add_ln194_2_fu_760_p2__83_carry__6_0;
  output [0:0]add_ln194_2_fu_760_p2__83_carry__6_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_6;
  input [11:0]out;
  input [13:0]p_reg_reg_7;
  input [0:0]CO;
  input [0:0]O;
  input [27:0]sext_ln194_4_fu_750_p1;
  input [0:0]add_ln194_2_fu_760_p2__83_carry__6_2;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [27:0]P;
  wire [3:0]S;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6_0;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6_1;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6_2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:0]out;
  wire [3:0]p_reg_reg;
  wire [3:0]p_reg_reg_0;
  wire [3:0]p_reg_reg_1;
  wire [3:0]p_reg_reg_2;
  wire [3:0]p_reg_reg_3;
  wire [3:0]p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire [15:0]p_reg_reg_6;
  wire [13:0]p_reg_reg_7;
  wire [27:0]sext_ln194_4_fu_750_p1;

  bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0 bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .P(P),
        .S(S),
        .add_ln194_2_fu_760_p2__83_carry__6(add_ln194_2_fu_760_p2__83_carry__6),
        .add_ln194_2_fu_760_p2__83_carry__6_0(add_ln194_2_fu_760_p2__83_carry__6_0),
        .add_ln194_2_fu_760_p2__83_carry__6_1(add_ln194_2_fu_760_p2__83_carry__6_1),
        .add_ln194_2_fu_760_p2__83_carry__6_2(add_ln194_2_fu_760_p2__83_carry__6_2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .sext_ln194_4_fu_750_p1(sext_ln194_4_fu_750_p1));
endmodule

module bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0
   (P,
    DI,
    add_ln194_2_fu_760_p2__83_carry__6,
    S,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    add_ln194_2_fu_760_p2__83_carry__6_0,
    add_ln194_2_fu_760_p2__83_carry__6_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_7,
    out,
    p_reg_reg_8,
    CO,
    O,
    sext_ln194_4_fu_750_p1,
    add_ln194_2_fu_760_p2__83_carry__6_2);
  output [27:0]P;
  output [0:0]DI;
  output [0:0]add_ln194_2_fu_760_p2__83_carry__6;
  output [3:0]S;
  output [3:0]p_reg_reg_0;
  output [3:0]p_reg_reg_1;
  output [3:0]p_reg_reg_2;
  output [3:0]p_reg_reg_3;
  output [3:0]p_reg_reg_4;
  output [3:0]p_reg_reg_5;
  output [0:0]p_reg_reg_6;
  output [0:0]add_ln194_2_fu_760_p2__83_carry__6_0;
  output [0:0]add_ln194_2_fu_760_p2__83_carry__6_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]p_reg_reg_7;
  input [11:0]out;
  input [13:0]p_reg_reg_8;
  input [0:0]CO;
  input [0:0]O;
  input [27:0]sext_ln194_4_fu_750_p1;
  input [0:0]add_ln194_2_fu_760_p2__83_carry__6_2;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [27:0]P;
  wire [3:0]S;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6_0;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6_1;
  wire [0:0]add_ln194_2_fu_760_p2__83_carry__6_2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:0]out;
  wire [3:0]p_reg_reg_0;
  wire [3:0]p_reg_reg_1;
  wire [3:0]p_reg_reg_2;
  wire [3:0]p_reg_reg_3;
  wire [3:0]p_reg_reg_4;
  wire [3:0]p_reg_reg_5;
  wire [0:0]p_reg_reg_6;
  wire [15:0]p_reg_reg_7;
  wire [13:0]p_reg_reg_8;
  wire p_reg_reg_n_82;
  wire [27:0]sext_ln194_4_fu_750_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__0_i_1
       (.I0(P[7]),
        .I1(sext_ln194_4_fu_750_p1[7]),
        .O(p_reg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__0_i_2
       (.I0(P[6]),
        .I1(sext_ln194_4_fu_750_p1[6]),
        .O(p_reg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__0_i_3
       (.I0(P[5]),
        .I1(sext_ln194_4_fu_750_p1[5]),
        .O(p_reg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__0_i_4
       (.I0(P[4]),
        .I1(sext_ln194_4_fu_750_p1[4]),
        .O(p_reg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__1_i_1
       (.I0(P[11]),
        .I1(sext_ln194_4_fu_750_p1[11]),
        .O(p_reg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__1_i_2
       (.I0(P[10]),
        .I1(sext_ln194_4_fu_750_p1[10]),
        .O(p_reg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__1_i_3
       (.I0(P[9]),
        .I1(sext_ln194_4_fu_750_p1[9]),
        .O(p_reg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__1_i_4
       (.I0(P[8]),
        .I1(sext_ln194_4_fu_750_p1[8]),
        .O(p_reg_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__2_i_1
       (.I0(P[15]),
        .I1(sext_ln194_4_fu_750_p1[15]),
        .O(p_reg_reg_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__2_i_2
       (.I0(P[14]),
        .I1(sext_ln194_4_fu_750_p1[14]),
        .O(p_reg_reg_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__2_i_3
       (.I0(P[13]),
        .I1(sext_ln194_4_fu_750_p1[13]),
        .O(p_reg_reg_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__2_i_4
       (.I0(P[12]),
        .I1(sext_ln194_4_fu_750_p1[12]),
        .O(p_reg_reg_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__3_i_1
       (.I0(P[19]),
        .I1(sext_ln194_4_fu_750_p1[19]),
        .O(p_reg_reg_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__3_i_2
       (.I0(P[18]),
        .I1(sext_ln194_4_fu_750_p1[18]),
        .O(p_reg_reg_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__3_i_3
       (.I0(P[17]),
        .I1(sext_ln194_4_fu_750_p1[17]),
        .O(p_reg_reg_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__3_i_4
       (.I0(P[16]),
        .I1(sext_ln194_4_fu_750_p1[16]),
        .O(p_reg_reg_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__4_i_1
       (.I0(P[23]),
        .I1(sext_ln194_4_fu_750_p1[23]),
        .O(p_reg_reg_4[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__4_i_2
       (.I0(P[22]),
        .I1(sext_ln194_4_fu_750_p1[22]),
        .O(p_reg_reg_4[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__4_i_3
       (.I0(P[21]),
        .I1(sext_ln194_4_fu_750_p1[21]),
        .O(p_reg_reg_4[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__4_i_4
       (.I0(P[20]),
        .I1(sext_ln194_4_fu_750_p1[20]),
        .O(p_reg_reg_4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__5_i_1
       (.I0(P[27]),
        .I1(sext_ln194_4_fu_750_p1[27]),
        .O(p_reg_reg_5[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__5_i_2
       (.I0(P[26]),
        .I1(sext_ln194_4_fu_750_p1[26]),
        .O(p_reg_reg_5[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__5_i_3
       (.I0(P[25]),
        .I1(sext_ln194_4_fu_750_p1[25]),
        .O(p_reg_reg_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry__5_i_4
       (.I0(P[24]),
        .I1(sext_ln194_4_fu_750_p1[24]),
        .O(p_reg_reg_5[0]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln194_2_fu_760_p2__83_carry__6_i_2
       (.I0(p_reg_reg_n_82),
        .I1(add_ln194_2_fu_760_p2__83_carry__6_2),
        .O(p_reg_reg_6));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry_i_1
       (.I0(P[3]),
        .I1(sext_ln194_4_fu_750_p1[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry_i_2
       (.I0(P[2]),
        .I1(sext_ln194_4_fu_750_p1[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry_i_3
       (.I0(P[1]),
        .I1(sext_ln194_4_fu_750_p1[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2__83_carry_i_4
       (.I0(P[0]),
        .I1(sext_ln194_4_fu_750_p1[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln199_1_fu_840_p2_carry__1_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln194_2_fu_760_p2__83_carry__6));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln199_1_fu_840_p2_carry__1_i_2
       (.I0(CO),
        .I1(O),
        .O(add_ln194_2_fu_760_p2__83_carry__6_1));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln199_fu_834_p2_carry__1_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln199_fu_834_p2_carry__1_i_2
       (.I0(CO),
        .I1(O),
        .O(add_ln194_2_fu_760_p2__83_carry__6_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_7[15],p_reg_reg_7[15],p_reg_reg_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],p_reg_reg_n_82,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0" *) 
module bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_37
   (P,
    DI,
    add_ln192_2_fu_714_p2__83_carry__6,
    S,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    add_ln192_2_fu_714_p2__83_carry__6_0,
    add_ln192_2_fu_714_p2__83_carry__6_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    out,
    C,
    CO,
    O,
    sext_ln192_4_fu_704_p1,
    add_ln192_2_fu_714_p2__83_carry__6_2);
  output [27:0]P;
  output [0:0]DI;
  output [0:0]add_ln192_2_fu_714_p2__83_carry__6;
  output [3:0]S;
  output [3:0]p_reg_reg_0;
  output [3:0]p_reg_reg_1;
  output [3:0]p_reg_reg_2;
  output [3:0]p_reg_reg_3;
  output [3:0]p_reg_reg_4;
  output [3:0]p_reg_reg_5;
  output [0:0]p_reg_reg_6;
  output [0:0]add_ln192_2_fu_714_p2__83_carry__6_0;
  output [0:0]add_ln192_2_fu_714_p2__83_carry__6_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [11:0]out;
  input [13:0]C;
  input [0:0]CO;
  input [0:0]O;
  input [27:0]sext_ln192_4_fu_704_p1;
  input [0:0]add_ln192_2_fu_714_p2__83_carry__6_2;

  wire [15:0]B;
  wire [13:0]C;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [27:0]P;
  wire [3:0]S;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6_0;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6_1;
  wire [0:0]add_ln192_2_fu_714_p2__83_carry__6_2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:0]out;
  wire [3:0]p_reg_reg_0;
  wire [3:0]p_reg_reg_1;
  wire [3:0]p_reg_reg_2;
  wire [3:0]p_reg_reg_3;
  wire [3:0]p_reg_reg_4;
  wire [3:0]p_reg_reg_5;
  wire [0:0]p_reg_reg_6;
  wire p_reg_reg_n_82;
  wire [27:0]sext_ln192_4_fu_704_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__0_i_1
       (.I0(P[7]),
        .I1(sext_ln192_4_fu_704_p1[7]),
        .O(p_reg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__0_i_2
       (.I0(P[6]),
        .I1(sext_ln192_4_fu_704_p1[6]),
        .O(p_reg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__0_i_3
       (.I0(P[5]),
        .I1(sext_ln192_4_fu_704_p1[5]),
        .O(p_reg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__0_i_4
       (.I0(P[4]),
        .I1(sext_ln192_4_fu_704_p1[4]),
        .O(p_reg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__1_i_1
       (.I0(P[11]),
        .I1(sext_ln192_4_fu_704_p1[11]),
        .O(p_reg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__1_i_2
       (.I0(P[10]),
        .I1(sext_ln192_4_fu_704_p1[10]),
        .O(p_reg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__1_i_3
       (.I0(P[9]),
        .I1(sext_ln192_4_fu_704_p1[9]),
        .O(p_reg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__1_i_4
       (.I0(P[8]),
        .I1(sext_ln192_4_fu_704_p1[8]),
        .O(p_reg_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__2_i_1
       (.I0(P[15]),
        .I1(sext_ln192_4_fu_704_p1[15]),
        .O(p_reg_reg_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__2_i_2
       (.I0(P[14]),
        .I1(sext_ln192_4_fu_704_p1[14]),
        .O(p_reg_reg_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__2_i_3
       (.I0(P[13]),
        .I1(sext_ln192_4_fu_704_p1[13]),
        .O(p_reg_reg_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__2_i_4
       (.I0(P[12]),
        .I1(sext_ln192_4_fu_704_p1[12]),
        .O(p_reg_reg_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__3_i_1
       (.I0(P[19]),
        .I1(sext_ln192_4_fu_704_p1[19]),
        .O(p_reg_reg_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__3_i_2
       (.I0(P[18]),
        .I1(sext_ln192_4_fu_704_p1[18]),
        .O(p_reg_reg_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__3_i_3
       (.I0(P[17]),
        .I1(sext_ln192_4_fu_704_p1[17]),
        .O(p_reg_reg_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__3_i_4
       (.I0(P[16]),
        .I1(sext_ln192_4_fu_704_p1[16]),
        .O(p_reg_reg_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__4_i_1
       (.I0(P[23]),
        .I1(sext_ln192_4_fu_704_p1[23]),
        .O(p_reg_reg_4[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__4_i_2
       (.I0(P[22]),
        .I1(sext_ln192_4_fu_704_p1[22]),
        .O(p_reg_reg_4[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__4_i_3
       (.I0(P[21]),
        .I1(sext_ln192_4_fu_704_p1[21]),
        .O(p_reg_reg_4[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__4_i_4
       (.I0(P[20]),
        .I1(sext_ln192_4_fu_704_p1[20]),
        .O(p_reg_reg_4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__5_i_1
       (.I0(P[27]),
        .I1(sext_ln192_4_fu_704_p1[27]),
        .O(p_reg_reg_5[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__5_i_2
       (.I0(P[26]),
        .I1(sext_ln192_4_fu_704_p1[26]),
        .O(p_reg_reg_5[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__5_i_3
       (.I0(P[25]),
        .I1(sext_ln192_4_fu_704_p1[25]),
        .O(p_reg_reg_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry__5_i_4
       (.I0(P[24]),
        .I1(sext_ln192_4_fu_704_p1[24]),
        .O(p_reg_reg_5[0]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln192_2_fu_714_p2__83_carry__6_i_2
       (.I0(p_reg_reg_n_82),
        .I1(add_ln192_2_fu_714_p2__83_carry__6_2),
        .O(p_reg_reg_6));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry_i_1
       (.I0(P[3]),
        .I1(sext_ln192_4_fu_704_p1[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry_i_2
       (.I0(P[2]),
        .I1(sext_ln192_4_fu_704_p1[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry_i_3
       (.I0(P[1]),
        .I1(sext_ln192_4_fu_704_p1[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2__83_carry_i_4
       (.I0(P[0]),
        .I1(sext_ln192_4_fu_704_p1[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln198_1_fu_828_p2_carry__1_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln192_2_fu_714_p2__83_carry__6));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln198_1_fu_828_p2_carry__1_i_2
       (.I0(CO),
        .I1(O),
        .O(add_ln192_2_fu_714_p2__83_carry__6_1));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln198_fu_822_p2_carry__1_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln198_fu_822_p2_carry__1_i_2
       (.I0(CO),
        .I1(O),
        .O(add_ln192_2_fu_714_p2__83_carry__6_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C[13],C,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],p_reg_reg_n_82,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0" *) 
module bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_38
   (P,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    add_ln196_2_fu_806_p2__83_carry__6,
    S,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    add_ln196_2_fu_806_p2__83_carry__6_0,
    add_ln196_2_fu_806_p2__83_carry__6_1,
    ap_clk,
    p_reg_reg_7,
    out,
    p_reg_reg_8,
    ap_enable_reg_pp0_iter1,
    stream_in_empty_n,
    ap_enable_reg_pp0_iter5,
    stream_csc_full_n,
    CO,
    O,
    sext_ln196_4_fu_796_p1,
    add_ln196_2_fu_806_p2__83_carry__6_2);
  output [27:0]P;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]DI;
  output [0:0]add_ln196_2_fu_806_p2__83_carry__6;
  output [3:0]S;
  output [3:0]p_reg_reg_0;
  output [3:0]p_reg_reg_1;
  output [3:0]p_reg_reg_2;
  output [3:0]p_reg_reg_3;
  output [3:0]p_reg_reg_4;
  output [3:0]p_reg_reg_5;
  output [0:0]p_reg_reg_6;
  output [0:0]add_ln196_2_fu_806_p2__83_carry__6_0;
  output [0:0]add_ln196_2_fu_806_p2__83_carry__6_1;
  input ap_clk;
  input [15:0]p_reg_reg_7;
  input [11:0]out;
  input [13:0]p_reg_reg_8;
  input ap_enable_reg_pp0_iter1;
  input stream_in_empty_n;
  input ap_enable_reg_pp0_iter5;
  input stream_csc_full_n;
  input [0:0]CO;
  input [0:0]O;
  input [27:0]sext_ln196_4_fu_796_p1;
  input [0:0]add_ln196_2_fu_806_p2__83_carry__6_2;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [27:0]P;
  wire [3:0]S;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6_0;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6_1;
  wire [0:0]add_ln196_2_fu_806_p2__83_carry__6_2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire [11:0]out;
  wire [3:0]p_reg_reg_0;
  wire [3:0]p_reg_reg_1;
  wire [3:0]p_reg_reg_2;
  wire [3:0]p_reg_reg_3;
  wire [3:0]p_reg_reg_4;
  wire [3:0]p_reg_reg_5;
  wire [0:0]p_reg_reg_6;
  wire [15:0]p_reg_reg_7;
  wire [13:0]p_reg_reg_8;
  wire p_reg_reg_n_82;
  wire [27:0]sext_ln196_4_fu_796_p1;
  wire stream_csc_full_n;
  wire stream_in_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__0_i_1
       (.I0(P[7]),
        .I1(sext_ln196_4_fu_796_p1[7]),
        .O(p_reg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__0_i_2
       (.I0(P[6]),
        .I1(sext_ln196_4_fu_796_p1[6]),
        .O(p_reg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__0_i_3
       (.I0(P[5]),
        .I1(sext_ln196_4_fu_796_p1[5]),
        .O(p_reg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__0_i_4
       (.I0(P[4]),
        .I1(sext_ln196_4_fu_796_p1[4]),
        .O(p_reg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__1_i_1
       (.I0(P[11]),
        .I1(sext_ln196_4_fu_796_p1[11]),
        .O(p_reg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__1_i_2
       (.I0(P[10]),
        .I1(sext_ln196_4_fu_796_p1[10]),
        .O(p_reg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__1_i_3
       (.I0(P[9]),
        .I1(sext_ln196_4_fu_796_p1[9]),
        .O(p_reg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__1_i_4
       (.I0(P[8]),
        .I1(sext_ln196_4_fu_796_p1[8]),
        .O(p_reg_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__2_i_1
       (.I0(P[15]),
        .I1(sext_ln196_4_fu_796_p1[15]),
        .O(p_reg_reg_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__2_i_2
       (.I0(P[14]),
        .I1(sext_ln196_4_fu_796_p1[14]),
        .O(p_reg_reg_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__2_i_3
       (.I0(P[13]),
        .I1(sext_ln196_4_fu_796_p1[13]),
        .O(p_reg_reg_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__2_i_4
       (.I0(P[12]),
        .I1(sext_ln196_4_fu_796_p1[12]),
        .O(p_reg_reg_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__3_i_1
       (.I0(P[19]),
        .I1(sext_ln196_4_fu_796_p1[19]),
        .O(p_reg_reg_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__3_i_2
       (.I0(P[18]),
        .I1(sext_ln196_4_fu_796_p1[18]),
        .O(p_reg_reg_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__3_i_3
       (.I0(P[17]),
        .I1(sext_ln196_4_fu_796_p1[17]),
        .O(p_reg_reg_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__3_i_4
       (.I0(P[16]),
        .I1(sext_ln196_4_fu_796_p1[16]),
        .O(p_reg_reg_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__4_i_1
       (.I0(P[23]),
        .I1(sext_ln196_4_fu_796_p1[23]),
        .O(p_reg_reg_4[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__4_i_2
       (.I0(P[22]),
        .I1(sext_ln196_4_fu_796_p1[22]),
        .O(p_reg_reg_4[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__4_i_3
       (.I0(P[21]),
        .I1(sext_ln196_4_fu_796_p1[21]),
        .O(p_reg_reg_4[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__4_i_4
       (.I0(P[20]),
        .I1(sext_ln196_4_fu_796_p1[20]),
        .O(p_reg_reg_4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__5_i_1
       (.I0(P[27]),
        .I1(sext_ln196_4_fu_796_p1[27]),
        .O(p_reg_reg_5[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__5_i_2
       (.I0(P[26]),
        .I1(sext_ln196_4_fu_796_p1[26]),
        .O(p_reg_reg_5[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__5_i_3
       (.I0(P[25]),
        .I1(sext_ln196_4_fu_796_p1[25]),
        .O(p_reg_reg_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry__5_i_4
       (.I0(P[24]),
        .I1(sext_ln196_4_fu_796_p1[24]),
        .O(p_reg_reg_5[0]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln196_2_fu_806_p2__83_carry__6_i_2
       (.I0(p_reg_reg_n_82),
        .I1(add_ln196_2_fu_806_p2__83_carry__6_2),
        .O(p_reg_reg_6));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry_i_1
       (.I0(P[3]),
        .I1(sext_ln196_4_fu_796_p1[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry_i_2
       (.I0(P[2]),
        .I1(sext_ln196_4_fu_796_p1[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry_i_3
       (.I0(P[1]),
        .I1(sext_ln196_4_fu_796_p1[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2__83_carry_i_4
       (.I0(P[0]),
        .I1(sext_ln196_4_fu_796_p1[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_empty_n),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(stream_csc_full_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln200_1_fu_852_p2_carry__1_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln196_2_fu_806_p2__83_carry__6));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln200_1_fu_852_p2_carry__1_i_2
       (.I0(CO),
        .I1(O),
        .O(add_ln196_2_fu_806_p2__83_carry__6_1));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln200_fu_846_p2_carry__1_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln200_fu_846_p2_carry__1_i_2
       (.I0(CO),
        .I1(O),
        .O(add_ln196_2_fu_806_p2__83_carry__6_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_7[15],p_reg_reg_7[15],p_reg_reg_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8[13],p_reg_reg_8,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_enable_reg_pp0_iter1_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_enable_reg_pp0_iter1_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter1_reg),
        .CEP(ap_enable_reg_pp0_iter1_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],p_reg_reg_n_82,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module bd_d92b_csc_0_reg_unsigned_short_s
   (ap_ce_reg,
    D,
    ap_clk,
    Q,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    \d_read_reg_22_reg[11]_0 );
  output ap_ce_reg;
  output [11:0]D;
  input ap_clk;
  input [1:0]Q;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire [11:0]D;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [11:0]ap_return_int_reg;
  wire [11:0]d_read_reg_22;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire grp_reg_unsigned_short_s_fu_151_ap_ce;

  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ap_ce_reg_i_1__0
       (.I0(Q[1]),
        .I1(HwReg_width_c_empty_n),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(Q[0]),
        .O(grp_reg_unsigned_short_s_fu_151_ap_ce));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_151_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[10]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[11]_i_1 
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[6]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[7]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[8]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[9]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_reg_unsigned_short_s" *) 
module bd_d92b_csc_0_reg_unsigned_short_s_40
   (D,
    \d_read_reg_22_reg[11]_0 ,
    ap_ce_reg,
    \d_read_reg_22_reg[11]_1 ,
    ap_clk);
  output [11:0]D;
  output [11:0]\d_read_reg_22_reg[11]_0 ;
  input ap_ce_reg;
  input [11:0]\d_read_reg_22_reg[11]_1 ;
  input ap_clk;

  wire [11:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_5_[0] ;
  wire \ap_return_int_reg_reg_n_5_[10] ;
  wire \ap_return_int_reg_reg_n_5_[11] ;
  wire \ap_return_int_reg_reg_n_5_[1] ;
  wire \ap_return_int_reg_reg_n_5_[2] ;
  wire \ap_return_int_reg_reg_n_5_[3] ;
  wire \ap_return_int_reg_reg_n_5_[4] ;
  wire \ap_return_int_reg_reg_n_5_[5] ;
  wire \ap_return_int_reg_reg_n_5_[6] ;
  wire \ap_return_int_reg_reg_n_5_[7] ;
  wire \ap_return_int_reg_reg_n_5_[8] ;
  wire \ap_return_int_reg_reg_n_5_[9] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire [11:0]\d_read_reg_22_reg[11]_1 ;
  wire \d_read_reg_22_reg_n_5_[0] ;
  wire \d_read_reg_22_reg_n_5_[10] ;
  wire \d_read_reg_22_reg_n_5_[11] ;
  wire \d_read_reg_22_reg_n_5_[1] ;
  wire \d_read_reg_22_reg_n_5_[2] ;
  wire \d_read_reg_22_reg_n_5_[3] ;
  wire \d_read_reg_22_reg_n_5_[4] ;
  wire \d_read_reg_22_reg_n_5_[5] ;
  wire \d_read_reg_22_reg_n_5_[6] ;
  wire \d_read_reg_22_reg_n_5_[7] ;
  wire \d_read_reg_22_reg_n_5_[8] ;
  wire \d_read_reg_22_reg_n_5_[9] ;
  wire \sub_reg_209[11]_i_2_n_5 ;
  wire \sub_reg_209[11]_i_3_n_5 ;
  wire \sub_reg_209[11]_i_4_n_5 ;
  wire \sub_reg_209[4]_i_2_n_5 ;
  wire \sub_reg_209[4]_i_3_n_5 ;
  wire \sub_reg_209[4]_i_4_n_5 ;
  wire \sub_reg_209[4]_i_5_n_5 ;
  wire \sub_reg_209[8]_i_2_n_5 ;
  wire \sub_reg_209[8]_i_3_n_5 ;
  wire \sub_reg_209[8]_i_4_n_5 ;
  wire \sub_reg_209[8]_i_5_n_5 ;
  wire \sub_reg_209_reg[11]_i_1_n_7 ;
  wire \sub_reg_209_reg[11]_i_1_n_8 ;
  wire \sub_reg_209_reg[4]_i_1_n_5 ;
  wire \sub_reg_209_reg[4]_i_1_n_6 ;
  wire \sub_reg_209_reg[4]_i_1_n_7 ;
  wire \sub_reg_209_reg[4]_i_1_n_8 ;
  wire \sub_reg_209_reg[8]_i_1_n_5 ;
  wire \sub_reg_209_reg[8]_i_1_n_6 ;
  wire \sub_reg_209_reg[8]_i_1_n_7 ;
  wire \sub_reg_209_reg[8]_i_1_n_8 ;
  wire [3:2]\NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED ;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[0] ),
        .Q(\ap_return_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[10] ),
        .Q(\ap_return_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[11] ),
        .Q(\ap_return_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[1] ),
        .Q(\ap_return_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[2] ),
        .Q(\ap_return_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[3] ),
        .Q(\ap_return_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[4] ),
        .Q(\ap_return_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[5] ),
        .Q(\ap_return_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[6] ),
        .Q(\ap_return_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[7] ),
        .Q(\ap_return_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[8] ),
        .Q(\ap_return_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[9] ),
        .Q(\ap_return_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[0]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[0] ),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[10]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[11]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[11] ),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[2]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[2] ),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[4]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[6]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[8]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [9]));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [0]),
        .Q(\d_read_reg_22_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [10]),
        .Q(\d_read_reg_22_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [11]),
        .Q(\d_read_reg_22_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [1]),
        .Q(\d_read_reg_22_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [2]),
        .Q(\d_read_reg_22_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [3]),
        .Q(\d_read_reg_22_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [4]),
        .Q(\d_read_reg_22_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [5]),
        .Q(\d_read_reg_22_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [6]),
        .Q(\d_read_reg_22_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [7]),
        .Q(\d_read_reg_22_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [8]),
        .Q(\d_read_reg_22_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [9]),
        .Q(\d_read_reg_22_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[0]_i_1 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(\d_read_reg_22_reg_n_5_[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[11]_i_2 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(\d_read_reg_22_reg_n_5_[11] ),
        .O(\sub_reg_209[11]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[11]_i_3 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(\d_read_reg_22_reg_n_5_[10] ),
        .O(\sub_reg_209[11]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[11]_i_4 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(\d_read_reg_22_reg_n_5_[9] ),
        .O(\sub_reg_209[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[4]_i_2 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(\d_read_reg_22_reg_n_5_[4] ),
        .O(\sub_reg_209[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[4]_i_3 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(\d_read_reg_22_reg_n_5_[3] ),
        .O(\sub_reg_209[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[4]_i_4 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(\d_read_reg_22_reg_n_5_[2] ),
        .O(\sub_reg_209[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[4]_i_5 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(\d_read_reg_22_reg_n_5_[1] ),
        .O(\sub_reg_209[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_2 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(\d_read_reg_22_reg_n_5_[8] ),
        .O(\sub_reg_209[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_3 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(\d_read_reg_22_reg_n_5_[7] ),
        .O(\sub_reg_209[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_4 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(\d_read_reg_22_reg_n_5_[6] ),
        .O(\sub_reg_209[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_5 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(\d_read_reg_22_reg_n_5_[5] ),
        .O(\sub_reg_209[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_209_reg[11]_i_1 
       (.CI(\sub_reg_209_reg[8]_i_1_n_5 ),
        .CO({\NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED [3:2],\sub_reg_209_reg[11]_i_1_n_7 ,\sub_reg_209_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,\sub_reg_209[11]_i_2_n_5 ,\sub_reg_209[11]_i_3_n_5 ,\sub_reg_209[11]_i_4_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_209_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_209_reg[4]_i_1_n_5 ,\sub_reg_209_reg[4]_i_1_n_6 ,\sub_reg_209_reg[4]_i_1_n_7 ,\sub_reg_209_reg[4]_i_1_n_8 }),
        .CYINIT(\d_read_reg_22_reg[11]_0 [0]),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(D[4:1]),
        .S({\sub_reg_209[4]_i_2_n_5 ,\sub_reg_209[4]_i_3_n_5 ,\sub_reg_209[4]_i_4_n_5 ,\sub_reg_209[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_209_reg[8]_i_1 
       (.CI(\sub_reg_209_reg[4]_i_1_n_5 ),
        .CO({\sub_reg_209_reg[8]_i_1_n_5 ,\sub_reg_209_reg[8]_i_1_n_6 ,\sub_reg_209_reg[8]_i_1_n_7 ,\sub_reg_209_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(D[8:5]),
        .S({\sub_reg_209[8]_i_2_n_5 ,\sub_reg_209[8]_i_3_n_5 ,\sub_reg_209[8]_i_4_n_5 ,\sub_reg_209[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_reg_unsigned_short_s" *) 
module bd_d92b_csc_0_reg_unsigned_short_s_77
   (ap_ce_reg,
    D,
    grp_reg_unsigned_short_s_fu_257_ap_ce,
    ap_clk,
    \d_read_reg_22_reg[11]_0 );
  output ap_ce_reg;
  output [11:0]D;
  input grp_reg_unsigned_short_s_fu_257_ap_ce;
  input ap_clk;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire [11:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire [11:0]ap_return_int_reg;
  wire [11:0]d_read_reg_22;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[10]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[11]_i_1 
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[6]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[7]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[8]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[9]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_reg_unsigned_short_s" *) 
module bd_d92b_csc_0_reg_unsigned_short_s_78
   (\d_read_reg_22_reg[11]_0 ,
    D,
    ap_clk,
    ap_ce_reg);
  output [11:0]\d_read_reg_22_reg[11]_0 ;
  input [11:0]D;
  input ap_clk;
  input ap_ce_reg;

  wire [11:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_5_[0] ;
  wire \ap_return_int_reg_reg_n_5_[10] ;
  wire \ap_return_int_reg_reg_n_5_[11] ;
  wire \ap_return_int_reg_reg_n_5_[1] ;
  wire \ap_return_int_reg_reg_n_5_[2] ;
  wire \ap_return_int_reg_reg_n_5_[3] ;
  wire \ap_return_int_reg_reg_n_5_[4] ;
  wire \ap_return_int_reg_reg_n_5_[5] ;
  wire \ap_return_int_reg_reg_n_5_[6] ;
  wire \ap_return_int_reg_reg_n_5_[7] ;
  wire \ap_return_int_reg_reg_n_5_[8] ;
  wire \ap_return_int_reg_reg_n_5_[9] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire \d_read_reg_22_reg_n_5_[0] ;
  wire \d_read_reg_22_reg_n_5_[10] ;
  wire \d_read_reg_22_reg_n_5_[11] ;
  wire \d_read_reg_22_reg_n_5_[1] ;
  wire \d_read_reg_22_reg_n_5_[2] ;
  wire \d_read_reg_22_reg_n_5_[3] ;
  wire \d_read_reg_22_reg_n_5_[4] ;
  wire \d_read_reg_22_reg_n_5_[5] ;
  wire \d_read_reg_22_reg_n_5_[6] ;
  wire \d_read_reg_22_reg_n_5_[7] ;
  wire \d_read_reg_22_reg_n_5_[8] ;
  wire \d_read_reg_22_reg_n_5_[9] ;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[0] ),
        .Q(\ap_return_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[10] ),
        .Q(\ap_return_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[11] ),
        .Q(\ap_return_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[1] ),
        .Q(\ap_return_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[2] ),
        .Q(\ap_return_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[3] ),
        .Q(\ap_return_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[4] ),
        .Q(\ap_return_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[5] ),
        .Q(\ap_return_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[6] ),
        .Q(\ap_return_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[7] ),
        .Q(\ap_return_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[8] ),
        .Q(\ap_return_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[9] ),
        .Q(\ap_return_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[0]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[0] ),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[10]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[11]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[11] ),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[2]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[2] ),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[4]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[6]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[8]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [9]));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_read_reg_22_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_read_reg_22_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_read_reg_22_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_read_reg_22_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_read_reg_22_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_read_reg_22_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_read_reg_22_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_read_reg_22_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_read_reg_22_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_read_reg_22_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_read_reg_22_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_read_reg_22_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module bd_d92b_csc_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    mOutPtr0__9,
    mOutPtr16_out_0,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    Q,
    CO,
    \ap_CS_fsm_reg[0] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    push_1,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[35]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [1:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output mOutPtr0__9;
  output mOutPtr16_out_0;
  output [35:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input [2:0]Q;
  input [0:0]CO;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input push_1;
  input ap_rst_n;
  input [35:0]\B_V_data_1_payload_A_reg[35]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [35:0]\B_V_data_1_payload_A_reg[35]_0 ;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire mOutPtr0__9;
  wire mOutPtr16_out_0;
  wire [35:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire push_1;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[35]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[35]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h2A00AAAA)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F00FFFF8F008F00)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h22A2A2A2AAAAAAAA)) 
    full_n_i_2__36
       (.I0(push_1),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr16_out_0));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    full_n_i_3__35
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(push_1),
        .O(mOutPtr0__9));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \int_isr[0]_i_3 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[34]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_regslice_both" *) 
module bd_d92b_csc_0_regslice_both_79
   (\B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel,
    s_axis_video_TVALID_int_regslice,
    \axi_data_13_fu_96_reg[35] ,
    D,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    Q,
    \axi_data_fu_100_reg[0] ,
    \axi_data_13_fu_96_reg[35]_0 ,
    \axi_data_13_fu_96_reg[0] ,
    ap_rst_n,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output B_V_data_1_sel;
  output s_axis_video_TVALID_int_regslice;
  output [35:0]\axi_data_13_fu_96_reg[35] ;
  output [35:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input [35:0]Q;
  input \axi_data_fu_100_reg[0] ;
  input [35:0]\axi_data_13_fu_96_reg[35]_0 ;
  input \axi_data_13_fu_96_reg[0] ;
  input ap_rst_n;
  input [35:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [35:0]D;
  wire [35:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_13_fu_96_reg[0] ;
  wire [35:0]\axi_data_13_fu_96_reg[35] ;
  wire [35:0]\axi_data_13_fu_96_reg[35]_0 ;
  wire \axi_data_fu_100_reg[0] ;
  wire [35:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[35]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A80AA80)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[0]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [0]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[10]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [10]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[11]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [11]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[12]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [12]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[13]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [13]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[14]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [14]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[15]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [15]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[16]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [16]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[17]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [17]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[18]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [18]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[19]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [19]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[1]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [1]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[20]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [20]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[21]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [21]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[22]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [22]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[23]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [23]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[24]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [24]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[25]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [25]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[26]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [26]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[27]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [27]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[28]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [28]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[29]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [29]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[2]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [2]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[30]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [30]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[31]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [31]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[32]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [32]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[33]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [33]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .O(D[33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[34]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [34]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .O(D[34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[35]_i_2 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [35]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .O(D[35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[3]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [3]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[4]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [4]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[5]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [5]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[6]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [6]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[7]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [7]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[8]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [8]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_13_fu_96[9]_i_1 
       (.I0(\axi_data_13_fu_96_reg[35]_0 [9]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[0]_i_1 
       (.I0(Q[0]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .O(\axi_data_13_fu_96_reg[35] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[10]_i_1 
       (.I0(Q[10]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .O(\axi_data_13_fu_96_reg[35] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[11]_i_1 
       (.I0(Q[11]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .O(\axi_data_13_fu_96_reg[35] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[12]_i_1 
       (.I0(Q[12]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .O(\axi_data_13_fu_96_reg[35] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[13]_i_1 
       (.I0(Q[13]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .O(\axi_data_13_fu_96_reg[35] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[14]_i_1 
       (.I0(Q[14]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .O(\axi_data_13_fu_96_reg[35] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[15]_i_1 
       (.I0(Q[15]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .O(\axi_data_13_fu_96_reg[35] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[16]_i_1 
       (.I0(Q[16]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .O(\axi_data_13_fu_96_reg[35] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[17]_i_1 
       (.I0(Q[17]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .O(\axi_data_13_fu_96_reg[35] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[18]_i_1 
       (.I0(Q[18]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .O(\axi_data_13_fu_96_reg[35] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[19]_i_1 
       (.I0(Q[19]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .O(\axi_data_13_fu_96_reg[35] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[1]_i_1 
       (.I0(Q[1]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .O(\axi_data_13_fu_96_reg[35] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[20]_i_1 
       (.I0(Q[20]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .O(\axi_data_13_fu_96_reg[35] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[21]_i_1 
       (.I0(Q[21]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .O(\axi_data_13_fu_96_reg[35] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[22]_i_1 
       (.I0(Q[22]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .O(\axi_data_13_fu_96_reg[35] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[23]_i_1 
       (.I0(Q[23]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .O(\axi_data_13_fu_96_reg[35] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[24]_i_1 
       (.I0(Q[24]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .O(\axi_data_13_fu_96_reg[35] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[25]_i_1 
       (.I0(Q[25]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .O(\axi_data_13_fu_96_reg[35] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[26]_i_1 
       (.I0(Q[26]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .O(\axi_data_13_fu_96_reg[35] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[27]_i_1 
       (.I0(Q[27]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .O(\axi_data_13_fu_96_reg[35] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[28]_i_1 
       (.I0(Q[28]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .O(\axi_data_13_fu_96_reg[35] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[29]_i_1 
       (.I0(Q[29]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .O(\axi_data_13_fu_96_reg[35] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[2]_i_1 
       (.I0(Q[2]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .O(\axi_data_13_fu_96_reg[35] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[30]_i_1 
       (.I0(Q[30]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .O(\axi_data_13_fu_96_reg[35] [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[31]_i_1 
       (.I0(Q[31]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .O(\axi_data_13_fu_96_reg[35] [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[32]_i_1 
       (.I0(Q[32]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .O(\axi_data_13_fu_96_reg[35] [32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[33]_i_1 
       (.I0(Q[33]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .O(\axi_data_13_fu_96_reg[35] [33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[34]_i_1 
       (.I0(Q[34]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .O(\axi_data_13_fu_96_reg[35] [34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[35]_i_2 
       (.I0(Q[35]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .O(\axi_data_13_fu_96_reg[35] [35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[3]_i_1 
       (.I0(Q[3]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .O(\axi_data_13_fu_96_reg[35] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[4]_i_1 
       (.I0(Q[4]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .O(\axi_data_13_fu_96_reg[35] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[5]_i_1 
       (.I0(Q[5]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .O(\axi_data_13_fu_96_reg[35] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[6]_i_1 
       (.I0(Q[6]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .O(\axi_data_13_fu_96_reg[35] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[7]_i_1 
       (.I0(Q[7]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .O(\axi_data_13_fu_96_reg[35] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[8]_i_1 
       (.I0(Q[8]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .O(\axi_data_13_fu_96_reg[35] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_fu_100[9]_i_1 
       (.I0(Q[9]),
        .I1(\axi_data_fu_100_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .O(\axi_data_13_fu_96_reg[35] [9]));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_regslice_both" *) 
module bd_d92b_csc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    axi_last_reg_388_pp0_iter1_reg,
    ap_rst_n);
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input axi_last_reg_388_pp0_iter1_reg;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_388_pp0_iter1_reg;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(axi_last_reg_388_pp0_iter1_reg),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_reg_388_pp0_iter1_reg),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h2AAA0808)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_regslice_both" *) 
module bd_d92b_csc_0_regslice_both__parameterized1_41
   (m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    sof_2_reg_163,
    ap_rst_n);
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input sof_2_reg_163;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire sof_2_reg_163;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_2_reg_163),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_2_reg_163),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h2AAA0808)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_regslice_both" *) 
module bd_d92b_csc_0_regslice_both__parameterized1_80
   (\axi_last_2_reg_164_reg[0] ,
    s_axis_video_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    axi_last_2_reg_164,
    \axi_last_fu_104_reg[0] ,
    s_axis_video_TLAST,
    ap_rst_n);
  output \axi_last_2_reg_164_reg[0] ;
  output s_axis_video_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input axi_last_2_reg_164;
  input \axi_last_fu_104_reg[0] ;
  input [0:0]s_axis_video_TLAST;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_164;
  wire \axi_last_2_reg_164_reg[0] ;
  wire \axi_last_fu_104_reg[0] ;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A80AA80)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_fu_104[0]_i_1 
       (.I0(axi_last_2_reg_164),
        .I1(\axi_last_fu_104_reg[0] ),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\axi_last_2_reg_164_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_reg_84[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "bd_d92b_csc_0_regslice_both" *) 
module bd_d92b_csc_0_regslice_both__parameterized1_81
   (\B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    s_axis_video_TUSER,
    \sof_reg_83_reg[0] ,
    sof_reg_83,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;
  input \sof_reg_83_reg[0] ;
  input sof_reg_83;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire sof_reg_83;
  wire \sof_reg_83_reg[0] ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A80AA80)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \sof_reg_83[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(\sof_reg_83_reg[0] ),
        .I4(sof_reg_83),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "9" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module bd_d92b_csc_0_v_csc
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [8:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [8:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [39:0]s_axis_video_TDATA;
  input [4:0]s_axis_video_TKEEP;
  input [4:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [39:0]m_axis_video_TDATA;
  output [4:0]m_axis_video_TKEEP;
  output [4:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [15:0]A;
  wire AXIvideo2MultiPixStream_U0_ap_idle;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_n_10;
  wire AXIvideo2MultiPixStream_U0_n_49;
  wire AXIvideo2MultiPixStream_U0_n_50;
  wire AXIvideo2MultiPixStream_U0_n_52;
  wire AXIvideo2MultiPixStream_U0_n_7;
  wire [35:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire [13:0]BOffset;
  wire [13:0]BOffset_2;
  wire Block_entry3_proc_U0_ap_ready;
  wire [7:0]Block_entry3_proc_U0_ap_return_0;
  wire [7:0]Block_entry3_proc_U0_ap_return_1;
  wire [15:0]Block_entry3_proc_U0_ap_return_10;
  wire [15:0]Block_entry3_proc_U0_ap_return_11;
  wire [15:0]Block_entry3_proc_U0_ap_return_12;
  wire [15:0]Block_entry3_proc_U0_ap_return_13;
  wire [15:0]Block_entry3_proc_U0_ap_return_14;
  wire [13:0]Block_entry3_proc_U0_ap_return_15;
  wire [13:0]Block_entry3_proc_U0_ap_return_16;
  wire [13:0]Block_entry3_proc_U0_ap_return_17;
  wire [11:0]Block_entry3_proc_U0_ap_return_18;
  wire [11:0]Block_entry3_proc_U0_ap_return_19;
  wire [15:0]Block_entry3_proc_U0_ap_return_2;
  wire [15:0]Block_entry3_proc_U0_ap_return_20;
  wire [15:0]Block_entry3_proc_U0_ap_return_21;
  wire [15:0]Block_entry3_proc_U0_ap_return_22;
  wire [15:0]Block_entry3_proc_U0_ap_return_23;
  wire [15:0]Block_entry3_proc_U0_ap_return_24;
  wire [15:0]Block_entry3_proc_U0_ap_return_25;
  wire [15:0]Block_entry3_proc_U0_ap_return_26;
  wire [15:0]Block_entry3_proc_U0_ap_return_27;
  wire [15:0]Block_entry3_proc_U0_ap_return_28;
  wire [13:0]Block_entry3_proc_U0_ap_return_29;
  wire [15:0]Block_entry3_proc_U0_ap_return_3;
  wire [13:0]Block_entry3_proc_U0_ap_return_30;
  wire [13:0]Block_entry3_proc_U0_ap_return_31;
  wire [11:0]Block_entry3_proc_U0_ap_return_32;
  wire [11:0]Block_entry3_proc_U0_ap_return_33;
  wire [11:0]Block_entry3_proc_U0_ap_return_34;
  wire [11:0]Block_entry3_proc_U0_ap_return_35;
  wire [15:0]Block_entry3_proc_U0_ap_return_4;
  wire [15:0]Block_entry3_proc_U0_ap_return_5;
  wire [15:0]Block_entry3_proc_U0_ap_return_6;
  wire [15:0]Block_entry3_proc_U0_ap_return_7;
  wire [15:0]Block_entry3_proc_U0_ap_return_8;
  wire [15:0]Block_entry3_proc_U0_ap_return_9;
  wire Block_entry3_proc_U0_ap_start;
  wire Block_entry3_proc_U0_n_6;
  wire [25:12]C;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_556;
  wire CTRL_s_axi_U_n_557;
  wire CTRL_s_axi_U_n_558;
  wire CTRL_s_axi_U_n_559;
  wire CTRL_s_axi_U_n_6;
  wire [11:0]ClampMin;
  wire [11:0]ClampMin_2;
  wire [11:0]ClipMax;
  wire [11:0]ClipMax_2;
  wire [15:0]ColEnd;
  wire [15:0]ColStart;
  wire [13:0]GOffset;
  wire [13:0]GOffset_2;
  wire [13:0]HwReg_BOffset_2_channel_dout;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_BOffset_2_channel_full_n;
  wire HwReg_BOffset_channel_U_n_10;
  wire HwReg_BOffset_channel_U_n_11;
  wire HwReg_BOffset_channel_U_n_12;
  wire HwReg_BOffset_channel_U_n_13;
  wire HwReg_BOffset_channel_U_n_14;
  wire HwReg_BOffset_channel_U_n_15;
  wire HwReg_BOffset_channel_U_n_16;
  wire HwReg_BOffset_channel_U_n_17;
  wire HwReg_BOffset_channel_U_n_18;
  wire HwReg_BOffset_channel_U_n_19;
  wire HwReg_BOffset_channel_U_n_20;
  wire HwReg_BOffset_channel_U_n_7;
  wire HwReg_BOffset_channel_U_n_8;
  wire HwReg_BOffset_channel_U_n_9;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_2_channel_U_n_7;
  wire [11:0]HwReg_ClampMin_2_channel_dout;
  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_ClampMin_2_channel_full_n;
  wire HwReg_ClampMin_channel_U_n_10;
  wire HwReg_ClampMin_channel_U_n_11;
  wire HwReg_ClampMin_channel_U_n_12;
  wire HwReg_ClampMin_channel_U_n_13;
  wire HwReg_ClampMin_channel_U_n_14;
  wire HwReg_ClampMin_channel_U_n_15;
  wire HwReg_ClampMin_channel_U_n_16;
  wire HwReg_ClampMin_channel_U_n_17;
  wire HwReg_ClampMin_channel_U_n_18;
  wire HwReg_ClampMin_channel_U_n_25;
  wire HwReg_ClampMin_channel_U_n_7;
  wire HwReg_ClampMin_channel_U_n_8;
  wire HwReg_ClampMin_channel_U_n_9;
  wire [10:0]HwReg_ClampMin_channel_dout;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire [11:0]HwReg_ClipMax_2_channel_dout;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_ClipMax_2_channel_full_n;
  wire HwReg_ClipMax_channel_U_n_25;
  wire [10:0]HwReg_ClipMax_channel_dout;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_ColEnd_channel_U_n_23;
  wire HwReg_ColEnd_channel_U_n_24;
  wire HwReg_ColEnd_channel_U_n_7;
  wire [14:0]HwReg_ColEnd_channel_dout;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_ColEnd_channel_full_n;
  wire HwReg_ColStart_channel_U_n_24;
  wire HwReg_ColStart_channel_U_n_7;
  wire [15:0]HwReg_ColStart_channel_dout;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_ColStart_channel_full_n;
  wire [13:0]HwReg_GOffset_2_channel_dout;
  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_GOffset_2_channel_full_n;
  wire HwReg_GOffset_channel_U_n_10;
  wire HwReg_GOffset_channel_U_n_11;
  wire HwReg_GOffset_channel_U_n_12;
  wire HwReg_GOffset_channel_U_n_13;
  wire HwReg_GOffset_channel_U_n_14;
  wire HwReg_GOffset_channel_U_n_15;
  wire HwReg_GOffset_channel_U_n_16;
  wire HwReg_GOffset_channel_U_n_17;
  wire HwReg_GOffset_channel_U_n_18;
  wire HwReg_GOffset_channel_U_n_19;
  wire HwReg_GOffset_channel_U_n_20;
  wire HwReg_GOffset_channel_U_n_7;
  wire HwReg_GOffset_channel_U_n_8;
  wire HwReg_GOffset_channel_U_n_9;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_U_n_8;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_2_channel_U_n_7;
  wire [15:0]HwReg_K11_2_channel_dout;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K11_2_channel_full_n;
  wire HwReg_K11_channel_U_n_10;
  wire HwReg_K11_channel_U_n_11;
  wire HwReg_K11_channel_U_n_12;
  wire HwReg_K11_channel_U_n_13;
  wire HwReg_K11_channel_U_n_14;
  wire HwReg_K11_channel_U_n_15;
  wire HwReg_K11_channel_U_n_16;
  wire HwReg_K11_channel_U_n_17;
  wire HwReg_K11_channel_U_n_18;
  wire HwReg_K11_channel_U_n_19;
  wire HwReg_K11_channel_U_n_20;
  wire HwReg_K11_channel_U_n_21;
  wire HwReg_K11_channel_U_n_22;
  wire HwReg_K11_channel_U_n_23;
  wire HwReg_K11_channel_U_n_24;
  wire HwReg_K11_channel_U_n_7;
  wire HwReg_K11_channel_U_n_8;
  wire HwReg_K11_channel_U_n_9;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire [15:0]HwReg_K12_2_channel_dout;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_2_channel_full_n;
  wire HwReg_K12_channel_U_n_10;
  wire HwReg_K12_channel_U_n_11;
  wire HwReg_K12_channel_U_n_12;
  wire HwReg_K12_channel_U_n_13;
  wire HwReg_K12_channel_U_n_14;
  wire HwReg_K12_channel_U_n_15;
  wire HwReg_K12_channel_U_n_16;
  wire HwReg_K12_channel_U_n_17;
  wire HwReg_K12_channel_U_n_18;
  wire HwReg_K12_channel_U_n_19;
  wire HwReg_K12_channel_U_n_20;
  wire HwReg_K12_channel_U_n_21;
  wire HwReg_K12_channel_U_n_22;
  wire HwReg_K12_channel_U_n_7;
  wire HwReg_K12_channel_U_n_8;
  wire HwReg_K12_channel_U_n_9;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire [15:0]HwReg_K13_2_channel_dout;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire [15:0]HwReg_K21_2_channel_dout;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K21_channel_U_n_10;
  wire HwReg_K21_channel_U_n_11;
  wire HwReg_K21_channel_U_n_12;
  wire HwReg_K21_channel_U_n_13;
  wire HwReg_K21_channel_U_n_14;
  wire HwReg_K21_channel_U_n_15;
  wire HwReg_K21_channel_U_n_16;
  wire HwReg_K21_channel_U_n_17;
  wire HwReg_K21_channel_U_n_18;
  wire HwReg_K21_channel_U_n_19;
  wire HwReg_K21_channel_U_n_20;
  wire HwReg_K21_channel_U_n_21;
  wire HwReg_K21_channel_U_n_22;
  wire HwReg_K21_channel_U_n_7;
  wire HwReg_K21_channel_U_n_8;
  wire HwReg_K21_channel_U_n_9;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire [15:0]HwReg_K22_2_channel_dout;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_U_n_10;
  wire HwReg_K22_channel_U_n_11;
  wire HwReg_K22_channel_U_n_12;
  wire HwReg_K22_channel_U_n_13;
  wire HwReg_K22_channel_U_n_14;
  wire HwReg_K22_channel_U_n_15;
  wire HwReg_K22_channel_U_n_16;
  wire HwReg_K22_channel_U_n_17;
  wire HwReg_K22_channel_U_n_18;
  wire HwReg_K22_channel_U_n_19;
  wire HwReg_K22_channel_U_n_20;
  wire HwReg_K22_channel_U_n_21;
  wire HwReg_K22_channel_U_n_22;
  wire HwReg_K22_channel_U_n_23;
  wire HwReg_K22_channel_U_n_24;
  wire HwReg_K22_channel_U_n_7;
  wire HwReg_K22_channel_U_n_9;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire [15:0]HwReg_K23_2_channel_dout;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K23_2_channel_full_n;
  wire HwReg_K23_channel_U_n_7;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire [15:0]HwReg_K31_2_channel_dout;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_U_n_10;
  wire HwReg_K31_channel_U_n_11;
  wire HwReg_K31_channel_U_n_12;
  wire HwReg_K31_channel_U_n_13;
  wire HwReg_K31_channel_U_n_14;
  wire HwReg_K31_channel_U_n_15;
  wire HwReg_K31_channel_U_n_16;
  wire HwReg_K31_channel_U_n_17;
  wire HwReg_K31_channel_U_n_18;
  wire HwReg_K31_channel_U_n_19;
  wire HwReg_K31_channel_U_n_20;
  wire HwReg_K31_channel_U_n_21;
  wire HwReg_K31_channel_U_n_22;
  wire HwReg_K31_channel_U_n_7;
  wire HwReg_K31_channel_U_n_8;
  wire HwReg_K31_channel_U_n_9;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_2_channel_U_n_7;
  wire [15:0]HwReg_K32_2_channel_dout;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire [15:0]HwReg_K33_2_channel_dout;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_U_n_7;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_U_n_7;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire [13:0]HwReg_ROffset_2_channel_dout;
  wire HwReg_ROffset_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_full_n;
  wire HwReg_ROffset_channel_U_n_7;
  wire HwReg_ROffset_channel_U_n_8;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_RowEnd_channel_U_n_21;
  wire HwReg_RowEnd_channel_U_n_7;
  wire HwReg_RowEnd_channel_U_n_8;
  wire [11:0]HwReg_RowEnd_channel_dout;
  wire HwReg_RowEnd_channel_empty_n;
  wire HwReg_RowEnd_channel_full_n;
  wire HwReg_RowStart_channel_empty_n;
  wire HwReg_RowStart_channel_full_n;
  wire HwReg_height_c13_U_n_11;
  wire HwReg_height_c13_U_n_12;
  wire HwReg_height_c13_U_n_13;
  wire HwReg_height_c13_U_n_14;
  wire HwReg_height_c13_U_n_15;
  wire HwReg_height_c13_U_n_16;
  wire HwReg_height_c13_U_n_17;
  wire HwReg_height_c13_U_n_18;
  wire HwReg_height_c13_U_n_19;
  wire HwReg_height_c13_U_n_20;
  wire HwReg_height_c13_U_n_21;
  wire [11:0]HwReg_height_c13_dout;
  wire HwReg_height_c13_empty_n;
  wire HwReg_height_c13_full_n;
  wire HwReg_height_c14_channel_U_n_20;
  wire [11:0]HwReg_height_c14_channel_dout;
  wire HwReg_height_c14_channel_empty_n;
  wire HwReg_height_c14_channel_full_n;
  wire [11:0]HwReg_height_c_dout;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c11_U_n_13;
  wire HwReg_width_c11_U_n_14;
  wire HwReg_width_c11_U_n_15;
  wire HwReg_width_c11_U_n_16;
  wire HwReg_width_c11_U_n_17;
  wire HwReg_width_c11_U_n_18;
  wire HwReg_width_c11_U_n_19;
  wire HwReg_width_c11_U_n_20;
  wire HwReg_width_c11_U_n_21;
  wire HwReg_width_c11_U_n_22;
  wire HwReg_width_c11_U_n_23;
  wire HwReg_width_c11_U_n_5;
  wire [11:0]HwReg_width_c11_dout;
  wire HwReg_width_c11_empty_n;
  wire HwReg_width_c11_full_n;
  wire HwReg_width_c12_channel_U_n_20;
  wire [11:0]HwReg_width_c12_channel_dout;
  wire HwReg_width_c12_channel_empty_n;
  wire HwReg_width_c12_channel_full_n;
  wire [11:0]HwReg_width_c_dout;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K11_2;
  wire [15:0]K12;
  wire [15:0]K12_2;
  wire [15:0]K13;
  wire [15:0]K13_2;
  wire [15:0]K21;
  wire [15:0]K21_2;
  wire [15:0]K22;
  wire [15:0]K22_2;
  wire [15:0]K23;
  wire [15:0]K23_2;
  wire [15:0]K31;
  wire [15:0]K31_2;
  wire [15:0]K32;
  wire [15:0]K32_2;
  wire [15:0]K33;
  wire [15:0]K33_2;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_12;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire MultiPixStream2AXIvideo_U0_n_5;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire [7:0]OutVideoFormat;
  wire [13:0]ROffset;
  wire [13:0]ROffset_2;
  wire [15:0]RowEnd;
  wire [15:0]RowStart;
  wire [0:0]\SRL_SIG_reg[0]_38 ;
  wire [0:0]\SRL_SIG_reg[0]_43 ;
  wire [0:0]\SRL_SIG_reg[1]_37 ;
  wire [0:0]\SRL_SIG_reg[1]_42 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [1:1]ap_NS_fsm;
  wire [1:1]ap_NS_fsm_50;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_channel_write_HwReg_ColStart_channel;
  wire ap_sync_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_K11_2_channel;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K12_2_channel;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K13_2_channel;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K21_2_channel;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K22_2_channel;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K23_2_channel;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K31_2_channel;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K32_2_channel;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K33_2_channel;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_channel_write_HwReg_RowStart_channel;
  wire ap_sync_channel_write_HwReg_height_c14_channel;
  wire ap_sync_channel_write_HwReg_width_c12_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c14_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c12_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5;
  wire cmp17_not_fu_426_p2;
  wire [15:0]coef13_fu_460_p3;
  wire [15:0]coef23_fu_465_p3;
  wire [15:0]coef33_fu_470_p3;
  wire [11:0]height;
  wire icmp_ln134_fu_417_p2;
  wire icmp_ln541_fu_273_p2;
  wire interrupt;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0_0;
  wire mOutPtr0_48;
  wire mOutPtr0__0;
  wire mOutPtr0__9;
  wire mOutPtr0__9_51;
  wire mOutPtr0__9_52;
  wire mOutPtr0__9_53;
  wire mOutPtr0__9_54;
  wire mOutPtr0__9_55;
  wire mOutPtr0__9_56;
  wire mOutPtr0__9_57;
  wire mOutPtr0__9_58;
  wire mOutPtr0__9_59;
  wire mOutPtr0__9_60;
  wire mOutPtr0__9_61;
  wire mOutPtr0__9_62;
  wire mOutPtr0__9_63;
  wire mOutPtr0__9_64;
  wire mOutPtr0__9_65;
  wire mOutPtr0__9_66;
  wire mOutPtr0__9_67;
  wire mOutPtr0__9_68;
  wire mOutPtr0__9_69;
  wire mOutPtr0__9_70;
  wire mOutPtr0__9_71;
  wire mOutPtr0__9_72;
  wire mOutPtr0__9_73;
  wire mOutPtr0__9_74;
  wire mOutPtr0__9_75;
  wire mOutPtr0__9_76;
  wire mOutPtr0__9_77;
  wire mOutPtr0__9_78;
  wire mOutPtr0__9_79;
  wire mOutPtr0__9_80;
  wire mOutPtr0__9_81;
  wire mOutPtr0__9_82;
  wire mOutPtr16_out;
  wire mOutPtr16_out_47;
  wire mOutPtr16_out_49;
  wire [2:0]mOutPtr_40;
  wire [0:0]mOutPtr_41;
  wire [2:0]mOutPtr_45;
  wire [0:0]mOutPtr_46;
  wire [35:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire or_ln150_2_reg_1128;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire or_ln150_2_reg_1128_pp0_iter3_reg;
  wire [11:0]p_0_in1_in;
  wire pop;
  wire pop_84;
  wire push;
  wire push_1;
  wire push_10;
  wire push_11;
  wire push_12;
  wire push_13;
  wire push_14;
  wire push_15;
  wire push_16;
  wire push_17;
  wire push_18;
  wire push_19;
  wire push_2;
  wire push_20;
  wire push_21;
  wire push_22;
  wire push_23;
  wire push_24;
  wire push_25;
  wire push_26;
  wire push_27;
  wire push_28;
  wire push_29;
  wire push_3;
  wire push_30;
  wire push_31;
  wire push_32;
  wire push_33;
  wire push_34;
  wire push_35;
  wire push_36;
  wire push_39;
  wire push_4;
  wire push_44;
  wire push_5;
  wire push_6;
  wire push_7;
  wire push_8;
  wire push_83;
  wire push_9;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [39:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire stream_csc_U_n_10;
  wire stream_csc_U_n_11;
  wire stream_csc_U_n_12;
  wire stream_csc_U_n_13;
  wire stream_csc_U_n_14;
  wire stream_csc_U_n_15;
  wire stream_csc_U_n_16;
  wire stream_csc_U_n_17;
  wire stream_csc_U_n_18;
  wire stream_csc_U_n_55;
  wire stream_csc_U_n_7;
  wire stream_csc_U_n_8;
  wire stream_csc_U_n_9;
  wire [35:0]stream_csc_dout;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire stream_in_U_n_7;
  wire [35:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_csc_core_U0_n_11;
  wire v_csc_core_U0_n_26;
  wire v_csc_core_U0_n_28;
  wire v_csc_core_U0_n_9;
  wire [35:0]v_csc_core_U0_stream_csc_din;
  wire [11:0]width;
  wire [12:0]y_fu_124_reg;

  assign m_axis_video_TDATA[39] = \<const0> ;
  assign m_axis_video_TDATA[38] = \<const0> ;
  assign m_axis_video_TDATA[37] = \<const0> ;
  assign m_axis_video_TDATA[36] = \<const0> ;
  assign m_axis_video_TDATA[35:0] = \^m_axis_video_TDATA [35:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_d92b_csc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_ap_idle(AXIvideo2MultiPixStream_U0_ap_idle),
        .AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .CO(icmp_ln541_fu_273_p2),
        .D(HwReg_width_c12_channel_dout),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_height_c13_full_n(HwReg_height_c13_full_n),
        .HwReg_height_c14_channel_empty_n(HwReg_height_c14_channel_empty_n),
        .HwReg_height_c14_channel_full_n(HwReg_height_c14_channel_full_n),
        .HwReg_width_c11_full_n(HwReg_width_c11_full_n),
        .HwReg_width_c12_channel_empty_n(HwReg_width_c12_channel_empty_n),
        .HwReg_width_c12_channel_full_n(HwReg_width_c12_channel_full_n),
        .Q({ap_CS_fsm_state5,AXIvideo2MultiPixStream_U0_n_10}),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[0]_1 (HwReg_width_c11_U_n_5),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2MultiPixStream_U0_n_49),
        .\ap_CS_fsm_reg[4]_1 (AXIvideo2MultiPixStream_U0_n_50),
        .\ap_CS_fsm_reg[4]_2 (AXIvideo2MultiPixStream_U0_n_52),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_height_c14_channel(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .\cond_reg_343_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_7),
        .\cond_reg_343_reg[0]_1 (HwReg_InVideoFormat_channel_U_n_8),
        .\d_read_reg_22_reg[11] (HwReg_height_c14_channel_dout),
        .full_n_reg(Block_entry3_proc_U0_n_6),
        .full_n_reg_0(ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .mOutPtr(mOutPtr),
        .mOutPtr0(mOutPtr0_0),
        .mOutPtr0_0(mOutPtr0),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .mOutPtr_3(mOutPtr_46),
        .mOutPtr_5(mOutPtr_41),
        .pop(pop_84),
        .push(push),
        .push_1(push_3),
        .push_2(push_1),
        .push_4(push_2),
        .s_axis_video_TDATA(s_axis_video_TDATA[35:0]),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .stream_in_full_n(stream_in_full_n));
  bd_d92b_csc_0_Block_entry3_proc Block_entry3_proc_U0
       (.Block_entry3_proc_U0_ap_ready(Block_entry3_proc_U0_ap_ready),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .D(Block_entry3_proc_U0_ap_return_35),
        .HwReg_BOffset_2_channel_full_n(HwReg_BOffset_2_channel_full_n),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_ClampMin_2_channel_full_n(HwReg_ClampMin_2_channel_full_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_2_channel_full_n(HwReg_ClipMax_2_channel_full_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .HwReg_ColEnd_channel_full_n(HwReg_ColEnd_channel_full_n),
        .HwReg_ColStart_channel_full_n(HwReg_ColStart_channel_full_n),
        .HwReg_GOffset_2_channel_full_n(HwReg_GOffset_2_channel_full_n),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_K11_2_channel_full_n(HwReg_K11_2_channel_full_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_2_channel_full_n(HwReg_K12_2_channel_full_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_2_channel_full_n(HwReg_K13_2_channel_full_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .HwReg_K21_2_channel_full_n(HwReg_K21_2_channel_full_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .HwReg_K22_2_channel_full_n(HwReg_K22_2_channel_full_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_K23_2_channel_full_n(HwReg_K23_2_channel_full_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_2_channel_full_n(HwReg_K31_2_channel_full_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_2_channel_full_n(HwReg_K32_2_channel_full_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .HwReg_K33_2_channel_full_n(HwReg_K33_2_channel_full_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .HwReg_ROffset_2_channel_full_n(HwReg_ROffset_2_channel_full_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .HwReg_RowEnd_channel_full_n(HwReg_RowEnd_channel_full_n),
        .HwReg_RowStart_channel_full_n(HwReg_RowStart_channel_full_n),
        .HwReg_height_c14_channel_full_n(HwReg_height_c14_channel_full_n),
        .HwReg_width_c12_channel_full_n(HwReg_width_c12_channel_full_n),
        .Q(height),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry3_proc_U0_n_6),
        .ap_done_reg_reg_1(Block_entry3_proc_U0_ap_return_34),
        .ap_done_reg_reg_10(Block_entry3_proc_U0_ap_return_24),
        .ap_done_reg_reg_11(Block_entry3_proc_U0_ap_return_23),
        .ap_done_reg_reg_12(Block_entry3_proc_U0_ap_return_22),
        .ap_done_reg_reg_13(Block_entry3_proc_U0_ap_return_21),
        .ap_done_reg_reg_14(Block_entry3_proc_U0_ap_return_20),
        .ap_done_reg_reg_15(Block_entry3_proc_U0_ap_return_19),
        .ap_done_reg_reg_16(Block_entry3_proc_U0_ap_return_18),
        .ap_done_reg_reg_17(Block_entry3_proc_U0_ap_return_17),
        .ap_done_reg_reg_18(Block_entry3_proc_U0_ap_return_16),
        .ap_done_reg_reg_19(Block_entry3_proc_U0_ap_return_15),
        .ap_done_reg_reg_2(Block_entry3_proc_U0_ap_return_32),
        .ap_done_reg_reg_20(Block_entry3_proc_U0_ap_return_14),
        .ap_done_reg_reg_21(Block_entry3_proc_U0_ap_return_13),
        .ap_done_reg_reg_22(Block_entry3_proc_U0_ap_return_12),
        .ap_done_reg_reg_23(Block_entry3_proc_U0_ap_return_11),
        .ap_done_reg_reg_24(Block_entry3_proc_U0_ap_return_10),
        .ap_done_reg_reg_25(Block_entry3_proc_U0_ap_return_9),
        .ap_done_reg_reg_26(Block_entry3_proc_U0_ap_return_8),
        .ap_done_reg_reg_27(Block_entry3_proc_U0_ap_return_7),
        .ap_done_reg_reg_28(Block_entry3_proc_U0_ap_return_6),
        .ap_done_reg_reg_29(Block_entry3_proc_U0_ap_return_5),
        .ap_done_reg_reg_3(Block_entry3_proc_U0_ap_return_31),
        .ap_done_reg_reg_30(Block_entry3_proc_U0_ap_return_4),
        .ap_done_reg_reg_31(Block_entry3_proc_U0_ap_return_3),
        .ap_done_reg_reg_32(Block_entry3_proc_U0_ap_return_2),
        .ap_done_reg_reg_33(Block_entry3_proc_U0_ap_return_1),
        .ap_done_reg_reg_34(Block_entry3_proc_U0_ap_return_0),
        .ap_done_reg_reg_4(Block_entry3_proc_U0_ap_return_30),
        .ap_done_reg_reg_5(Block_entry3_proc_U0_ap_return_29),
        .ap_done_reg_reg_6(Block_entry3_proc_U0_ap_return_28),
        .ap_done_reg_reg_7(Block_entry3_proc_U0_ap_return_27),
        .ap_done_reg_reg_8(Block_entry3_proc_U0_ap_return_26),
        .ap_done_reg_reg_9(Block_entry3_proc_U0_ap_return_25),
        .\ap_return_0_preg_reg[7]_0 (InVideoFormat),
        .\ap_return_10_preg_reg[15]_0 (K22),
        .\ap_return_11_preg_reg[15]_0 (K23),
        .\ap_return_12_preg_reg[15]_0 (K31),
        .\ap_return_13_preg_reg[15]_0 (K32),
        .\ap_return_14_preg_reg[15]_0 (K33),
        .\ap_return_15_preg_reg[13]_0 (ROffset),
        .\ap_return_16_preg_reg[13]_0 (GOffset),
        .\ap_return_17_preg_reg[13]_0 (BOffset),
        .\ap_return_18_preg_reg[11]_0 (ClampMin),
        .\ap_return_19_preg_reg[11]_0 (ClipMax),
        .\ap_return_1_preg_reg[7]_0 (OutVideoFormat),
        .\ap_return_20_preg_reg[15]_0 (K11_2),
        .\ap_return_21_preg_reg[15]_0 (K12_2),
        .\ap_return_22_preg_reg[15]_0 (K13_2),
        .\ap_return_23_preg_reg[15]_0 (K21_2),
        .\ap_return_24_preg_reg[15]_0 (K22_2),
        .\ap_return_25_preg_reg[15]_0 (K23_2),
        .\ap_return_26_preg_reg[15]_0 (K31_2),
        .\ap_return_27_preg_reg[15]_0 (K32_2),
        .\ap_return_28_preg_reg[15]_0 (K33_2),
        .\ap_return_29_preg_reg[13]_0 (ROffset_2),
        .\ap_return_2_preg_reg[15]_0 (ColStart),
        .\ap_return_30_preg_reg[13]_0 (GOffset_2),
        .\ap_return_31_preg_reg[13]_0 (BOffset_2),
        .\ap_return_32_preg_reg[11]_0 (ClampMin_2),
        .\ap_return_33_preg_reg[11]_0 (ClipMax_2),
        .\ap_return_34_preg_reg[11]_0 (width),
        .\ap_return_3_preg_reg[15]_0 (ColEnd),
        .\ap_return_4_preg_reg[15]_0 (RowStart),
        .\ap_return_5_preg_reg[15]_0 (RowEnd),
        .\ap_return_6_preg_reg[15]_0 (K11),
        .\ap_return_7_preg_reg[15]_0 (K12),
        .\ap_return_8_preg_reg[15]_0 (K13),
        .\ap_return_9_preg_reg[15]_0 (K21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_BOffset_2_channel(ap_sync_channel_write_HwReg_BOffset_2_channel),
        .ap_sync_channel_write_HwReg_BOffset_channel(ap_sync_channel_write_HwReg_BOffset_channel),
        .ap_sync_channel_write_HwReg_ClampMin_2_channel(ap_sync_channel_write_HwReg_ClampMin_2_channel),
        .ap_sync_channel_write_HwReg_ClampMin_channel(ap_sync_channel_write_HwReg_ClampMin_channel),
        .ap_sync_channel_write_HwReg_ClipMax_2_channel(ap_sync_channel_write_HwReg_ClipMax_2_channel),
        .ap_sync_channel_write_HwReg_ClipMax_channel(ap_sync_channel_write_HwReg_ClipMax_channel),
        .ap_sync_channel_write_HwReg_ColEnd_channel(ap_sync_channel_write_HwReg_ColEnd_channel),
        .ap_sync_channel_write_HwReg_ColStart_channel(ap_sync_channel_write_HwReg_ColStart_channel),
        .ap_sync_channel_write_HwReg_GOffset_2_channel(ap_sync_channel_write_HwReg_GOffset_2_channel),
        .ap_sync_channel_write_HwReg_GOffset_channel(ap_sync_channel_write_HwReg_GOffset_channel),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_channel_write_HwReg_K11_2_channel(ap_sync_channel_write_HwReg_K11_2_channel),
        .ap_sync_channel_write_HwReg_K11_channel(ap_sync_channel_write_HwReg_K11_channel),
        .ap_sync_channel_write_HwReg_K12_2_channel(ap_sync_channel_write_HwReg_K12_2_channel),
        .ap_sync_channel_write_HwReg_K12_channel(ap_sync_channel_write_HwReg_K12_channel),
        .ap_sync_channel_write_HwReg_K13_2_channel(ap_sync_channel_write_HwReg_K13_2_channel),
        .ap_sync_channel_write_HwReg_K13_channel(ap_sync_channel_write_HwReg_K13_channel),
        .ap_sync_channel_write_HwReg_K21_2_channel(ap_sync_channel_write_HwReg_K21_2_channel),
        .ap_sync_channel_write_HwReg_K21_channel(ap_sync_channel_write_HwReg_K21_channel),
        .ap_sync_channel_write_HwReg_K22_2_channel(ap_sync_channel_write_HwReg_K22_2_channel),
        .ap_sync_channel_write_HwReg_K22_channel(ap_sync_channel_write_HwReg_K22_channel),
        .ap_sync_channel_write_HwReg_K23_2_channel(ap_sync_channel_write_HwReg_K23_2_channel),
        .ap_sync_channel_write_HwReg_K23_channel(ap_sync_channel_write_HwReg_K23_channel),
        .ap_sync_channel_write_HwReg_K31_2_channel(ap_sync_channel_write_HwReg_K31_2_channel),
        .ap_sync_channel_write_HwReg_K31_channel(ap_sync_channel_write_HwReg_K31_channel),
        .ap_sync_channel_write_HwReg_K32_2_channel(ap_sync_channel_write_HwReg_K32_2_channel),
        .ap_sync_channel_write_HwReg_K32_channel(ap_sync_channel_write_HwReg_K32_channel),
        .ap_sync_channel_write_HwReg_K33_2_channel(ap_sync_channel_write_HwReg_K33_2_channel),
        .ap_sync_channel_write_HwReg_K33_channel(ap_sync_channel_write_HwReg_K33_channel),
        .ap_sync_channel_write_HwReg_OutVideoFormat_channel(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_channel_write_HwReg_ROffset_2_channel(ap_sync_channel_write_HwReg_ROffset_2_channel),
        .ap_sync_channel_write_HwReg_ROffset_channel(ap_sync_channel_write_HwReg_ROffset_channel),
        .ap_sync_channel_write_HwReg_RowEnd_channel(ap_sync_channel_write_HwReg_RowEnd_channel),
        .ap_sync_channel_write_HwReg_RowStart_channel(ap_sync_channel_write_HwReg_RowStart_channel),
        .ap_sync_channel_write_HwReg_height_c14_channel(ap_sync_channel_write_HwReg_height_c14_channel),
        .ap_sync_channel_write_HwReg_width_c12_channel(ap_sync_channel_write_HwReg_width_c12_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_channel(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel_reg(CTRL_s_axi_U_n_556),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg(CTRL_s_axi_U_n_559),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel_reg(CTRL_s_axi_U_n_558),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel_reg(CTRL_s_axi_U_n_557),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel_reg(CTRL_s_axi_U_n_6),
        .ap_sync_reg_channel_write_HwReg_height_c14_channel(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .ap_sync_reg_channel_write_HwReg_width_c12_channel(ap_sync_reg_channel_write_HwReg_width_c12_channel),
        .ap_sync_reg_channel_write_HwReg_width_c12_channel_reg(ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5),
        .in(Block_entry3_proc_U0_ap_return_33),
        .push(push_36),
        .push_0(push_35),
        .push_1(push_34),
        .push_10(push_25),
        .push_11(push_24),
        .push_12(push_23),
        .push_13(push_22),
        .push_14(push_21),
        .push_15(push_20),
        .push_16(push_19),
        .push_17(push_18),
        .push_18(push_17),
        .push_19(push_16),
        .push_2(push_33),
        .push_20(push_15),
        .push_21(push_14),
        .push_22(push_13),
        .push_23(push_12),
        .push_24(push_11),
        .push_25(push_10),
        .push_26(push_9),
        .push_27(push_8),
        .push_28(push_7),
        .push_29(push_6),
        .push_3(push_32),
        .push_30(push_5),
        .push_31(push_4),
        .push_32(push_3),
        .push_33(push_2),
        .push_34(push_1),
        .push_4(push_31),
        .push_5(push_30),
        .push_6(push_29),
        .push_7(push_28),
        .push_8(push_27),
        .push_9(push_26));
  bd_d92b_csc_0_CTRL_s_axi CTRL_s_axi_U
       (.BOffset(BOffset),
        .BOffset_2(BOffset_2),
        .Block_entry3_proc_U0_ap_ready(Block_entry3_proc_U0_ap_ready),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .ClampMin(ClampMin),
        .ClampMin_2(ClampMin_2),
        .ClipMax(ClipMax),
        .ClipMax_2(ClipMax_2),
        .ColEnd(ColEnd),
        .ColStart(ColStart),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .GOffset(GOffset),
        .GOffset_2(GOffset_2),
        .InVideoFormat(InVideoFormat),
        .K11(K11),
        .K11_2(K11_2),
        .K12(K12),
        .K12_2(K12_2),
        .K13(K13),
        .K13_2(K13_2),
        .K21(K21),
        .K21_2(K21_2),
        .K22(K22),
        .K22_2(K22_2),
        .K23(K23),
        .K23_2(K23_2),
        .K31(K31),
        .K31_2(K31_2),
        .K32(K32),
        .K32_2(K32_2),
        .K33(K33),
        .K33_2(K33_2),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .OutVideoFormat(OutVideoFormat),
        .Q(MultiPixStream2AXIvideo_U0_n_8),
        .ROffset(ROffset),
        .ROffset_2(ROffset_2),
        .RowEnd(RowEnd),
        .RowStart(RowStart),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height(height),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_124),
        .int_ap_start_reg_rep_0(CTRL_s_axi_U_n_6),
        .int_ap_start_reg_rep__0_0(CTRL_s_axi_U_n_556),
        .int_ap_start_reg_rep__1_0(CTRL_s_axi_U_n_557),
        .int_ap_start_reg_rep__2_0(CTRL_s_axi_U_n_558),
        .int_ap_start_reg_rep__3_0(CTRL_s_axi_U_n_559),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .width(width));
  GND GND
       (.G(\<const0> ));
  bd_d92b_csc_0_fifo_w14_d3_S HwReg_BOffset_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_BOffset_2_channel_empty_n(HwReg_BOffset_2_channel_empty_n),
        .HwReg_BOffset_2_channel_full_n(HwReg_BOffset_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_channel(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .in(Block_entry3_proc_U0_ap_return_31),
        .mOutPtr0__9(mOutPtr0__9_53),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_BOffset_2_channel_dout),
        .push(push_34),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w14_d3_S_0 HwReg_BOffset_channel_U
       (.C({HwReg_BOffset_channel_U_n_7,HwReg_BOffset_channel_U_n_8,HwReg_BOffset_channel_U_n_9,HwReg_BOffset_channel_U_n_10,HwReg_BOffset_channel_U_n_11,HwReg_BOffset_channel_U_n_12,HwReg_BOffset_channel_U_n_13,HwReg_BOffset_channel_U_n_14,HwReg_BOffset_channel_U_n_15,HwReg_BOffset_channel_U_n_16,HwReg_BOffset_channel_U_n_17,HwReg_BOffset_channel_U_n_18,HwReg_BOffset_channel_U_n_19,HwReg_BOffset_channel_U_n_20}),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .in(Block_entry3_proc_U0_ap_return_17),
        .mOutPtr0__9(mOutPtr0__9_67),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_BOffset_2_channel_dout),
        .push(push_20),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w12_d3_S HwReg_ClampMin_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_BOffset_2_channel_empty_n(HwReg_BOffset_2_channel_empty_n),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_ClampMin_2_channel_empty_n(HwReg_ClampMin_2_channel_empty_n),
        .HwReg_ClampMin_2_channel_full_n(HwReg_ClampMin_2_channel_full_n),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .empty_n_reg_0(HwReg_ClampMin_2_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_32),
        .mOutPtr0__9(mOutPtr0__9_52),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_ClampMin_2_channel_dout),
        .push(push_35),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w12_d3_S_1 HwReg_ClampMin_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .D({HwReg_ClampMin_channel_U_n_7,HwReg_ClampMin_channel_U_n_8,HwReg_ClampMin_channel_U_n_9,HwReg_ClampMin_channel_U_n_10,HwReg_ClampMin_channel_U_n_11,HwReg_ClampMin_channel_U_n_12,HwReg_ClampMin_channel_U_n_13,HwReg_ClampMin_channel_U_n_14,HwReg_ClampMin_channel_U_n_15,HwReg_ClampMin_channel_U_n_16,HwReg_ClampMin_channel_U_n_17,HwReg_ClampMin_channel_U_n_18}),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_2_channel_empty_n(HwReg_ClipMax_2_channel_empty_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .\add_ln134_reg_616[12]_i_3 (HwReg_ClampMin_2_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .empty_n_reg_0(HwReg_ClampMin_channel_U_n_25),
        .in(Block_entry3_proc_U0_ap_return_18),
        .mOutPtr0__9(mOutPtr0__9_66),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .\min_val_reg_1236_reg[11] (HwReg_ClampMin_2_channel_dout),
        .or_ln150_2_reg_1128_pp0_iter3_reg(or_ln150_2_reg_1128_pp0_iter3_reg),
        .out({HwReg_ClampMin_channel_dout[10],HwReg_ClampMin_channel_dout[8],HwReg_ClampMin_channel_dout[6],HwReg_ClampMin_channel_dout[4],HwReg_ClampMin_channel_dout[2],HwReg_ClampMin_channel_dout[0]}),
        .push(push_21),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w12_d3_S_2 HwReg_ClipMax_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_ClipMax_2_channel_empty_n(HwReg_ClipMax_2_channel_empty_n),
        .HwReg_ClipMax_2_channel_full_n(HwReg_ClipMax_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .in(Block_entry3_proc_U0_ap_return_33),
        .mOutPtr0__9(mOutPtr0__9_51),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_ClipMax_2_channel_dout),
        .push(push_36),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w12_d3_S_3 HwReg_ClipMax_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .D(p_0_in1_in),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .empty_n_reg_0(HwReg_ClipMax_channel_U_n_25),
        .in(Block_entry3_proc_U0_ap_return_19),
        .int_ap_idle_reg(HwReg_K33_channel_U_n_7),
        .mOutPtr0__9(mOutPtr0__9_65),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .\max_val_reg_1229_reg[11] (HwReg_ClipMax_2_channel_dout),
        .or_ln150_2_reg_1128_pp0_iter3_reg(or_ln150_2_reg_1128_pp0_iter3_reg),
        .out({HwReg_ClipMax_channel_dout[10],HwReg_ClipMax_channel_dout[8],HwReg_ClipMax_channel_dout[6],HwReg_ClipMax_channel_dout[4],HwReg_ClipMax_channel_dout[2],HwReg_ClipMax_channel_dout[0]}),
        .push(push_22),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S HwReg_ColEnd_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .DI(HwReg_ColEnd_channel_U_n_23),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .HwReg_ColEnd_channel_full_n(HwReg_ColEnd_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .S(HwReg_ColEnd_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_ColEnd_channel_U_n_24),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .in(Block_entry3_proc_U0_ap_return_3),
        .mOutPtr0__9(mOutPtr0__9_81),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_ColEnd_channel_dout),
        .push(push_6),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_4 HwReg_ColStart_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_ColStart_channel_full_n(HwReg_ColStart_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .S(HwReg_ColStart_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_ColStart_channel_U_n_24),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .in(Block_entry3_proc_U0_ap_return_2),
        .mOutPtr0__9(mOutPtr0__9_82),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_ColStart_channel_dout),
        .push(push_5),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w14_d3_S_5 HwReg_GOffset_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_GOffset_2_channel_empty_n(HwReg_GOffset_2_channel_empty_n),
        .HwReg_GOffset_2_channel_full_n(HwReg_GOffset_2_channel_full_n),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .HwReg_ROffset_2_channel_empty_n(HwReg_ROffset_2_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .in(Block_entry3_proc_U0_ap_return_30),
        .int_ap_idle_reg(HwReg_K22_channel_U_n_7),
        .int_ap_idle_reg_0(CTRL_s_axi_U_n_124),
        .int_ap_idle_reg_1(HwReg_ClipMax_channel_U_n_25),
        .int_ap_idle_reg_2(HwReg_K11_channel_U_n_7),
        .mOutPtr0__9(mOutPtr0__9_54),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_GOffset_2_channel_dout),
        .push(push_33),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w14_d3_S_6 HwReg_GOffset_channel_U
       (.C({HwReg_GOffset_channel_U_n_7,HwReg_GOffset_channel_U_n_8,HwReg_GOffset_channel_U_n_9,HwReg_GOffset_channel_U_n_10,HwReg_GOffset_channel_U_n_11,HwReg_GOffset_channel_U_n_12,HwReg_GOffset_channel_U_n_13,HwReg_GOffset_channel_U_n_14,HwReg_GOffset_channel_U_n_15,HwReg_GOffset_channel_U_n_16,HwReg_GOffset_channel_U_n_17,HwReg_GOffset_channel_U_n_18,HwReg_GOffset_channel_U_n_19,HwReg_GOffset_channel_U_n_20}),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .in(Block_entry3_proc_U0_ap_return_16),
        .mOutPtr0__9(mOutPtr0__9_68),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_GOffset_2_channel_dout),
        .push(push_19),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w8_d2_S HwReg_InVideoFormat_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .CO(icmp_ln541_fu_273_p2),
        .D(Block_entry3_proc_U0_ap_return_0),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .Q(ap_CS_fsm_state5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .\cond_reg_343_reg[0] (HwReg_InVideoFormat_channel_U_n_8),
        .\cond_reg_343_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_7),
        .\cond_reg_343_reg[0]_1 (ap_NS_fsm),
        .full_n_reg_0(Block_entry3_proc_U0_n_6),
        .mOutPtr0__0(mOutPtr0__0),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (AXIvideo2MultiPixStream_U0_n_49),
        .push(push_3));
  bd_d92b_csc_0_fifo_w16_d3_S_7 HwReg_K11_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_GOffset_2_channel_empty_n(HwReg_GOffset_2_channel_empty_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .HwReg_K11_2_channel_full_n(HwReg_K11_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .empty_n_reg_0(HwReg_K11_2_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_20),
        .mOutPtr0__9(mOutPtr0__9_64),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K11_2_channel_dout),
        .push(push_23),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_8 HwReg_K11_channel_U
       (.A({HwReg_K11_channel_U_n_9,HwReg_K11_channel_U_n_10,HwReg_K11_channel_U_n_11,HwReg_K11_channel_U_n_12,HwReg_K11_channel_U_n_13,HwReg_K11_channel_U_n_14,HwReg_K11_channel_U_n_15,HwReg_K11_channel_U_n_16,HwReg_K11_channel_U_n_17,HwReg_K11_channel_U_n_18,HwReg_K11_channel_U_n_19,HwReg_K11_channel_U_n_20,HwReg_K11_channel_U_n_21,HwReg_K11_channel_U_n_22,HwReg_K11_channel_U_n_23,HwReg_K11_channel_U_n_24}),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_RowEnd_channel_empty_n(HwReg_RowEnd_channel_empty_n),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .\add_ln134_reg_616[12]_i_3 (HwReg_K11_2_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .empty_n_reg_0(HwReg_K11_channel_U_n_7),
        .empty_n_reg_1(HwReg_K11_channel_U_n_8),
        .in(Block_entry3_proc_U0_ap_return_6),
        .int_ap_idle_reg(HwReg_height_c14_channel_U_n_20),
        .mOutPtr0__9(mOutPtr0__9_78),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_K11_2_channel_dout),
        .push(push_9),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_9 HwReg_K12_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K12_2_channel_full_n(HwReg_K12_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .in(Block_entry3_proc_U0_ap_return_21),
        .mOutPtr0__9(mOutPtr0__9_63),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K12_2_channel_dout),
        .push(push_24),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_10 HwReg_K12_channel_U
       (.A({HwReg_K12_channel_U_n_7,HwReg_K12_channel_U_n_8,HwReg_K12_channel_U_n_9,HwReg_K12_channel_U_n_10,HwReg_K12_channel_U_n_11,HwReg_K12_channel_U_n_12,HwReg_K12_channel_U_n_13,HwReg_K12_channel_U_n_14,HwReg_K12_channel_U_n_15,HwReg_K12_channel_U_n_16,HwReg_K12_channel_U_n_17,HwReg_K12_channel_U_n_18,HwReg_K12_channel_U_n_19,HwReg_K12_channel_U_n_20,HwReg_K12_channel_U_n_21,HwReg_K12_channel_U_n_22}),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .in(Block_entry3_proc_U0_ap_return_7),
        .mOutPtr0__9(mOutPtr0__9_77),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_K12_2_channel_dout),
        .push(push_10),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_11 HwReg_K13_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K13_2_channel_full_n(HwReg_K13_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .in(Block_entry3_proc_U0_ap_return_22),
        .mOutPtr0__9(mOutPtr0__9_62),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K13_2_channel_dout),
        .push(push_25),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_12 HwReg_K13_channel_U
       (.B(coef13_fu_460_p3),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .in(Block_entry3_proc_U0_ap_return_8),
        .mOutPtr0__9(mOutPtr0__9_76),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .out(HwReg_K13_2_channel_dout),
        .push(push_11),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_13 HwReg_K21_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K21_2_channel_full_n(HwReg_K21_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .in(Block_entry3_proc_U0_ap_return_23),
        .mOutPtr0__9(mOutPtr0__9_61),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K21_2_channel_dout),
        .push(push_26),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_14 HwReg_K21_channel_U
       (.A({HwReg_K21_channel_U_n_7,HwReg_K21_channel_U_n_8,HwReg_K21_channel_U_n_9,HwReg_K21_channel_U_n_10,HwReg_K21_channel_U_n_11,HwReg_K21_channel_U_n_12,HwReg_K21_channel_U_n_13,HwReg_K21_channel_U_n_14,HwReg_K21_channel_U_n_15,HwReg_K21_channel_U_n_16,HwReg_K21_channel_U_n_17,HwReg_K21_channel_U_n_18,HwReg_K21_channel_U_n_19,HwReg_K21_channel_U_n_20,HwReg_K21_channel_U_n_21,HwReg_K21_channel_U_n_22}),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .in(Block_entry3_proc_U0_ap_return_9),
        .mOutPtr0__9(mOutPtr0__9_75),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_K21_2_channel_dout),
        .push(push_12),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_15 HwReg_K22_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K22_2_channel_full_n(HwReg_K22_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .in(Block_entry3_proc_U0_ap_return_24),
        .mOutPtr0__9(mOutPtr0__9_60),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K22_2_channel_dout),
        .push(push_27),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_16 HwReg_K22_channel_U
       (.A({HwReg_K22_channel_U_n_9,HwReg_K22_channel_U_n_10,HwReg_K22_channel_U_n_11,HwReg_K22_channel_U_n_12,HwReg_K22_channel_U_n_13,HwReg_K22_channel_U_n_14,HwReg_K22_channel_U_n_15,HwReg_K22_channel_U_n_16,HwReg_K22_channel_U_n_17,HwReg_K22_channel_U_n_18,HwReg_K22_channel_U_n_19,HwReg_K22_channel_U_n_20,HwReg_K22_channel_U_n_21,HwReg_K22_channel_U_n_22,HwReg_K22_channel_U_n_23,HwReg_K22_channel_U_n_24}),
        .AXIvideo2MultiPixStream_U0_ap_idle(AXIvideo2MultiPixStream_U0_ap_idle),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_RowEnd_channel_empty_n(HwReg_RowEnd_channel_empty_n),
        .Q({ap_CS_fsm_state2,v_csc_core_U0_n_9}),
        .\ap_CS_fsm_reg[0] (HwReg_K22_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .in(Block_entry3_proc_U0_ap_return_10),
        .int_ap_idle_i_3_0(HwReg_K23_channel_U_n_7),
        .int_ap_idle_reg(HwReg_K32_2_channel_U_n_7),
        .int_ap_idle_reg_0(HwReg_ClampMin_channel_U_n_25),
        .int_ap_idle_reg_1(HwReg_K11_channel_U_n_8),
        .mOutPtr0__9(mOutPtr0__9_74),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_K22_2_channel_dout),
        .push(push_13),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start));
  bd_d92b_csc_0_fifo_w16_d3_S_17 HwReg_K23_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_K23_2_channel_full_n(HwReg_K23_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .in(Block_entry3_proc_U0_ap_return_25),
        .mOutPtr0__9(mOutPtr0__9_59),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K23_2_channel_dout),
        .push(push_28),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_18 HwReg_K23_channel_U
       (.B(coef23_fu_465_p3),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .empty_n_reg_0(HwReg_K23_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_11),
        .mOutPtr0__9(mOutPtr0__9_73),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .out(HwReg_K23_2_channel_dout),
        .push(push_14),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_19 HwReg_K31_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .HwReg_K31_2_channel_full_n(HwReg_K31_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .in(Block_entry3_proc_U0_ap_return_26),
        .mOutPtr0__9(mOutPtr0__9_58),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K31_2_channel_dout),
        .push(push_29),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_20 HwReg_K31_channel_U
       (.A({HwReg_K31_channel_U_n_7,HwReg_K31_channel_U_n_8,HwReg_K31_channel_U_n_9,HwReg_K31_channel_U_n_10,HwReg_K31_channel_U_n_11,HwReg_K31_channel_U_n_12,HwReg_K31_channel_U_n_13,HwReg_K31_channel_U_n_14,HwReg_K31_channel_U_n_15,HwReg_K31_channel_U_n_16,HwReg_K31_channel_U_n_17,HwReg_K31_channel_U_n_18,HwReg_K31_channel_U_n_19,HwReg_K31_channel_U_n_20,HwReg_K31_channel_U_n_21,HwReg_K31_channel_U_n_22}),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .in(Block_entry3_proc_U0_ap_return_12),
        .mOutPtr0__9(mOutPtr0__9_72),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_K31_2_channel_dout),
        .push(push_15),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_21 HwReg_K32_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K32_2_channel_full_n(HwReg_K32_2_channel_full_n),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .HwReg_ROffset_2_channel_empty_n(HwReg_ROffset_2_channel_empty_n),
        .Q(ap_CS_fsm_state2),
        .\add_ln134_reg_616[12]_i_3 (HwReg_ROffset_channel_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .empty_n_reg_0(HwReg_K32_2_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_27),
        .mOutPtr0__9(mOutPtr0__9_57),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K32_2_channel_dout),
        .push(push_30),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_22 HwReg_K32_channel_U
       (.A(A),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .in(Block_entry3_proc_U0_ap_return_13),
        .mOutPtr0__9(mOutPtr0__9_71),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_K32_2_channel_dout),
        .push(push_16),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_23 HwReg_K33_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .HwReg_K33_2_channel_full_n(HwReg_K33_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .in(Block_entry3_proc_U0_ap_return_28),
        .mOutPtr0__9(mOutPtr0__9_56),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_K33_2_channel_dout),
        .push(push_31),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_24 HwReg_K33_channel_U
       (.B(coef33_fu_470_p3),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .empty_n_reg_0(HwReg_K33_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_14),
        .int_ap_idle_i_5(HwReg_ROffset_channel_U_n_7),
        .mOutPtr0__9(mOutPtr0__9_70),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .out(HwReg_K33_2_channel_dout),
        .push(push_17),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w8_d4_S HwReg_OutVideoFormat_channel_U
       (.HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_OutVideoFormat_channel_U_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .in(Block_entry3_proc_U0_ap_return_1),
        .mOutPtr0__9(mOutPtr0__9),
        .mOutPtr16_out(mOutPtr16_out_47),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .push(push_4));
  bd_d92b_csc_0_fifo_w14_d3_S_25 HwReg_ROffset_2_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .HwReg_ROffset_2_channel_empty_n(HwReg_ROffset_2_channel_empty_n),
        .HwReg_ROffset_2_channel_full_n(HwReg_ROffset_2_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .in(Block_entry3_proc_U0_ap_return_29),
        .mOutPtr0__9(mOutPtr0__9_55),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(HwReg_ROffset_2_channel_dout),
        .push(push_32),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w14_d3_S_26 HwReg_ROffset_channel_U
       (.C(C),
        .CO(icmp_ln134_fu_417_p2),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .empty_n_reg_0(HwReg_ROffset_channel_U_n_7),
        .empty_n_reg_1(HwReg_ROffset_channel_U_n_8),
        .in(Block_entry3_proc_U0_ap_return_15),
        .mOutPtr0__9(mOutPtr0__9_69),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .out(HwReg_ROffset_2_channel_dout),
        .push(push_18),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_27 HwReg_RowEnd_channel_U
       (.CO(icmp_ln134_fu_417_p2),
        .DI(HwReg_RowEnd_channel_U_n_21),
        .HwReg_RowEnd_channel_empty_n(HwReg_RowEnd_channel_empty_n),
        .HwReg_RowEnd_channel_full_n(HwReg_RowEnd_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .S({HwReg_RowEnd_channel_U_n_7,HwReg_RowEnd_channel_U_n_8}),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_RowEnd_channel_dout),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .in(Block_entry3_proc_U0_ap_return_5),
        .mOutPtr0__9(mOutPtr0__9_79),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .out(y_fu_124_reg[12]),
        .push(push_8),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w16_d3_S_28 HwReg_RowStart_channel_U
       (.CO(cmp17_not_fu_426_p2),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .HwReg_RowStart_channel_full_n(HwReg_RowStart_channel_full_n),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .in(Block_entry3_proc_U0_ap_return_4),
        .mOutPtr0__9(mOutPtr0__9_80),
        .\mOutPtr_reg[0]_0 (Block_entry3_proc_U0_n_6),
        .\mOutPtr_reg[1]_0 (icmp_ln134_fu_417_p2),
        .out(y_fu_124_reg),
        .push(push_7),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_d92b_csc_0_fifo_w12_d2_S HwReg_height_c13_U
       (.D(HwReg_height_c13_dout[11:1]),
        .E(push_39),
        .HwReg_height_c13_empty_n(HwReg_height_c13_empty_n),
        .HwReg_height_c13_full_n(HwReg_height_c13_full_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c11_empty_n(HwReg_width_c11_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q(v_csc_core_U0_n_9),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0]_38 ),
        .\SRL_SIG_reg[0][11] (push_44),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1]_37 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height_dout({HwReg_height_c13_U_n_11,HwReg_height_c13_U_n_12,HwReg_height_c13_U_n_13,HwReg_height_c13_U_n_14,HwReg_height_c13_U_n_15,HwReg_height_c13_U_n_16,HwReg_height_c13_U_n_17,HwReg_height_c13_U_n_18,HwReg_height_c13_U_n_19,HwReg_height_c13_U_n_20,HwReg_height_c13_U_n_21,HwReg_height_c13_dout[0]}),
        .if_din(HwReg_height_c14_channel_dout),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_11),
        .\mOutPtr_reg[2]_0 ({mOutPtr_40[2],mOutPtr_40[0]}),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start));
  bd_d92b_csc_0_fifo_w12_d2_S_29 HwReg_height_c14_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .CO(icmp_ln541_fu_273_p2),
        .D(Block_entry3_proc_U0_ap_return_35),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c14_channel_empty_n(HwReg_height_c14_channel_empty_n),
        .HwReg_height_c14_channel_full_n(HwReg_height_c14_channel_full_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_height_c14_channel(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .empty_n_reg_0(HwReg_height_c14_channel_U_n_20),
        .full_n_reg_0(Block_entry3_proc_U0_n_6),
        .if_din(HwReg_height_c14_channel_dout),
        .int_ap_idle_i_6(HwReg_width_c12_channel_U_n_20),
        .mOutPtr0(mOutPtr0),
        .\mOutPtr_reg[0]_0 (mOutPtr_41),
        .\mOutPtr_reg[0]_1 (AXIvideo2MultiPixStream_U0_n_52),
        .push(push_2));
  bd_d92b_csc_0_fifo_w12_d2_S_30 HwReg_height_c_U
       (.D(HwReg_height_c_dout),
        .E(push_39),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .ap_NS_fsm(ap_NS_fsm_50),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c13_dout),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_11),
        .pop(pop));
  bd_d92b_csc_0_fifo_w12_d2_S_31 HwReg_width_c11_U
       (.D(HwReg_width_c11_dout[11:1]),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c13_full_n(HwReg_height_c13_full_n),
        .HwReg_height_c14_channel_empty_n(HwReg_height_c14_channel_empty_n),
        .HwReg_width_c11_empty_n(HwReg_width_c11_empty_n),
        .HwReg_width_c11_full_n(HwReg_width_c11_full_n),
        .HwReg_width_c12_channel_empty_n(HwReg_width_c12_channel_empty_n),
        .Q(AXIvideo2MultiPixStream_U0_n_10),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0]_43 ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1]_42 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(HwReg_width_c11_U_n_5),
        .full_n_reg_1(push_44),
        .if_din(HwReg_width_c12_channel_dout),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_11),
        .\mOutPtr_reg[2]_0 ({mOutPtr_45[2],mOutPtr_45[0]}),
        .width_dout({HwReg_width_c11_U_n_13,HwReg_width_c11_U_n_14,HwReg_width_c11_U_n_15,HwReg_width_c11_U_n_16,HwReg_width_c11_U_n_17,HwReg_width_c11_U_n_18,HwReg_width_c11_U_n_19,HwReg_width_c11_U_n_20,HwReg_width_c11_U_n_21,HwReg_width_c11_U_n_22,HwReg_width_c11_U_n_23,HwReg_width_c11_dout[0]}));
  bd_d92b_csc_0_fifo_w12_d2_S_32 HwReg_width_c12_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .CO(icmp_ln541_fu_273_p2),
        .D(Block_entry3_proc_U0_ap_return_34),
        .HwReg_BOffset_2_channel_empty_n(HwReg_BOffset_2_channel_empty_n),
        .HwReg_ClampMin_2_channel_empty_n(HwReg_ClampMin_2_channel_empty_n),
        .HwReg_ClipMax_2_channel_empty_n(HwReg_ClipMax_2_channel_empty_n),
        .HwReg_width_c12_channel_empty_n(HwReg_width_c12_channel_empty_n),
        .HwReg_width_c12_channel_full_n(HwReg_width_c12_channel_full_n),
        .Q(ap_CS_fsm_state5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(HwReg_width_c12_channel_U_n_20),
        .full_n_reg_0(Block_entry3_proc_U0_n_6),
        .full_n_reg_1(ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5),
        .if_din(HwReg_width_c12_channel_dout),
        .mOutPtr0(mOutPtr0_0),
        .\mOutPtr_reg[0]_0 (mOutPtr_46),
        .\mOutPtr_reg[0]_1 (AXIvideo2MultiPixStream_U0_n_50),
        .push(push_1));
  bd_d92b_csc_0_fifo_w12_d2_S_33 HwReg_width_c_U
       (.D(HwReg_width_c_dout),
        .E(push_39),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_8),
        .ap_NS_fsm(ap_NS_fsm_50),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c11_dout),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_11),
        .pop(pop));
  bd_d92b_csc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_payload_A_reg[35] (HwReg_OutVideoFormat_channel_U_n_7),
        .\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .D(HwReg_width_c_dout),
        .E(MultiPixStream2AXIvideo_U0_n_12),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_8),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm_50),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11] ({stream_csc_U_n_7,stream_csc_U_n_8,stream_csc_U_n_9,stream_csc_U_n_10,stream_csc_U_n_11,stream_csc_U_n_12,stream_csc_U_n_13,stream_csc_U_n_14,stream_csc_U_n_15,stream_csc_U_n_16,stream_csc_U_n_17,stream_csc_U_n_18}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\d_read_reg_22_reg[11] (HwReg_height_c_dout),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_15),
        .empty_n_reg_0(stream_csc_U_n_55),
        .\icmp_ln664_reg_384_reg[0] (MultiPixStream2AXIvideo_U0_n_5),
        .mOutPtr0(mOutPtr0_48),
        .mOutPtr0__9(mOutPtr0__9),
        .mOutPtr16_out(mOutPtr16_out_49),
        .mOutPtr16_out_0(mOutPtr16_out_47),
        .m_axis_video_TDATA(\^m_axis_video_TDATA ),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .out(stream_csc_dout),
        .push(push_83),
        .push_1(push_4),
        .stream_csc_empty_n(stream_csc_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ColEnd_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ColStart_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_RowEnd_channel),
        .Q(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_RowStart_channel),
        .Q(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_height_c14_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_height_c14_channel),
        .Q(ap_sync_reg_channel_write_HwReg_height_c14_channel),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_width_c12_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_width_c12_channel),
        .Q(ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5),
        .R(ap_sync_reg_channel_write_HwReg_width_c12_channel));
  bd_d92b_csc_0_fifo_w36_d16_S stream_csc_U
       (.E(MultiPixStream2AXIvideo_U0_n_12),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0] (MultiPixStream2AXIvideo_U0_n_5),
        .\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0 (HwReg_OutVideoFormat_channel_U_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_15),
        .\icmp_ln664_reg_384_reg[0] ({stream_csc_U_n_7,stream_csc_U_n_8,stream_csc_U_n_9,stream_csc_U_n_10,stream_csc_U_n_11,stream_csc_U_n_12,stream_csc_U_n_13,stream_csc_U_n_14,stream_csc_U_n_15,stream_csc_U_n_16,stream_csc_U_n_17,stream_csc_U_n_18}),
        .in(v_csc_core_U0_stream_csc_din),
        .mOutPtr0(mOutPtr0_48),
        .mOutPtr16_out(mOutPtr16_out_49),
        .\mOutPtr_reg[4]_0 (stream_csc_U_n_55),
        .out(stream_csc_dout),
        .push(push_83),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n));
  bd_d92b_csc_0_fifo_w36_d16_S_34 stream_in_U
       (.E(v_csc_core_U0_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(v_csc_core_U0_n_28),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[4]_0 (stream_in_U_n_7),
        .out(stream_in_dout),
        .pop(pop_84),
        .push(push),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n));
  bd_d92b_csc_0_v_csc_core v_csc_core_U0
       (.A({HwReg_K12_channel_U_n_7,HwReg_K12_channel_U_n_8,HwReg_K12_channel_U_n_9,HwReg_K12_channel_U_n_10,HwReg_K12_channel_U_n_11,HwReg_K12_channel_U_n_12,HwReg_K12_channel_U_n_13,HwReg_K12_channel_U_n_14,HwReg_K12_channel_U_n_15,HwReg_K12_channel_U_n_16,HwReg_K12_channel_U_n_17,HwReg_K12_channel_U_n_18,HwReg_K12_channel_U_n_19,HwReg_K12_channel_U_n_20,HwReg_K12_channel_U_n_21,HwReg_K12_channel_U_n_22}),
        .B(coef13_fu_460_p3),
        .C(C),
        .CO(cmp17_not_fu_426_p2),
        .D(p_0_in1_in),
        .DI(HwReg_ColEnd_channel_U_n_23),
        .E(v_csc_core_U0_n_26),
        .HwReg_BOffset_2_channel_empty_n(HwReg_BOffset_2_channel_empty_n),
        .HwReg_BOffset_2_channel_full_n(HwReg_BOffset_2_channel_full_n),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_ClampMin_2_channel_empty_n(HwReg_ClampMin_2_channel_empty_n),
        .HwReg_ClampMin_2_channel_full_n(HwReg_ClampMin_2_channel_full_n),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_2_channel_empty_n(HwReg_ClipMax_2_channel_empty_n),
        .HwReg_ClipMax_2_channel_full_n(HwReg_ClipMax_2_channel_full_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .HwReg_ColEnd_channel_full_n(HwReg_ColEnd_channel_full_n),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_ColStart_channel_full_n(HwReg_ColStart_channel_full_n),
        .HwReg_GOffset_2_channel_empty_n(HwReg_GOffset_2_channel_empty_n),
        .HwReg_GOffset_2_channel_full_n(HwReg_GOffset_2_channel_full_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .HwReg_K11_2_channel_full_n(HwReg_K11_2_channel_full_n),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K12_2_channel_full_n(HwReg_K12_2_channel_full_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K13_2_channel_full_n(HwReg_K13_2_channel_full_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K21_2_channel_full_n(HwReg_K21_2_channel_full_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K22_2_channel_full_n(HwReg_K22_2_channel_full_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_K23_2_channel_full_n(HwReg_K23_2_channel_full_n),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .HwReg_K31_2_channel_full_n(HwReg_K31_2_channel_full_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K32_2_channel_full_n(HwReg_K32_2_channel_full_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .HwReg_K33_2_channel_full_n(HwReg_K33_2_channel_full_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .HwReg_ROffset_2_channel_empty_n(HwReg_ROffset_2_channel_empty_n),
        .HwReg_ROffset_2_channel_full_n(HwReg_ROffset_2_channel_full_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .HwReg_RowEnd_channel_empty_n(HwReg_RowEnd_channel_empty_n),
        .HwReg_RowEnd_channel_full_n(HwReg_RowEnd_channel_full_n),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .HwReg_RowStart_channel_full_n(HwReg_RowStart_channel_full_n),
        .HwReg_height_c13_empty_n(HwReg_height_c13_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c11_empty_n(HwReg_width_c11_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q({ap_CS_fsm_state2,v_csc_core_U0_n_9}),
        .S(HwReg_ColEnd_channel_U_n_7),
        .\add_ln134_1_reg_621_reg[0]_0 (\SRL_SIG_reg[0]_38 ),
        .\add_ln134_1_reg_621_reg[0]_1 ({mOutPtr_40[2],mOutPtr_40[0]}),
        .\add_ln134_1_reg_621_reg[0]_2 (\SRL_SIG_reg[1]_37 ),
        .\add_ln134_1_reg_621_reg[12]_0 (icmp_ln134_fu_417_p2),
        .\add_ln134_reg_616_reg[0]_0 (\SRL_SIG_reg[0]_43 ),
        .\add_ln134_reg_616_reg[0]_1 ({mOutPtr_45[2],mOutPtr_45[0]}),
        .\add_ln134_reg_616_reg[0]_2 (\SRL_SIG_reg[1]_42 ),
        .\ap_CS_fsm_reg[0]_0 (v_csc_core_U0_n_11),
        .\ap_CS_fsm_reg[2]_0 (v_csc_core_U0_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_channel(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .\cmp20_not_reg_634_reg[0]_0 (HwReg_RowEnd_channel_U_n_21),
        .\cmp20_not_reg_634_reg[0]_1 ({HwReg_RowEnd_channel_U_n_7,HwReg_RowEnd_channel_U_n_8}),
        .\cmp20_not_reg_634_reg[0]_i_2_0 (HwReg_RowEnd_channel_dout),
        .empty_n_reg(stream_in_U_n_7),
        .full_n_reg(Block_entry3_proc_U0_n_6),
        .height_dout({HwReg_height_c13_U_n_11,HwReg_height_c13_U_n_12,HwReg_height_c13_U_n_13,HwReg_height_c13_U_n_14,HwReg_height_c13_U_n_15,HwReg_height_c13_U_n_16,HwReg_height_c13_U_n_17,HwReg_height_c13_U_n_18,HwReg_height_c13_U_n_19,HwReg_height_c13_U_n_20,HwReg_height_c13_U_n_21,HwReg_height_c13_dout[0]}),
        .icmp_ln148_1_fu_375_p2_carry__0(HwReg_ColEnd_channel_dout),
        .icmp_ln198_1_fu_828_p2_carry__0({HwReg_ClipMax_channel_dout[10],HwReg_ClipMax_channel_dout[8],HwReg_ClipMax_channel_dout[6],HwReg_ClipMax_channel_dout[4],HwReg_ClipMax_channel_dout[2],HwReg_ClipMax_channel_dout[0]}),
        .icmp_ln198_1_fu_828_p2_carry__0_0({HwReg_ClipMax_2_channel_dout[10],HwReg_ClipMax_2_channel_dout[8],HwReg_ClipMax_2_channel_dout[6],HwReg_ClipMax_2_channel_dout[4],HwReg_ClipMax_2_channel_dout[2],HwReg_ClipMax_2_channel_dout[0]}),
        .icmp_ln198_fu_822_p2_carry__0({HwReg_ClampMin_channel_dout[10],HwReg_ClampMin_channel_dout[8],HwReg_ClampMin_channel_dout[6],HwReg_ClampMin_channel_dout[4],HwReg_ClampMin_channel_dout[2],HwReg_ClampMin_channel_dout[0]}),
        .icmp_ln198_fu_822_p2_carry__0_0({HwReg_ClampMin_2_channel_dout[10],HwReg_ClampMin_2_channel_dout[8],HwReg_ClampMin_2_channel_dout[6],HwReg_ClampMin_2_channel_dout[4],HwReg_ClampMin_2_channel_dout[2],HwReg_ClampMin_2_channel_dout[0]}),
        .in(v_csc_core_U0_stream_csc_din),
        .mOutPtr0__9(mOutPtr0__9_82),
        .mOutPtr0__9_0(mOutPtr0__9_81),
        .mOutPtr0__9_1(mOutPtr0__9_80),
        .mOutPtr0__9_10(mOutPtr0__9_71),
        .mOutPtr0__9_11(mOutPtr0__9_70),
        .mOutPtr0__9_12(mOutPtr0__9_69),
        .mOutPtr0__9_13(mOutPtr0__9_68),
        .mOutPtr0__9_14(mOutPtr0__9_67),
        .mOutPtr0__9_15(mOutPtr0__9_66),
        .mOutPtr0__9_16(mOutPtr0__9_65),
        .mOutPtr0__9_17(mOutPtr0__9_64),
        .mOutPtr0__9_18(mOutPtr0__9_63),
        .mOutPtr0__9_19(mOutPtr0__9_62),
        .mOutPtr0__9_2(mOutPtr0__9_79),
        .mOutPtr0__9_20(mOutPtr0__9_61),
        .mOutPtr0__9_21(mOutPtr0__9_60),
        .mOutPtr0__9_22(mOutPtr0__9_59),
        .mOutPtr0__9_23(mOutPtr0__9_58),
        .mOutPtr0__9_24(mOutPtr0__9_57),
        .mOutPtr0__9_25(mOutPtr0__9_56),
        .mOutPtr0__9_26(mOutPtr0__9_55),
        .mOutPtr0__9_27(mOutPtr0__9_54),
        .mOutPtr0__9_28(mOutPtr0__9_53),
        .mOutPtr0__9_29(mOutPtr0__9_52),
        .mOutPtr0__9_3(mOutPtr0__9_78),
        .mOutPtr0__9_30(mOutPtr0__9_51),
        .mOutPtr0__9_4(mOutPtr0__9_77),
        .mOutPtr0__9_5(mOutPtr0__9_76),
        .mOutPtr0__9_6(mOutPtr0__9_75),
        .mOutPtr0__9_7(mOutPtr0__9_74),
        .mOutPtr0__9_8(mOutPtr0__9_73),
        .mOutPtr0__9_9(mOutPtr0__9_72),
        .\min_val_reg_1236_reg[11] ({HwReg_ClampMin_channel_U_n_7,HwReg_ClampMin_channel_U_n_8,HwReg_ClampMin_channel_U_n_9,HwReg_ClampMin_channel_U_n_10,HwReg_ClampMin_channel_U_n_11,HwReg_ClampMin_channel_U_n_12,HwReg_ClampMin_channel_U_n_13,HwReg_ClampMin_channel_U_n_14,HwReg_ClampMin_channel_U_n_15,HwReg_ClampMin_channel_U_n_16,HwReg_ClampMin_channel_U_n_17,HwReg_ClampMin_channel_U_n_18}),
        .mul_ln192_reg_1183_reg({HwReg_K11_channel_U_n_9,HwReg_K11_channel_U_n_10,HwReg_K11_channel_U_n_11,HwReg_K11_channel_U_n_12,HwReg_K11_channel_U_n_13,HwReg_K11_channel_U_n_14,HwReg_K11_channel_U_n_15,HwReg_K11_channel_U_n_16,HwReg_K11_channel_U_n_17,HwReg_K11_channel_U_n_18,HwReg_K11_channel_U_n_19,HwReg_K11_channel_U_n_20,HwReg_K11_channel_U_n_21,HwReg_K11_channel_U_n_22,HwReg_K11_channel_U_n_23,HwReg_K11_channel_U_n_24}),
        .mul_ln194_1_reg_1206_reg({HwReg_K22_channel_U_n_9,HwReg_K22_channel_U_n_10,HwReg_K22_channel_U_n_11,HwReg_K22_channel_U_n_12,HwReg_K22_channel_U_n_13,HwReg_K22_channel_U_n_14,HwReg_K22_channel_U_n_15,HwReg_K22_channel_U_n_16,HwReg_K22_channel_U_n_17,HwReg_K22_channel_U_n_18,HwReg_K22_channel_U_n_19,HwReg_K22_channel_U_n_20,HwReg_K22_channel_U_n_21,HwReg_K22_channel_U_n_22,HwReg_K22_channel_U_n_23,HwReg_K22_channel_U_n_24}),
        .mul_ln194_reg_1200_reg({HwReg_K21_channel_U_n_7,HwReg_K21_channel_U_n_8,HwReg_K21_channel_U_n_9,HwReg_K21_channel_U_n_10,HwReg_K21_channel_U_n_11,HwReg_K21_channel_U_n_12,HwReg_K21_channel_U_n_13,HwReg_K21_channel_U_n_14,HwReg_K21_channel_U_n_15,HwReg_K21_channel_U_n_16,HwReg_K21_channel_U_n_17,HwReg_K21_channel_U_n_18,HwReg_K21_channel_U_n_19,HwReg_K21_channel_U_n_20,HwReg_K21_channel_U_n_21,HwReg_K21_channel_U_n_22}),
        .mul_ln196_1_reg_1223_reg(A),
        .mul_ln196_reg_1217_reg({HwReg_K31_channel_U_n_7,HwReg_K31_channel_U_n_8,HwReg_K31_channel_U_n_9,HwReg_K31_channel_U_n_10,HwReg_K31_channel_U_n_11,HwReg_K31_channel_U_n_12,HwReg_K31_channel_U_n_13,HwReg_K31_channel_U_n_14,HwReg_K31_channel_U_n_15,HwReg_K31_channel_U_n_16,HwReg_K31_channel_U_n_17,HwReg_K31_channel_U_n_18,HwReg_K31_channel_U_n_19,HwReg_K31_channel_U_n_20,HwReg_K31_channel_U_n_21,HwReg_K31_channel_U_n_22}),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .or_ln150_2_reg_1128_pp0_iter3_reg(or_ln150_2_reg_1128_pp0_iter3_reg),
        .\or_ln150_2_reg_1128_reg[0] (HwReg_ColStart_channel_dout),
        .\or_ln150_2_reg_1128_reg[0]_0 (HwReg_ColStart_channel_U_n_24),
        .\or_ln150_2_reg_1128_reg[0]_1 (HwReg_ColEnd_channel_U_n_24),
        .\or_ln150_2_reg_1128_reg[0]_2 (HwReg_ColStart_channel_U_n_7),
        .out(stream_in_dout),
        .p_reg_reg(coef23_fu_465_p3),
        .p_reg_reg_0({HwReg_GOffset_channel_U_n_7,HwReg_GOffset_channel_U_n_8,HwReg_GOffset_channel_U_n_9,HwReg_GOffset_channel_U_n_10,HwReg_GOffset_channel_U_n_11,HwReg_GOffset_channel_U_n_12,HwReg_GOffset_channel_U_n_13,HwReg_GOffset_channel_U_n_14,HwReg_GOffset_channel_U_n_15,HwReg_GOffset_channel_U_n_16,HwReg_GOffset_channel_U_n_17,HwReg_GOffset_channel_U_n_18,HwReg_GOffset_channel_U_n_19,HwReg_GOffset_channel_U_n_20}),
        .p_reg_reg_1(coef33_fu_470_p3),
        .p_reg_reg_2({HwReg_BOffset_channel_U_n_7,HwReg_BOffset_channel_U_n_8,HwReg_BOffset_channel_U_n_9,HwReg_BOffset_channel_U_n_10,HwReg_BOffset_channel_U_n_11,HwReg_BOffset_channel_U_n_12,HwReg_BOffset_channel_U_n_13,HwReg_BOffset_channel_U_n_14,HwReg_BOffset_channel_U_n_15,HwReg_BOffset_channel_U_n_16,HwReg_BOffset_channel_U_n_17,HwReg_BOffset_channel_U_n_18,HwReg_BOffset_channel_U_n_19,HwReg_BOffset_channel_U_n_20}),
        .pop(pop_84),
        .push(push_83),
        .push_31(push),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_empty_n(stream_in_empty_n),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .width_dout({HwReg_width_c11_U_n_13,HwReg_width_c11_U_n_14,HwReg_width_c11_U_n_15,HwReg_width_c11_U_n_16,HwReg_width_c11_U_n_17,HwReg_width_c11_U_n_18,HwReg_width_c11_U_n_19,HwReg_width_c11_U_n_20,HwReg_width_c11_U_n_21,HwReg_width_c11_U_n_22,HwReg_width_c11_U_n_23,HwReg_width_c11_dout[0]}),
        .\y_fu_124_reg[12]_0 (y_fu_124_reg));
endmodule

module bd_d92b_csc_0_v_csc_core
   (or_ln150_2_reg_1128,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    or_ln150_2_reg_1128_pp0_iter3_reg,
    Q,
    \add_ln134_1_reg_621_reg[12]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    v_csc_core_U0_ap_ready,
    \y_fu_124_reg[12]_0 ,
    E,
    pop,
    \ap_CS_fsm_reg[2]_0 ,
    push,
    mOutPtr0__9,
    mOutPtr0__9_0,
    mOutPtr0__9_1,
    mOutPtr0__9_2,
    mOutPtr0__9_3,
    mOutPtr0__9_4,
    mOutPtr0__9_5,
    mOutPtr0__9_6,
    mOutPtr0__9_7,
    mOutPtr0__9_8,
    mOutPtr0__9_9,
    mOutPtr0__9_10,
    mOutPtr0__9_11,
    mOutPtr0__9_12,
    mOutPtr0__9_13,
    mOutPtr0__9_14,
    mOutPtr0__9_15,
    mOutPtr0__9_16,
    mOutPtr0__9_17,
    mOutPtr0__9_18,
    mOutPtr0__9_19,
    mOutPtr0__9_20,
    mOutPtr0__9_21,
    mOutPtr0__9_22,
    mOutPtr0__9_23,
    mOutPtr0__9_24,
    mOutPtr0__9_25,
    mOutPtr0__9_26,
    mOutPtr0__9_27,
    mOutPtr0__9_28,
    mOutPtr0__9_29,
    mOutPtr0__9_30,
    in,
    ap_rst_n_inv,
    ap_clk,
    out,
    A,
    mul_ln192_reg_1183_reg,
    B,
    C,
    mul_ln194_1_reg_1206_reg,
    mul_ln194_reg_1200_reg,
    p_reg_reg,
    p_reg_reg_0,
    mul_ln196_1_reg_1223_reg,
    mul_ln196_reg_1217_reg,
    p_reg_reg_1,
    p_reg_reg_2,
    \or_ln150_2_reg_1128_reg[0] ,
    \or_ln150_2_reg_1128_reg[0]_0 ,
    DI,
    \or_ln150_2_reg_1128_reg[0]_1 ,
    S,
    \or_ln150_2_reg_1128_reg[0]_2 ,
    ap_rst_n,
    icmp_ln148_1_fu_375_p2_carry__0,
    stream_in_empty_n,
    stream_csc_full_n,
    \cmp20_not_reg_634_reg[0]_i_2_0 ,
    \cmp20_not_reg_634_reg[0]_0 ,
    \cmp20_not_reg_634_reg[0]_1 ,
    icmp_ln198_1_fu_828_p2_carry__0,
    icmp_ln198_1_fu_828_p2_carry__0_0,
    D,
    icmp_ln198_fu_822_p2_carry__0,
    icmp_ln198_fu_822_p2_carry__0_0,
    \min_val_reg_1236_reg[11] ,
    CO,
    push_31,
    empty_n_reg,
    HwReg_ColStart_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ColStart_channel,
    full_n_reg,
    HwReg_ColStart_channel_full_n,
    HwReg_ColEnd_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    HwReg_ColEnd_channel_full_n,
    HwReg_RowStart_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_RowStart_channel,
    HwReg_RowStart_channel_full_n,
    HwReg_RowEnd_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    HwReg_RowEnd_channel_full_n,
    HwReg_K11_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    HwReg_K11_channel_full_n,
    HwReg_K12_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    HwReg_K12_channel_full_n,
    HwReg_K13_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    HwReg_K13_channel_full_n,
    HwReg_K21_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K21_channel_full_n,
    HwReg_K22_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    HwReg_K22_channel_full_n,
    HwReg_K23_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    HwReg_K23_channel_full_n,
    HwReg_K31_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    HwReg_K31_channel_full_n,
    HwReg_K32_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K32_channel_full_n,
    HwReg_K33_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    HwReg_K33_channel_full_n,
    HwReg_ROffset_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    HwReg_ROffset_channel_full_n,
    HwReg_GOffset_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    HwReg_GOffset_channel_full_n,
    HwReg_BOffset_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    HwReg_BOffset_channel_full_n,
    HwReg_ClampMin_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    HwReg_ClampMin_channel_full_n,
    HwReg_ClipMax_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    HwReg_ClipMax_channel_full_n,
    HwReg_K11_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K11_2_channel,
    HwReg_K11_2_channel_full_n,
    HwReg_K12_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K12_2_channel,
    HwReg_K12_2_channel_full_n,
    HwReg_K13_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    HwReg_K13_2_channel_full_n,
    HwReg_K21_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    HwReg_K21_2_channel_full_n,
    HwReg_K22_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    HwReg_K22_2_channel_full_n,
    HwReg_K23_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K23_2_channel,
    HwReg_K23_2_channel_full_n,
    HwReg_K31_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    HwReg_K31_2_channel_full_n,
    HwReg_K32_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    HwReg_K32_2_channel_full_n,
    HwReg_K33_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    HwReg_K33_2_channel_full_n,
    HwReg_ROffset_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
    HwReg_ROffset_2_channel_full_n,
    HwReg_GOffset_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
    HwReg_GOffset_2_channel_full_n,
    HwReg_BOffset_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
    HwReg_BOffset_2_channel_full_n,
    HwReg_ClampMin_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
    HwReg_ClampMin_2_channel_full_n,
    HwReg_ClipMax_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
    HwReg_ClipMax_2_channel_full_n,
    v_csc_core_U0_ap_start,
    HwReg_height_c_full_n,
    HwReg_width_c_full_n,
    HwReg_width_c11_empty_n,
    HwReg_height_c13_empty_n,
    width_dout,
    \add_ln134_reg_616_reg[0]_0 ,
    \add_ln134_reg_616_reg[0]_1 ,
    \add_ln134_reg_616_reg[0]_2 ,
    height_dout,
    \add_ln134_1_reg_621_reg[0]_0 ,
    \add_ln134_1_reg_621_reg[0]_1 ,
    \add_ln134_1_reg_621_reg[0]_2 );
  output or_ln150_2_reg_1128;
  output or_ln150_2_reg_1128_pp0_iter2_reg;
  output or_ln150_2_reg_1128_pp0_iter3_reg;
  output [1:0]Q;
  output [0:0]\add_ln134_1_reg_621_reg[12]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output v_csc_core_U0_ap_ready;
  output [12:0]\y_fu_124_reg[12]_0 ;
  output [0:0]E;
  output pop;
  output \ap_CS_fsm_reg[2]_0 ;
  output push;
  output mOutPtr0__9;
  output mOutPtr0__9_0;
  output mOutPtr0__9_1;
  output mOutPtr0__9_2;
  output mOutPtr0__9_3;
  output mOutPtr0__9_4;
  output mOutPtr0__9_5;
  output mOutPtr0__9_6;
  output mOutPtr0__9_7;
  output mOutPtr0__9_8;
  output mOutPtr0__9_9;
  output mOutPtr0__9_10;
  output mOutPtr0__9_11;
  output mOutPtr0__9_12;
  output mOutPtr0__9_13;
  output mOutPtr0__9_14;
  output mOutPtr0__9_15;
  output mOutPtr0__9_16;
  output mOutPtr0__9_17;
  output mOutPtr0__9_18;
  output mOutPtr0__9_19;
  output mOutPtr0__9_20;
  output mOutPtr0__9_21;
  output mOutPtr0__9_22;
  output mOutPtr0__9_23;
  output mOutPtr0__9_24;
  output mOutPtr0__9_25;
  output mOutPtr0__9_26;
  output mOutPtr0__9_27;
  output mOutPtr0__9_28;
  output mOutPtr0__9_29;
  output mOutPtr0__9_30;
  output [35:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input [35:0]out;
  input [15:0]A;
  input [15:0]mul_ln192_reg_1183_reg;
  input [15:0]B;
  input [13:0]C;
  input [15:0]mul_ln194_1_reg_1206_reg;
  input [15:0]mul_ln194_reg_1200_reg;
  input [15:0]p_reg_reg;
  input [13:0]p_reg_reg_0;
  input [15:0]mul_ln196_1_reg_1223_reg;
  input [15:0]mul_ln196_reg_1217_reg;
  input [15:0]p_reg_reg_1;
  input [13:0]p_reg_reg_2;
  input [15:0]\or_ln150_2_reg_1128_reg[0] ;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_0 ;
  input [0:0]DI;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_1 ;
  input [0:0]S;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_2 ;
  input ap_rst_n;
  input [14:0]icmp_ln148_1_fu_375_p2_carry__0;
  input stream_in_empty_n;
  input stream_csc_full_n;
  input [11:0]\cmp20_not_reg_634_reg[0]_i_2_0 ;
  input [0:0]\cmp20_not_reg_634_reg[0]_0 ;
  input [1:0]\cmp20_not_reg_634_reg[0]_1 ;
  input [5:0]icmp_ln198_1_fu_828_p2_carry__0;
  input [5:0]icmp_ln198_1_fu_828_p2_carry__0_0;
  input [11:0]D;
  input [5:0]icmp_ln198_fu_822_p2_carry__0;
  input [5:0]icmp_ln198_fu_822_p2_carry__0_0;
  input [11:0]\min_val_reg_1236_reg[11] ;
  input [0:0]CO;
  input push_31;
  input empty_n_reg;
  input HwReg_ColStart_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel;
  input full_n_reg;
  input HwReg_ColStart_channel_full_n;
  input HwReg_ColEnd_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input HwReg_ColEnd_channel_full_n;
  input HwReg_RowStart_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel;
  input HwReg_RowStart_channel_full_n;
  input HwReg_RowEnd_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input HwReg_RowEnd_channel_full_n;
  input HwReg_K11_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input HwReg_K11_channel_full_n;
  input HwReg_K12_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input HwReg_K12_channel_full_n;
  input HwReg_K13_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input HwReg_K13_channel_full_n;
  input HwReg_K21_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K21_channel_full_n;
  input HwReg_K22_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input HwReg_K22_channel_full_n;
  input HwReg_K23_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input HwReg_K23_channel_full_n;
  input HwReg_K31_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input HwReg_K31_channel_full_n;
  input HwReg_K32_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K32_channel_full_n;
  input HwReg_K33_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input HwReg_K33_channel_full_n;
  input HwReg_ROffset_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input HwReg_ROffset_channel_full_n;
  input HwReg_GOffset_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input HwReg_GOffset_channel_full_n;
  input HwReg_BOffset_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input HwReg_BOffset_channel_full_n;
  input HwReg_ClampMin_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input HwReg_ClampMin_channel_full_n;
  input HwReg_ClipMax_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input HwReg_ClipMax_channel_full_n;
  input HwReg_K11_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel;
  input HwReg_K11_2_channel_full_n;
  input HwReg_K12_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel;
  input HwReg_K12_2_channel_full_n;
  input HwReg_K13_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input HwReg_K13_2_channel_full_n;
  input HwReg_K21_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input HwReg_K21_2_channel_full_n;
  input HwReg_K22_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input HwReg_K22_2_channel_full_n;
  input HwReg_K23_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel;
  input HwReg_K23_2_channel_full_n;
  input HwReg_K31_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input HwReg_K31_2_channel_full_n;
  input HwReg_K32_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input HwReg_K32_2_channel_full_n;
  input HwReg_K33_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input HwReg_K33_2_channel_full_n;
  input HwReg_ROffset_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  input HwReg_ROffset_2_channel_full_n;
  input HwReg_GOffset_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  input HwReg_GOffset_2_channel_full_n;
  input HwReg_BOffset_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  input HwReg_BOffset_2_channel_full_n;
  input HwReg_ClampMin_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  input HwReg_ClampMin_2_channel_full_n;
  input HwReg_ClipMax_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  input HwReg_ClipMax_2_channel_full_n;
  input v_csc_core_U0_ap_start;
  input HwReg_height_c_full_n;
  input HwReg_width_c_full_n;
  input HwReg_width_c11_empty_n;
  input HwReg_height_c13_empty_n;
  input [11:0]width_dout;
  input [0:0]\add_ln134_reg_616_reg[0]_0 ;
  input [1:0]\add_ln134_reg_616_reg[0]_1 ;
  input [0:0]\add_ln134_reg_616_reg[0]_2 ;
  input [11:0]height_dout;
  input [0:0]\add_ln134_1_reg_621_reg[0]_0 ;
  input [1:0]\add_ln134_1_reg_621_reg[0]_1 ;
  input [0:0]\add_ln134_1_reg_621_reg[0]_2 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [13:0]C;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_BOffset_2_channel_full_n;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_ClampMin_2_channel_full_n;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_ClipMax_2_channel_full_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_ColEnd_channel_full_n;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_ColStart_channel_full_n;
  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_GOffset_2_channel_full_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K11_2_channel_full_n;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_2_channel_full_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K23_2_channel_full_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_ROffset_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_full_n;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_RowEnd_channel_empty_n;
  wire HwReg_RowEnd_channel_full_n;
  wire HwReg_RowStart_channel_empty_n;
  wire HwReg_RowStart_channel_full_n;
  wire HwReg_height_c13_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c11_empty_n;
  wire HwReg_width_c_full_n;
  wire [1:0]Q;
  wire [0:0]S;
  wire [12:0]add_ln134_1_fu_403_p2;
  wire [12:0]add_ln134_1_reg_621;
  wire [0:0]\add_ln134_1_reg_621_reg[0]_0 ;
  wire [1:0]\add_ln134_1_reg_621_reg[0]_1 ;
  wire [0:0]\add_ln134_1_reg_621_reg[0]_2 ;
  wire [0:0]\add_ln134_1_reg_621_reg[12]_0 ;
  wire \add_ln134_1_reg_621_reg[12]_i_1_n_7 ;
  wire \add_ln134_1_reg_621_reg[12]_i_1_n_8 ;
  wire \add_ln134_1_reg_621_reg[4]_i_1_n_5 ;
  wire \add_ln134_1_reg_621_reg[4]_i_1_n_6 ;
  wire \add_ln134_1_reg_621_reg[4]_i_1_n_7 ;
  wire \add_ln134_1_reg_621_reg[4]_i_1_n_8 ;
  wire \add_ln134_1_reg_621_reg[8]_i_1_n_5 ;
  wire \add_ln134_1_reg_621_reg[8]_i_1_n_6 ;
  wire \add_ln134_1_reg_621_reg[8]_i_1_n_7 ;
  wire \add_ln134_1_reg_621_reg[8]_i_1_n_8 ;
  wire [12:0]add_ln134_fu_393_p2;
  wire [12:0]add_ln134_reg_616;
  wire [0:0]\add_ln134_reg_616_reg[0]_0 ;
  wire [1:0]\add_ln134_reg_616_reg[0]_1 ;
  wire [0:0]\add_ln134_reg_616_reg[0]_2 ;
  wire \add_ln134_reg_616_reg[12]_i_2_n_7 ;
  wire \add_ln134_reg_616_reg[12]_i_2_n_8 ;
  wire \add_ln134_reg_616_reg[4]_i_1_n_5 ;
  wire \add_ln134_reg_616_reg[4]_i_1_n_6 ;
  wire \add_ln134_reg_616_reg[4]_i_1_n_7 ;
  wire \add_ln134_reg_616_reg[4]_i_1_n_8 ;
  wire \add_ln134_reg_616_reg[8]_i_1_n_5 ;
  wire \add_ln134_reg_616_reg[8]_i_1_n_6 ;
  wire \add_ln134_reg_616_reg[8]_i_1_n_7 ;
  wire \add_ln134_reg_616_reg[8]_i_1_n_8 ;
  wire \ap_CS_fsm[0]_i_1__0_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm[2]_i_7_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire \ap_CS_fsm[2]_i_9_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_8 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire cmp17_not_reg_629;
  wire \cmp17_not_reg_629[0]_i_1_n_5 ;
  wire cmp20_not_fu_432_p2;
  wire cmp20_not_reg_634;
  wire \cmp20_not_reg_634[0]_i_10_n_5 ;
  wire \cmp20_not_reg_634[0]_i_11_n_5 ;
  wire \cmp20_not_reg_634[0]_i_12_n_5 ;
  wire \cmp20_not_reg_634[0]_i_13_n_5 ;
  wire \cmp20_not_reg_634[0]_i_14_n_5 ;
  wire \cmp20_not_reg_634[0]_i_15_n_5 ;
  wire \cmp20_not_reg_634[0]_i_16_n_5 ;
  wire \cmp20_not_reg_634[0]_i_17_n_5 ;
  wire \cmp20_not_reg_634[0]_i_18_n_5 ;
  wire \cmp20_not_reg_634[0]_i_1_n_5 ;
  wire \cmp20_not_reg_634[0]_i_5_n_5 ;
  wire \cmp20_not_reg_634[0]_i_6_n_5 ;
  wire \cmp20_not_reg_634[0]_i_9_n_5 ;
  wire [0:0]\cmp20_not_reg_634_reg[0]_0 ;
  wire [1:0]\cmp20_not_reg_634_reg[0]_1 ;
  wire [11:0]\cmp20_not_reg_634_reg[0]_i_2_0 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_6 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_7 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_8 ;
  wire \cmp20_not_reg_634_reg[0]_i_3_n_5 ;
  wire \cmp20_not_reg_634_reg[0]_i_3_n_6 ;
  wire \cmp20_not_reg_634_reg[0]_i_3_n_7 ;
  wire \cmp20_not_reg_634_reg[0]_i_3_n_8 ;
  wire empty_n_reg;
  wire full_n_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_10;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_8;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_9;
  wire [11:0]height_dout;
  wire [14:0]icmp_ln148_1_fu_375_p2_carry__0;
  wire [5:0]icmp_ln198_1_fu_828_p2_carry__0;
  wire [5:0]icmp_ln198_1_fu_828_p2_carry__0_0;
  wire [5:0]icmp_ln198_fu_822_p2_carry__0;
  wire [5:0]icmp_ln198_fu_822_p2_carry__0_0;
  wire [35:0]in;
  wire mOutPtr0__9;
  wire mOutPtr0__9_0;
  wire mOutPtr0__9_1;
  wire mOutPtr0__9_10;
  wire mOutPtr0__9_11;
  wire mOutPtr0__9_12;
  wire mOutPtr0__9_13;
  wire mOutPtr0__9_14;
  wire mOutPtr0__9_15;
  wire mOutPtr0__9_16;
  wire mOutPtr0__9_17;
  wire mOutPtr0__9_18;
  wire mOutPtr0__9_19;
  wire mOutPtr0__9_2;
  wire mOutPtr0__9_20;
  wire mOutPtr0__9_21;
  wire mOutPtr0__9_22;
  wire mOutPtr0__9_23;
  wire mOutPtr0__9_24;
  wire mOutPtr0__9_25;
  wire mOutPtr0__9_26;
  wire mOutPtr0__9_27;
  wire mOutPtr0__9_28;
  wire mOutPtr0__9_29;
  wire mOutPtr0__9_3;
  wire mOutPtr0__9_30;
  wire mOutPtr0__9_4;
  wire mOutPtr0__9_5;
  wire mOutPtr0__9_6;
  wire mOutPtr0__9_7;
  wire mOutPtr0__9_8;
  wire mOutPtr0__9_9;
  wire [11:0]\min_val_reg_1236_reg[11] ;
  wire [15:0]mul_ln192_reg_1183_reg;
  wire [15:0]mul_ln194_1_reg_1206_reg;
  wire [15:0]mul_ln194_reg_1200_reg;
  wire [15:0]mul_ln196_1_reg_1223_reg;
  wire [15:0]mul_ln196_reg_1217_reg;
  wire or_ln150_2_reg_1128;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire or_ln150_2_reg_1128_pp0_iter3_reg;
  wire [15:0]\or_ln150_2_reg_1128_reg[0] ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_0 ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_1 ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_2 ;
  wire [35:0]out;
  wire [15:0]p_reg_reg;
  wire [13:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [13:0]p_reg_reg_2;
  wire pop;
  wire push;
  wire push_31;
  wire stream_csc_full_n;
  wire stream_in_empty_n;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire [11:0]width_dout;
  wire \y_fu_124[0]_i_3_n_5 ;
  wire \y_fu_124_reg[0]_i_2_n_10 ;
  wire \y_fu_124_reg[0]_i_2_n_11 ;
  wire \y_fu_124_reg[0]_i_2_n_12 ;
  wire \y_fu_124_reg[0]_i_2_n_5 ;
  wire \y_fu_124_reg[0]_i_2_n_6 ;
  wire \y_fu_124_reg[0]_i_2_n_7 ;
  wire \y_fu_124_reg[0]_i_2_n_8 ;
  wire \y_fu_124_reg[0]_i_2_n_9 ;
  wire [12:0]\y_fu_124_reg[12]_0 ;
  wire \y_fu_124_reg[12]_i_1_n_12 ;
  wire \y_fu_124_reg[4]_i_1_n_10 ;
  wire \y_fu_124_reg[4]_i_1_n_11 ;
  wire \y_fu_124_reg[4]_i_1_n_12 ;
  wire \y_fu_124_reg[4]_i_1_n_5 ;
  wire \y_fu_124_reg[4]_i_1_n_6 ;
  wire \y_fu_124_reg[4]_i_1_n_7 ;
  wire \y_fu_124_reg[4]_i_1_n_8 ;
  wire \y_fu_124_reg[4]_i_1_n_9 ;
  wire \y_fu_124_reg[8]_i_1_n_10 ;
  wire \y_fu_124_reg[8]_i_1_n_11 ;
  wire \y_fu_124_reg[8]_i_1_n_12 ;
  wire \y_fu_124_reg[8]_i_1_n_5 ;
  wire \y_fu_124_reg[8]_i_1_n_6 ;
  wire \y_fu_124_reg[8]_i_1_n_7 ;
  wire \y_fu_124_reg[8]_i_1_n_8 ;
  wire \y_fu_124_reg[8]_i_1_n_9 ;
  wire [2:2]\NLW_add_ln134_1_reg_621_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln134_1_reg_621_reg[12]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln134_reg_616_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln134_reg_616_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp20_not_reg_634_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln134_1_reg_621[0]_i_1 
       (.I0(\add_ln134_1_reg_621_reg[0]_0 ),
        .I1(\add_ln134_1_reg_621_reg[0]_1 [1]),
        .I2(\add_ln134_1_reg_621_reg[0]_1 [0]),
        .I3(\add_ln134_1_reg_621_reg[0]_2 ),
        .O(add_ln134_1_fu_403_p2[0]));
  FDRE \add_ln134_1_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[0]),
        .Q(add_ln134_1_reg_621[0]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[10]),
        .Q(add_ln134_1_reg_621[10]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[11]),
        .Q(add_ln134_1_reg_621[11]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[12]),
        .Q(add_ln134_1_reg_621[12]),
        .R(1'b0));
  CARRY4 \add_ln134_1_reg_621_reg[12]_i_1 
       (.CI(\add_ln134_1_reg_621_reg[8]_i_1_n_5 ),
        .CO({add_ln134_1_fu_403_p2[12],\NLW_add_ln134_1_reg_621_reg[12]_i_1_CO_UNCONNECTED [2],\add_ln134_1_reg_621_reg[12]_i_1_n_7 ,\add_ln134_1_reg_621_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln134_1_reg_621_reg[12]_i_1_O_UNCONNECTED [3],add_ln134_1_fu_403_p2[11:9]}),
        .S({1'b1,height_dout[11:9]}));
  FDRE \add_ln134_1_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[1]),
        .Q(add_ln134_1_reg_621[1]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[2]),
        .Q(add_ln134_1_reg_621[2]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[3]),
        .Q(add_ln134_1_reg_621[3]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[4]),
        .Q(add_ln134_1_reg_621[4]),
        .R(1'b0));
  CARRY4 \add_ln134_1_reg_621_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln134_1_reg_621_reg[4]_i_1_n_5 ,\add_ln134_1_reg_621_reg[4]_i_1_n_6 ,\add_ln134_1_reg_621_reg[4]_i_1_n_7 ,\add_ln134_1_reg_621_reg[4]_i_1_n_8 }),
        .CYINIT(height_dout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_1_fu_403_p2[4:1]),
        .S(height_dout[4:1]));
  FDRE \add_ln134_1_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[5]),
        .Q(add_ln134_1_reg_621[5]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[6]),
        .Q(add_ln134_1_reg_621[6]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[7]),
        .Q(add_ln134_1_reg_621[7]),
        .R(1'b0));
  FDRE \add_ln134_1_reg_621_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[8]),
        .Q(add_ln134_1_reg_621[8]),
        .R(1'b0));
  CARRY4 \add_ln134_1_reg_621_reg[8]_i_1 
       (.CI(\add_ln134_1_reg_621_reg[4]_i_1_n_5 ),
        .CO({\add_ln134_1_reg_621_reg[8]_i_1_n_5 ,\add_ln134_1_reg_621_reg[8]_i_1_n_6 ,\add_ln134_1_reg_621_reg[8]_i_1_n_7 ,\add_ln134_1_reg_621_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_1_fu_403_p2[8:5]),
        .S(height_dout[8:5]));
  FDRE \add_ln134_1_reg_621_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_1_fu_403_p2[9]),
        .Q(add_ln134_1_reg_621[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln134_reg_616[0]_i_1 
       (.I0(\add_ln134_reg_616_reg[0]_0 ),
        .I1(\add_ln134_reg_616_reg[0]_1 [1]),
        .I2(\add_ln134_reg_616_reg[0]_1 [0]),
        .I3(\add_ln134_reg_616_reg[0]_2 ),
        .O(add_ln134_fu_393_p2[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln134_reg_616[12]_i_1 
       (.I0(Q[0]),
        .I1(v_csc_core_U0_ap_start),
        .I2(HwReg_height_c_full_n),
        .I3(HwReg_width_c_full_n),
        .I4(HwReg_width_c11_empty_n),
        .I5(HwReg_height_c13_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \add_ln134_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[0]),
        .Q(add_ln134_reg_616[0]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[10]),
        .Q(add_ln134_reg_616[10]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[11]),
        .Q(add_ln134_reg_616[11]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[12]),
        .Q(add_ln134_reg_616[12]),
        .R(1'b0));
  CARRY4 \add_ln134_reg_616_reg[12]_i_2 
       (.CI(\add_ln134_reg_616_reg[8]_i_1_n_5 ),
        .CO({add_ln134_fu_393_p2[12],\NLW_add_ln134_reg_616_reg[12]_i_2_CO_UNCONNECTED [2],\add_ln134_reg_616_reg[12]_i_2_n_7 ,\add_ln134_reg_616_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln134_reg_616_reg[12]_i_2_O_UNCONNECTED [3],add_ln134_fu_393_p2[11:9]}),
        .S({1'b1,width_dout[11:9]}));
  FDRE \add_ln134_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[1]),
        .Q(add_ln134_reg_616[1]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[2]),
        .Q(add_ln134_reg_616[2]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[3]),
        .Q(add_ln134_reg_616[3]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[4]),
        .Q(add_ln134_reg_616[4]),
        .R(1'b0));
  CARRY4 \add_ln134_reg_616_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln134_reg_616_reg[4]_i_1_n_5 ,\add_ln134_reg_616_reg[4]_i_1_n_6 ,\add_ln134_reg_616_reg[4]_i_1_n_7 ,\add_ln134_reg_616_reg[4]_i_1_n_8 }),
        .CYINIT(width_dout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_fu_393_p2[4:1]),
        .S(width_dout[4:1]));
  FDRE \add_ln134_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[5]),
        .Q(add_ln134_reg_616[5]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[6]),
        .Q(add_ln134_reg_616[6]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[7]),
        .Q(add_ln134_reg_616[7]),
        .R(1'b0));
  FDRE \add_ln134_reg_616_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[8]),
        .Q(add_ln134_reg_616[8]),
        .R(1'b0));
  CARRY4 \add_ln134_reg_616_reg[8]_i_1 
       (.CI(\add_ln134_reg_616_reg[4]_i_1_n_5 ),
        .CO({\add_ln134_reg_616_reg[8]_i_1_n_5 ,\add_ln134_reg_616_reg[8]_i_1_n_6 ,\add_ln134_reg_616_reg[8]_i_1_n_7 ,\add_ln134_reg_616_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_fu_393_p2[8:5]),
        .S(width_dout[8:5]));
  FDRE \add_ln134_reg_616_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_393_p2[9]),
        .Q(add_ln134_reg_616[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(add_ln134_1_reg_621[12]),
        .I1(\y_fu_124_reg[12]_0 [12]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\y_fu_124_reg[12]_0 [9]),
        .I1(add_ln134_1_reg_621[9]),
        .I2(add_ln134_1_reg_621[11]),
        .I3(\y_fu_124_reg[12]_0 [11]),
        .I4(add_ln134_1_reg_621[10]),
        .I5(\y_fu_124_reg[12]_0 [10]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\y_fu_124_reg[12]_0 [6]),
        .I1(add_ln134_1_reg_621[6]),
        .I2(add_ln134_1_reg_621[8]),
        .I3(\y_fu_124_reg[12]_0 [8]),
        .I4(add_ln134_1_reg_621[7]),
        .I5(\y_fu_124_reg[12]_0 [7]),
        .O(\ap_CS_fsm[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\y_fu_124_reg[12]_0 [3]),
        .I1(add_ln134_1_reg_621[3]),
        .I2(add_ln134_1_reg_621[5]),
        .I3(\y_fu_124_reg[12]_0 [5]),
        .I4(add_ln134_1_reg_621[4]),
        .I5(\y_fu_124_reg[12]_0 [4]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\y_fu_124_reg[12]_0 [0]),
        .I1(add_ln134_1_reg_621[0]),
        .I2(add_ln134_1_reg_621[2]),
        .I3(\y_fu_124_reg[12]_0 [2]),
        .I4(add_ln134_1_reg_621[1]),
        .I5(\y_fu_124_reg[12]_0 [1]),
        .O(\ap_CS_fsm[2]_i_9_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_5 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_9),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_8),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3:1],\add_ln134_1_reg_621_reg[12]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[2]_i_5_n_5 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_5 ,\ap_CS_fsm_reg[2]_i_4_n_6 ,\ap_CS_fsm_reg[2]_i_4_n_7 ,\ap_CS_fsm_reg[2]_i_4_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6_n_5 ,\ap_CS_fsm[2]_i_7_n_5 ,\ap_CS_fsm[2]_i_8_n_5 ,\ap_CS_fsm[2]_i_9_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp17_not_reg_629[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(cmp17_not_reg_629),
        .O(\cmp17_not_reg_629[0]_i_1_n_5 ));
  FDRE \cmp17_not_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp17_not_reg_629[0]_i_1_n_5 ),
        .Q(cmp17_not_reg_629),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp20_not_reg_634[0]_i_1 
       (.I0(cmp20_not_fu_432_p2),
        .I1(Q[1]),
        .I2(cmp20_not_reg_634),
        .O(\cmp20_not_reg_634[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_10 
       (.I0(\y_fu_124_reg[12]_0 [8]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [8]),
        .I2(\y_fu_124_reg[12]_0 [9]),
        .I3(\cmp20_not_reg_634_reg[0]_i_2_0 [9]),
        .O(\cmp20_not_reg_634[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_634[0]_i_11 
       (.I0(\y_fu_124_reg[12]_0 [6]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [6]),
        .I2(\cmp20_not_reg_634_reg[0]_i_2_0 [7]),
        .I3(\y_fu_124_reg[12]_0 [7]),
        .O(\cmp20_not_reg_634[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_634[0]_i_12 
       (.I0(\y_fu_124_reg[12]_0 [4]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [4]),
        .I2(\cmp20_not_reg_634_reg[0]_i_2_0 [5]),
        .I3(\y_fu_124_reg[12]_0 [5]),
        .O(\cmp20_not_reg_634[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_634[0]_i_13 
       (.I0(\y_fu_124_reg[12]_0 [2]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [2]),
        .I2(\cmp20_not_reg_634_reg[0]_i_2_0 [3]),
        .I3(\y_fu_124_reg[12]_0 [3]),
        .O(\cmp20_not_reg_634[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_634[0]_i_14 
       (.I0(\y_fu_124_reg[12]_0 [0]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [0]),
        .I2(\cmp20_not_reg_634_reg[0]_i_2_0 [1]),
        .I3(\y_fu_124_reg[12]_0 [1]),
        .O(\cmp20_not_reg_634[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_15 
       (.I0(\y_fu_124_reg[12]_0 [6]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [6]),
        .I2(\y_fu_124_reg[12]_0 [7]),
        .I3(\cmp20_not_reg_634_reg[0]_i_2_0 [7]),
        .O(\cmp20_not_reg_634[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_16 
       (.I0(\y_fu_124_reg[12]_0 [4]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [4]),
        .I2(\y_fu_124_reg[12]_0 [5]),
        .I3(\cmp20_not_reg_634_reg[0]_i_2_0 [5]),
        .O(\cmp20_not_reg_634[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_17 
       (.I0(\y_fu_124_reg[12]_0 [2]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [2]),
        .I2(\y_fu_124_reg[12]_0 [3]),
        .I3(\cmp20_not_reg_634_reg[0]_i_2_0 [3]),
        .O(\cmp20_not_reg_634[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_18 
       (.I0(\y_fu_124_reg[12]_0 [0]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [0]),
        .I2(\y_fu_124_reg[12]_0 [1]),
        .I3(\cmp20_not_reg_634_reg[0]_i_2_0 [1]),
        .O(\cmp20_not_reg_634[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_634[0]_i_5 
       (.I0(\y_fu_124_reg[12]_0 [10]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [10]),
        .I2(\cmp20_not_reg_634_reg[0]_i_2_0 [11]),
        .I3(\y_fu_124_reg[12]_0 [11]),
        .O(\cmp20_not_reg_634[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp20_not_reg_634[0]_i_6 
       (.I0(\y_fu_124_reg[12]_0 [8]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [8]),
        .I2(\cmp20_not_reg_634_reg[0]_i_2_0 [9]),
        .I3(\y_fu_124_reg[12]_0 [9]),
        .O(\cmp20_not_reg_634[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_9 
       (.I0(\y_fu_124_reg[12]_0 [10]),
        .I1(\cmp20_not_reg_634_reg[0]_i_2_0 [10]),
        .I2(\y_fu_124_reg[12]_0 [11]),
        .I3(\cmp20_not_reg_634_reg[0]_i_2_0 [11]),
        .O(\cmp20_not_reg_634[0]_i_9_n_5 ));
  FDRE \cmp20_not_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp20_not_reg_634[0]_i_1_n_5 ),
        .Q(cmp20_not_reg_634),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp20_not_reg_634_reg[0]_i_2 
       (.CI(\cmp20_not_reg_634_reg[0]_i_3_n_5 ),
        .CO({cmp20_not_fu_432_p2,\cmp20_not_reg_634_reg[0]_i_2_n_6 ,\cmp20_not_reg_634_reg[0]_i_2_n_7 ,\cmp20_not_reg_634_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp20_not_reg_634_reg[0]_0 ,\cmp20_not_reg_634[0]_i_5_n_5 ,\cmp20_not_reg_634[0]_i_6_n_5 }),
        .O(\NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp20_not_reg_634_reg[0]_1 ,\cmp20_not_reg_634[0]_i_9_n_5 ,\cmp20_not_reg_634[0]_i_10_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp20_not_reg_634_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cmp20_not_reg_634_reg[0]_i_3_n_5 ,\cmp20_not_reg_634_reg[0]_i_3_n_6 ,\cmp20_not_reg_634_reg[0]_i_3_n_7 ,\cmp20_not_reg_634_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\cmp20_not_reg_634[0]_i_11_n_5 ,\cmp20_not_reg_634[0]_i_12_n_5 ,\cmp20_not_reg_634[0]_i_13_n_5 ,\cmp20_not_reg_634[0]_i_14_n_5 }),
        .O(\NLW_cmp20_not_reg_634_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp20_not_reg_634[0]_i_15_n_5 ,\cmp20_not_reg_634[0]_i_16_n_5 ,\cmp20_not_reg_634[0]_i_17_n_5 ,\cmp20_not_reg_634[0]_i_18_n_5 }));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__10
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K21_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I4(full_n_reg),
        .I5(HwReg_K21_channel_full_n),
        .O(mOutPtr0__9_6));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__11
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K22_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I4(full_n_reg),
        .I5(HwReg_K22_channel_full_n),
        .O(mOutPtr0__9_7));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__12
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K23_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I4(full_n_reg),
        .I5(HwReg_K23_channel_full_n),
        .O(mOutPtr0__9_8));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__13
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K31_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I4(full_n_reg),
        .I5(HwReg_K31_channel_full_n),
        .O(mOutPtr0__9_9));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__14
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K32_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I4(full_n_reg),
        .I5(HwReg_K32_channel_full_n),
        .O(mOutPtr0__9_10));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__15
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K33_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I4(full_n_reg),
        .I5(HwReg_K33_channel_full_n),
        .O(mOutPtr0__9_11));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__16
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ROffset_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I4(full_n_reg),
        .I5(HwReg_ROffset_channel_full_n),
        .O(mOutPtr0__9_12));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__17
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_GOffset_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I4(full_n_reg),
        .I5(HwReg_GOffset_channel_full_n),
        .O(mOutPtr0__9_13));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__18
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I4(full_n_reg),
        .I5(HwReg_BOffset_channel_full_n),
        .O(mOutPtr0__9_14));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__19
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ClampMin_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I4(full_n_reg),
        .I5(HwReg_ClampMin_channel_full_n),
        .O(mOutPtr0__9_15));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__20
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I4(full_n_reg),
        .I5(HwReg_ClipMax_channel_full_n),
        .O(mOutPtr0__9_16));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__21
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K11_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K11_2_channel_full_n),
        .O(mOutPtr0__9_17));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__22
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K12_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K12_2_channel_full_n),
        .O(mOutPtr0__9_18));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__23
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K13_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K13_2_channel_full_n),
        .O(mOutPtr0__9_19));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__24
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K21_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K21_2_channel_full_n),
        .O(mOutPtr0__9_20));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__25
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K22_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K22_2_channel_full_n),
        .O(mOutPtr0__9_21));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__26
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K23_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K23_2_channel_full_n),
        .O(mOutPtr0__9_22));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__27
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K31_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K31_2_channel_full_n),
        .O(mOutPtr0__9_23));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__28
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K32_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K32_2_channel_full_n),
        .O(mOutPtr0__9_24));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__29
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K33_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_K33_2_channel_full_n),
        .O(mOutPtr0__9_25));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__3
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ColStart_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I4(full_n_reg),
        .I5(HwReg_ColStart_channel_full_n),
        .O(mOutPtr0__9));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__30
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ROffset_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_ROffset_2_channel_full_n),
        .O(mOutPtr0__9_26));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__31
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_GOffset_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_GOffset_2_channel_full_n),
        .O(mOutPtr0__9_27));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__32
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_BOffset_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_BOffset_2_channel_full_n),
        .O(mOutPtr0__9_28));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__33
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ClampMin_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_ClampMin_2_channel_full_n),
        .O(mOutPtr0__9_29));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__34
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ClipMax_2_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I4(full_n_reg),
        .I5(HwReg_ClipMax_2_channel_full_n),
        .O(mOutPtr0__9_30));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__4
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_ColEnd_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I4(full_n_reg),
        .I5(HwReg_ColEnd_channel_full_n),
        .O(mOutPtr0__9_0));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__5
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_RowStart_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I4(full_n_reg),
        .I5(HwReg_RowStart_channel_full_n),
        .O(mOutPtr0__9_1));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__6
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_RowEnd_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I4(full_n_reg),
        .I5(HwReg_RowEnd_channel_full_n),
        .O(mOutPtr0__9_2));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__7
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K11_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I4(full_n_reg),
        .I5(HwReg_K11_channel_full_n),
        .O(mOutPtr0__9_3));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__8
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K12_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I4(full_n_reg),
        .I5(HwReg_K12_channel_full_n),
        .O(mOutPtr0__9_4));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    full_n_i_3__9
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .I2(HwReg_K13_channel_empty_n),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I4(full_n_reg),
        .I5(HwReg_K13_channel_full_n),
        .O(mOutPtr0__9_5));
  bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348
       (.A(A),
        .B(B),
        .C(C),
        .CO(\add_ln134_1_reg_621_reg[12]_0 ),
        .D({grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_8,grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_9}),
        .DI(DI),
        .E(E),
        .Q(add_ln134_reg_616),
        .S(S),
        .\ap_CS_fsm_reg[1] (grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_10),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(\ap_CS_fsm_reg[0]_0 ),
        .cmp17_not_reg_629(cmp17_not_reg_629),
        .cmp20_not_reg_634(cmp20_not_reg_634),
        .empty_n_reg(empty_n_reg),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .icmp_ln148_1_fu_375_p2_carry__0_0(icmp_ln148_1_fu_375_p2_carry__0),
        .icmp_ln198_1_fu_828_p2_carry__0_0(icmp_ln198_1_fu_828_p2_carry__0),
        .icmp_ln198_1_fu_828_p2_carry__0_1(icmp_ln198_1_fu_828_p2_carry__0_0),
        .icmp_ln198_fu_822_p2_carry__0_0(icmp_ln198_fu_822_p2_carry__0),
        .icmp_ln198_fu_822_p2_carry__0_1(icmp_ln198_fu_822_p2_carry__0_0),
        .in(in),
        .\mOutPtr_reg[4] ({ap_CS_fsm_state3,Q}),
        .\max_val_reg_1229_reg[11]_0 (D),
        .\min_val_reg_1236_reg[11]_0 (\min_val_reg_1236_reg[11] ),
        .mul_ln192_reg_1183_reg_0(mul_ln192_reg_1183_reg),
        .mul_ln194_1_reg_1206_reg_0(mul_ln194_1_reg_1206_reg),
        .mul_ln194_reg_1200_reg_0(mul_ln194_reg_1200_reg),
        .mul_ln196_1_reg_1223_reg_0(mul_ln196_1_reg_1223_reg),
        .mul_ln196_reg_1217_reg_0(mul_ln196_reg_1217_reg),
        .or_ln150_2_reg_1128(or_ln150_2_reg_1128),
        .or_ln150_2_reg_1128_pp0_iter2_reg(or_ln150_2_reg_1128_pp0_iter2_reg),
        .\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 (or_ln150_2_reg_1128_pp0_iter3_reg),
        .\or_ln150_2_reg_1128_reg[0]_0 (\or_ln150_2_reg_1128_reg[0] ),
        .\or_ln150_2_reg_1128_reg[0]_1 (\or_ln150_2_reg_1128_reg[0]_0 ),
        .\or_ln150_2_reg_1128_reg[0]_2 (\or_ln150_2_reg_1128_reg[0]_1 ),
        .\or_ln150_2_reg_1128_reg[0]_3 (\or_ln150_2_reg_1128_reg[0]_2 ),
        .out(out),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(p_reg_reg_1),
        .p_reg_reg_2(p_reg_reg_2),
        .pop(pop),
        .push(push),
        .push_31(push_31),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_empty_n(stream_in_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_10),
        .Q(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\add_ln134_1_reg_621_reg[12]_0 ),
        .I1(Q[1]),
        .O(v_csc_core_U0_ap_ready));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_124[0]_i_1 
       (.I0(Q[1]),
        .I1(\add_ln134_1_reg_621_reg[12]_0 ),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_124[0]_i_3 
       (.I0(\y_fu_124_reg[12]_0 [0]),
        .O(\y_fu_124[0]_i_3_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[0]_i_2_n_12 ),
        .Q(\y_fu_124_reg[12]_0 [0]),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_124_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_124_reg[0]_i_2_n_5 ,\y_fu_124_reg[0]_i_2_n_6 ,\y_fu_124_reg[0]_i_2_n_7 ,\y_fu_124_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_124_reg[0]_i_2_n_9 ,\y_fu_124_reg[0]_i_2_n_10 ,\y_fu_124_reg[0]_i_2_n_11 ,\y_fu_124_reg[0]_i_2_n_12 }),
        .S({\y_fu_124_reg[12]_0 [3:1],\y_fu_124[0]_i_3_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[8]_i_1_n_10 ),
        .Q(\y_fu_124_reg[12]_0 [10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[8]_i_1_n_9 ),
        .Q(\y_fu_124_reg[12]_0 [11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[12]_i_1_n_12 ),
        .Q(\y_fu_124_reg[12]_0 [12]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_124_reg[12]_i_1 
       (.CI(\y_fu_124_reg[8]_i_1_n_5 ),
        .CO(\NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED [3:1],\y_fu_124_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,1'b0,\y_fu_124_reg[12]_0 [12]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[0]_i_2_n_11 ),
        .Q(\y_fu_124_reg[12]_0 [1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[0]_i_2_n_10 ),
        .Q(\y_fu_124_reg[12]_0 [2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[0]_i_2_n_9 ),
        .Q(\y_fu_124_reg[12]_0 [3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[4]_i_1_n_12 ),
        .Q(\y_fu_124_reg[12]_0 [4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_124_reg[4]_i_1 
       (.CI(\y_fu_124_reg[0]_i_2_n_5 ),
        .CO({\y_fu_124_reg[4]_i_1_n_5 ,\y_fu_124_reg[4]_i_1_n_6 ,\y_fu_124_reg[4]_i_1_n_7 ,\y_fu_124_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_124_reg[4]_i_1_n_9 ,\y_fu_124_reg[4]_i_1_n_10 ,\y_fu_124_reg[4]_i_1_n_11 ,\y_fu_124_reg[4]_i_1_n_12 }),
        .S(\y_fu_124_reg[12]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[4]_i_1_n_11 ),
        .Q(\y_fu_124_reg[12]_0 [5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[4]_i_1_n_10 ),
        .Q(\y_fu_124_reg[12]_0 [6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[4]_i_1_n_9 ),
        .Q(\y_fu_124_reg[12]_0 [7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[8]_i_1_n_12 ),
        .Q(\y_fu_124_reg[12]_0 [8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_124_reg[8]_i_1 
       (.CI(\y_fu_124_reg[4]_i_1_n_5 ),
        .CO({\y_fu_124_reg[8]_i_1_n_5 ,\y_fu_124_reg[8]_i_1_n_6 ,\y_fu_124_reg[8]_i_1_n_7 ,\y_fu_124_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_124_reg[8]_i_1_n_9 ,\y_fu_124_reg[8]_i_1_n_10 ,\y_fu_124_reg[8]_i_1_n_11 ,\y_fu_124_reg[8]_i_1_n_12 }),
        .S(\y_fu_124_reg[12]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0),
        .D(\y_fu_124_reg[8]_i_1_n_11 ),
        .Q(\y_fu_124_reg[12]_0 [9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
endmodule

module bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2
   (or_ln150_2_reg_1128,
    or_ln150_2_reg_1128_pp0_iter2_reg,
    \or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ,
    D,
    \ap_CS_fsm_reg[1] ,
    E,
    pop,
    \ap_CS_fsm_reg[2] ,
    push,
    in,
    ap_rst_n_inv,
    ap_clk,
    out,
    A,
    mul_ln192_reg_1183_reg_0,
    B,
    C,
    mul_ln194_1_reg_1206_reg_0,
    mul_ln194_reg_1200_reg_0,
    p_reg_reg,
    p_reg_reg_0,
    mul_ln196_1_reg_1223_reg_0,
    mul_ln196_reg_1217_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    \or_ln150_2_reg_1128_reg[0]_0 ,
    \or_ln150_2_reg_1128_reg[0]_1 ,
    DI,
    \or_ln150_2_reg_1128_reg[0]_2 ,
    S,
    \or_ln150_2_reg_1128_reg[0]_3 ,
    ap_rst_n,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
    icmp_ln148_1_fu_375_p2_carry__0_0,
    Q,
    stream_in_empty_n,
    stream_csc_full_n,
    \mOutPtr_reg[4] ,
    CO,
    clear,
    cmp20_not_reg_634,
    cmp17_not_reg_629,
    icmp_ln198_1_fu_828_p2_carry__0_0,
    icmp_ln198_1_fu_828_p2_carry__0_1,
    \max_val_reg_1229_reg[11]_0 ,
    icmp_ln198_fu_822_p2_carry__0_0,
    icmp_ln198_fu_822_p2_carry__0_1,
    \min_val_reg_1236_reg[11]_0 ,
    push_31,
    empty_n_reg);
  output or_ln150_2_reg_1128;
  output or_ln150_2_reg_1128_pp0_iter2_reg;
  output \or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output pop;
  output \ap_CS_fsm_reg[2] ;
  output push;
  output [35:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input [35:0]out;
  input [15:0]A;
  input [15:0]mul_ln192_reg_1183_reg_0;
  input [15:0]B;
  input [13:0]C;
  input [15:0]mul_ln194_1_reg_1206_reg_0;
  input [15:0]mul_ln194_reg_1200_reg_0;
  input [15:0]p_reg_reg;
  input [13:0]p_reg_reg_0;
  input [15:0]mul_ln196_1_reg_1223_reg_0;
  input [15:0]mul_ln196_reg_1217_reg_0;
  input [15:0]p_reg_reg_1;
  input [13:0]p_reg_reg_2;
  input [15:0]\or_ln150_2_reg_1128_reg[0]_0 ;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_1 ;
  input [0:0]DI;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_2 ;
  input [0:0]S;
  input [0:0]\or_ln150_2_reg_1128_reg[0]_3 ;
  input ap_rst_n;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg;
  input [14:0]icmp_ln148_1_fu_375_p2_carry__0_0;
  input [12:0]Q;
  input stream_in_empty_n;
  input stream_csc_full_n;
  input [2:0]\mOutPtr_reg[4] ;
  input [0:0]CO;
  input clear;
  input cmp20_not_reg_634;
  input cmp17_not_reg_629;
  input [5:0]icmp_ln198_1_fu_828_p2_carry__0_0;
  input [5:0]icmp_ln198_1_fu_828_p2_carry__0_1;
  input [11:0]\max_val_reg_1229_reg[11]_0 ;
  input [5:0]icmp_ln198_fu_822_p2_carry__0_0;
  input [5:0]icmp_ln198_fu_822_p2_carry__0_1;
  input [11:0]\min_val_reg_1236_reg[11]_0 ;
  input push_31;
  input empty_n_reg;

  wire [15:0]A;
  wire [15:0]B;
  wire [17:0]Bres_fu_812_p4;
  wire [13:0]C;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [17:0]Gres_fu_766_p4;
  wire [12:0]Q;
  wire [17:0]Rres_fu_720_p4;
  wire [0:0]S;
  wire add_ln192_2_fu_714_p2__83_carry__0_n_5;
  wire add_ln192_2_fu_714_p2__83_carry__0_n_6;
  wire add_ln192_2_fu_714_p2__83_carry__0_n_7;
  wire add_ln192_2_fu_714_p2__83_carry__0_n_8;
  wire add_ln192_2_fu_714_p2__83_carry__1_n_5;
  wire add_ln192_2_fu_714_p2__83_carry__1_n_6;
  wire add_ln192_2_fu_714_p2__83_carry__1_n_7;
  wire add_ln192_2_fu_714_p2__83_carry__1_n_8;
  wire add_ln192_2_fu_714_p2__83_carry__2_n_5;
  wire add_ln192_2_fu_714_p2__83_carry__2_n_6;
  wire add_ln192_2_fu_714_p2__83_carry__2_n_7;
  wire add_ln192_2_fu_714_p2__83_carry__2_n_8;
  wire add_ln192_2_fu_714_p2__83_carry__3_n_5;
  wire add_ln192_2_fu_714_p2__83_carry__3_n_6;
  wire add_ln192_2_fu_714_p2__83_carry__3_n_7;
  wire add_ln192_2_fu_714_p2__83_carry__3_n_8;
  wire add_ln192_2_fu_714_p2__83_carry__4_n_5;
  wire add_ln192_2_fu_714_p2__83_carry__4_n_6;
  wire add_ln192_2_fu_714_p2__83_carry__4_n_7;
  wire add_ln192_2_fu_714_p2__83_carry__4_n_8;
  wire add_ln192_2_fu_714_p2__83_carry__5_n_5;
  wire add_ln192_2_fu_714_p2__83_carry__5_n_6;
  wire add_ln192_2_fu_714_p2__83_carry__5_n_7;
  wire add_ln192_2_fu_714_p2__83_carry__5_n_8;
  wire add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8;
  wire add_ln192_2_fu_714_p2__83_carry__6_n_7;
  wire add_ln192_2_fu_714_p2__83_carry_n_5;
  wire add_ln192_2_fu_714_p2__83_carry_n_6;
  wire add_ln192_2_fu_714_p2__83_carry_n_7;
  wire add_ln192_2_fu_714_p2__83_carry_n_8;
  wire add_ln192_2_fu_714_p2_carry__0_i_1_n_5;
  wire add_ln192_2_fu_714_p2_carry__0_i_2_n_5;
  wire add_ln192_2_fu_714_p2_carry__0_i_3_n_5;
  wire add_ln192_2_fu_714_p2_carry__0_i_4_n_5;
  wire add_ln192_2_fu_714_p2_carry__0_n_5;
  wire add_ln192_2_fu_714_p2_carry__0_n_6;
  wire add_ln192_2_fu_714_p2_carry__0_n_7;
  wire add_ln192_2_fu_714_p2_carry__0_n_8;
  wire add_ln192_2_fu_714_p2_carry__1_i_1_n_5;
  wire add_ln192_2_fu_714_p2_carry__1_i_2_n_5;
  wire add_ln192_2_fu_714_p2_carry__1_i_3_n_5;
  wire add_ln192_2_fu_714_p2_carry__1_i_4_n_5;
  wire add_ln192_2_fu_714_p2_carry__1_n_5;
  wire add_ln192_2_fu_714_p2_carry__1_n_6;
  wire add_ln192_2_fu_714_p2_carry__1_n_7;
  wire add_ln192_2_fu_714_p2_carry__1_n_8;
  wire add_ln192_2_fu_714_p2_carry__2_i_1_n_5;
  wire add_ln192_2_fu_714_p2_carry__2_i_2_n_5;
  wire add_ln192_2_fu_714_p2_carry__2_i_3_n_5;
  wire add_ln192_2_fu_714_p2_carry__2_i_4_n_5;
  wire add_ln192_2_fu_714_p2_carry__2_n_5;
  wire add_ln192_2_fu_714_p2_carry__2_n_6;
  wire add_ln192_2_fu_714_p2_carry__2_n_7;
  wire add_ln192_2_fu_714_p2_carry__2_n_8;
  wire add_ln192_2_fu_714_p2_carry__3_i_1_n_5;
  wire add_ln192_2_fu_714_p2_carry__3_i_2_n_5;
  wire add_ln192_2_fu_714_p2_carry__3_i_3_n_5;
  wire add_ln192_2_fu_714_p2_carry__3_i_4_n_5;
  wire add_ln192_2_fu_714_p2_carry__3_n_5;
  wire add_ln192_2_fu_714_p2_carry__3_n_6;
  wire add_ln192_2_fu_714_p2_carry__3_n_7;
  wire add_ln192_2_fu_714_p2_carry__3_n_8;
  wire add_ln192_2_fu_714_p2_carry__4_i_1_n_5;
  wire add_ln192_2_fu_714_p2_carry__4_i_2_n_5;
  wire add_ln192_2_fu_714_p2_carry__4_i_3_n_5;
  wire add_ln192_2_fu_714_p2_carry__4_i_4_n_5;
  wire add_ln192_2_fu_714_p2_carry__4_n_5;
  wire add_ln192_2_fu_714_p2_carry__4_n_6;
  wire add_ln192_2_fu_714_p2_carry__4_n_7;
  wire add_ln192_2_fu_714_p2_carry__4_n_8;
  wire add_ln192_2_fu_714_p2_carry__5_i_1_n_5;
  wire add_ln192_2_fu_714_p2_carry__5_i_2_n_5;
  wire add_ln192_2_fu_714_p2_carry__5_i_3_n_5;
  wire add_ln192_2_fu_714_p2_carry__5_i_4_n_5;
  wire add_ln192_2_fu_714_p2_carry__5_i_5_n_5;
  wire add_ln192_2_fu_714_p2_carry__5_n_5;
  wire add_ln192_2_fu_714_p2_carry__5_n_6;
  wire add_ln192_2_fu_714_p2_carry__5_n_7;
  wire add_ln192_2_fu_714_p2_carry__5_n_8;
  wire add_ln192_2_fu_714_p2_carry_i_1_n_5;
  wire add_ln192_2_fu_714_p2_carry_i_2_n_5;
  wire add_ln192_2_fu_714_p2_carry_i_3_n_5;
  wire add_ln192_2_fu_714_p2_carry_i_4_n_5;
  wire add_ln192_2_fu_714_p2_carry_n_5;
  wire add_ln192_2_fu_714_p2_carry_n_6;
  wire add_ln192_2_fu_714_p2_carry_n_7;
  wire add_ln192_2_fu_714_p2_carry_n_8;
  wire [23:12]add_ln192_3_fu_858_p2;
  wire add_ln192_3_fu_858_p2_carry__0_i_1_n_5;
  wire add_ln192_3_fu_858_p2_carry__0_i_2_n_5;
  wire add_ln192_3_fu_858_p2_carry__0_i_3_n_5;
  wire add_ln192_3_fu_858_p2_carry__0_i_4_n_5;
  wire add_ln192_3_fu_858_p2_carry__0_n_5;
  wire add_ln192_3_fu_858_p2_carry__0_n_6;
  wire add_ln192_3_fu_858_p2_carry__0_n_7;
  wire add_ln192_3_fu_858_p2_carry__0_n_8;
  wire add_ln192_3_fu_858_p2_carry__1_i_1_n_5;
  wire add_ln192_3_fu_858_p2_carry__1_i_2_n_5;
  wire add_ln192_3_fu_858_p2_carry__1_i_3_n_5;
  wire add_ln192_3_fu_858_p2_carry__1_i_4_n_5;
  wire add_ln192_3_fu_858_p2_carry__1_n_5;
  wire add_ln192_3_fu_858_p2_carry__1_n_6;
  wire add_ln192_3_fu_858_p2_carry__1_n_7;
  wire add_ln192_3_fu_858_p2_carry__1_n_8;
  wire add_ln192_3_fu_858_p2_carry__2_i_1_n_5;
  wire add_ln192_3_fu_858_p2_carry__2_i_2_n_5;
  wire add_ln192_3_fu_858_p2_carry__2_i_3_n_5;
  wire add_ln192_3_fu_858_p2_carry__2_i_4_n_5;
  wire add_ln192_3_fu_858_p2_carry__2_n_5;
  wire add_ln192_3_fu_858_p2_carry__2_n_6;
  wire add_ln192_3_fu_858_p2_carry__2_n_7;
  wire add_ln192_3_fu_858_p2_carry__2_n_8;
  wire add_ln192_3_fu_858_p2_carry__3_i_1_n_5;
  wire add_ln192_3_fu_858_p2_carry__3_i_2_n_5;
  wire add_ln192_3_fu_858_p2_carry__3_i_3_n_5;
  wire add_ln192_3_fu_858_p2_carry__3_i_4_n_5;
  wire add_ln192_3_fu_858_p2_carry__3_n_5;
  wire add_ln192_3_fu_858_p2_carry__3_n_6;
  wire add_ln192_3_fu_858_p2_carry__3_n_7;
  wire add_ln192_3_fu_858_p2_carry__3_n_8;
  wire add_ln192_3_fu_858_p2_carry__4_i_1_n_5;
  wire add_ln192_3_fu_858_p2_carry__4_i_2_n_5;
  wire add_ln192_3_fu_858_p2_carry__4_i_3_n_5;
  wire add_ln192_3_fu_858_p2_carry__4_i_4_n_5;
  wire add_ln192_3_fu_858_p2_carry__4_n_6;
  wire add_ln192_3_fu_858_p2_carry__4_n_7;
  wire add_ln192_3_fu_858_p2_carry__4_n_8;
  wire add_ln192_3_fu_858_p2_carry_i_1_n_5;
  wire add_ln192_3_fu_858_p2_carry_i_2_n_5;
  wire add_ln192_3_fu_858_p2_carry_i_3_n_5;
  wire add_ln192_3_fu_858_p2_carry_i_4_n_5;
  wire add_ln192_3_fu_858_p2_carry_n_5;
  wire add_ln192_3_fu_858_p2_carry_n_6;
  wire add_ln192_3_fu_858_p2_carry_n_7;
  wire add_ln192_3_fu_858_p2_carry_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__0_n_5;
  wire add_ln194_2_fu_760_p2__83_carry__0_n_6;
  wire add_ln194_2_fu_760_p2__83_carry__0_n_7;
  wire add_ln194_2_fu_760_p2__83_carry__0_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__1_n_5;
  wire add_ln194_2_fu_760_p2__83_carry__1_n_6;
  wire add_ln194_2_fu_760_p2__83_carry__1_n_7;
  wire add_ln194_2_fu_760_p2__83_carry__1_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__2_n_5;
  wire add_ln194_2_fu_760_p2__83_carry__2_n_6;
  wire add_ln194_2_fu_760_p2__83_carry__2_n_7;
  wire add_ln194_2_fu_760_p2__83_carry__2_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__3_n_5;
  wire add_ln194_2_fu_760_p2__83_carry__3_n_6;
  wire add_ln194_2_fu_760_p2__83_carry__3_n_7;
  wire add_ln194_2_fu_760_p2__83_carry__3_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__4_n_5;
  wire add_ln194_2_fu_760_p2__83_carry__4_n_6;
  wire add_ln194_2_fu_760_p2__83_carry__4_n_7;
  wire add_ln194_2_fu_760_p2__83_carry__4_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__5_n_5;
  wire add_ln194_2_fu_760_p2__83_carry__5_n_6;
  wire add_ln194_2_fu_760_p2__83_carry__5_n_7;
  wire add_ln194_2_fu_760_p2__83_carry__5_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8;
  wire add_ln194_2_fu_760_p2__83_carry__6_n_7;
  wire add_ln194_2_fu_760_p2__83_carry_n_5;
  wire add_ln194_2_fu_760_p2__83_carry_n_6;
  wire add_ln194_2_fu_760_p2__83_carry_n_7;
  wire add_ln194_2_fu_760_p2__83_carry_n_8;
  wire add_ln194_2_fu_760_p2_carry__0_i_1_n_5;
  wire add_ln194_2_fu_760_p2_carry__0_i_2_n_5;
  wire add_ln194_2_fu_760_p2_carry__0_i_3_n_5;
  wire add_ln194_2_fu_760_p2_carry__0_i_4_n_5;
  wire add_ln194_2_fu_760_p2_carry__0_n_5;
  wire add_ln194_2_fu_760_p2_carry__0_n_6;
  wire add_ln194_2_fu_760_p2_carry__0_n_7;
  wire add_ln194_2_fu_760_p2_carry__0_n_8;
  wire add_ln194_2_fu_760_p2_carry__1_i_1_n_5;
  wire add_ln194_2_fu_760_p2_carry__1_i_2_n_5;
  wire add_ln194_2_fu_760_p2_carry__1_i_3_n_5;
  wire add_ln194_2_fu_760_p2_carry__1_i_4_n_5;
  wire add_ln194_2_fu_760_p2_carry__1_n_5;
  wire add_ln194_2_fu_760_p2_carry__1_n_6;
  wire add_ln194_2_fu_760_p2_carry__1_n_7;
  wire add_ln194_2_fu_760_p2_carry__1_n_8;
  wire add_ln194_2_fu_760_p2_carry__2_i_1_n_5;
  wire add_ln194_2_fu_760_p2_carry__2_i_2_n_5;
  wire add_ln194_2_fu_760_p2_carry__2_i_3_n_5;
  wire add_ln194_2_fu_760_p2_carry__2_i_4_n_5;
  wire add_ln194_2_fu_760_p2_carry__2_n_5;
  wire add_ln194_2_fu_760_p2_carry__2_n_6;
  wire add_ln194_2_fu_760_p2_carry__2_n_7;
  wire add_ln194_2_fu_760_p2_carry__2_n_8;
  wire add_ln194_2_fu_760_p2_carry__3_i_1_n_5;
  wire add_ln194_2_fu_760_p2_carry__3_i_2_n_5;
  wire add_ln194_2_fu_760_p2_carry__3_i_3_n_5;
  wire add_ln194_2_fu_760_p2_carry__3_i_4_n_5;
  wire add_ln194_2_fu_760_p2_carry__3_n_5;
  wire add_ln194_2_fu_760_p2_carry__3_n_6;
  wire add_ln194_2_fu_760_p2_carry__3_n_7;
  wire add_ln194_2_fu_760_p2_carry__3_n_8;
  wire add_ln194_2_fu_760_p2_carry__4_i_1_n_5;
  wire add_ln194_2_fu_760_p2_carry__4_i_2_n_5;
  wire add_ln194_2_fu_760_p2_carry__4_i_3_n_5;
  wire add_ln194_2_fu_760_p2_carry__4_i_4_n_5;
  wire add_ln194_2_fu_760_p2_carry__4_n_5;
  wire add_ln194_2_fu_760_p2_carry__4_n_6;
  wire add_ln194_2_fu_760_p2_carry__4_n_7;
  wire add_ln194_2_fu_760_p2_carry__4_n_8;
  wire add_ln194_2_fu_760_p2_carry__5_i_1_n_5;
  wire add_ln194_2_fu_760_p2_carry__5_i_2_n_5;
  wire add_ln194_2_fu_760_p2_carry__5_i_3_n_5;
  wire add_ln194_2_fu_760_p2_carry__5_i_4_n_5;
  wire add_ln194_2_fu_760_p2_carry__5_i_5_n_5;
  wire add_ln194_2_fu_760_p2_carry__5_n_5;
  wire add_ln194_2_fu_760_p2_carry__5_n_6;
  wire add_ln194_2_fu_760_p2_carry__5_n_7;
  wire add_ln194_2_fu_760_p2_carry__5_n_8;
  wire add_ln194_2_fu_760_p2_carry_i_1_n_5;
  wire add_ln194_2_fu_760_p2_carry_i_2_n_5;
  wire add_ln194_2_fu_760_p2_carry_i_3_n_5;
  wire add_ln194_2_fu_760_p2_carry_i_4_n_5;
  wire add_ln194_2_fu_760_p2_carry_n_5;
  wire add_ln194_2_fu_760_p2_carry_n_6;
  wire add_ln194_2_fu_760_p2_carry_n_7;
  wire add_ln194_2_fu_760_p2_carry_n_8;
  wire [23:12]add_ln194_3_fu_862_p2;
  wire add_ln194_3_fu_862_p2_carry__0_i_1_n_5;
  wire add_ln194_3_fu_862_p2_carry__0_i_2_n_5;
  wire add_ln194_3_fu_862_p2_carry__0_i_3_n_5;
  wire add_ln194_3_fu_862_p2_carry__0_i_4_n_5;
  wire add_ln194_3_fu_862_p2_carry__0_n_5;
  wire add_ln194_3_fu_862_p2_carry__0_n_6;
  wire add_ln194_3_fu_862_p2_carry__0_n_7;
  wire add_ln194_3_fu_862_p2_carry__0_n_8;
  wire add_ln194_3_fu_862_p2_carry__1_i_1_n_5;
  wire add_ln194_3_fu_862_p2_carry__1_i_2_n_5;
  wire add_ln194_3_fu_862_p2_carry__1_i_3_n_5;
  wire add_ln194_3_fu_862_p2_carry__1_i_4_n_5;
  wire add_ln194_3_fu_862_p2_carry__1_n_5;
  wire add_ln194_3_fu_862_p2_carry__1_n_6;
  wire add_ln194_3_fu_862_p2_carry__1_n_7;
  wire add_ln194_3_fu_862_p2_carry__1_n_8;
  wire add_ln194_3_fu_862_p2_carry__2_i_1_n_5;
  wire add_ln194_3_fu_862_p2_carry__2_i_2_n_5;
  wire add_ln194_3_fu_862_p2_carry__2_i_3_n_5;
  wire add_ln194_3_fu_862_p2_carry__2_i_4_n_5;
  wire add_ln194_3_fu_862_p2_carry__2_n_5;
  wire add_ln194_3_fu_862_p2_carry__2_n_6;
  wire add_ln194_3_fu_862_p2_carry__2_n_7;
  wire add_ln194_3_fu_862_p2_carry__2_n_8;
  wire add_ln194_3_fu_862_p2_carry__3_i_1_n_5;
  wire add_ln194_3_fu_862_p2_carry__3_i_2_n_5;
  wire add_ln194_3_fu_862_p2_carry__3_i_3_n_5;
  wire add_ln194_3_fu_862_p2_carry__3_i_4_n_5;
  wire add_ln194_3_fu_862_p2_carry__3_n_5;
  wire add_ln194_3_fu_862_p2_carry__3_n_6;
  wire add_ln194_3_fu_862_p2_carry__3_n_7;
  wire add_ln194_3_fu_862_p2_carry__3_n_8;
  wire add_ln194_3_fu_862_p2_carry__4_i_1_n_5;
  wire add_ln194_3_fu_862_p2_carry__4_i_2_n_5;
  wire add_ln194_3_fu_862_p2_carry__4_i_3_n_5;
  wire add_ln194_3_fu_862_p2_carry__4_i_4_n_5;
  wire add_ln194_3_fu_862_p2_carry__4_n_6;
  wire add_ln194_3_fu_862_p2_carry__4_n_7;
  wire add_ln194_3_fu_862_p2_carry__4_n_8;
  wire add_ln194_3_fu_862_p2_carry_i_1_n_5;
  wire add_ln194_3_fu_862_p2_carry_i_2_n_5;
  wire add_ln194_3_fu_862_p2_carry_i_3_n_5;
  wire add_ln194_3_fu_862_p2_carry_i_4_n_5;
  wire add_ln194_3_fu_862_p2_carry_n_5;
  wire add_ln194_3_fu_862_p2_carry_n_6;
  wire add_ln194_3_fu_862_p2_carry_n_7;
  wire add_ln194_3_fu_862_p2_carry_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__0_n_5;
  wire add_ln196_2_fu_806_p2__83_carry__0_n_6;
  wire add_ln196_2_fu_806_p2__83_carry__0_n_7;
  wire add_ln196_2_fu_806_p2__83_carry__0_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__1_n_5;
  wire add_ln196_2_fu_806_p2__83_carry__1_n_6;
  wire add_ln196_2_fu_806_p2__83_carry__1_n_7;
  wire add_ln196_2_fu_806_p2__83_carry__1_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__2_n_5;
  wire add_ln196_2_fu_806_p2__83_carry__2_n_6;
  wire add_ln196_2_fu_806_p2__83_carry__2_n_7;
  wire add_ln196_2_fu_806_p2__83_carry__2_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__3_n_5;
  wire add_ln196_2_fu_806_p2__83_carry__3_n_6;
  wire add_ln196_2_fu_806_p2__83_carry__3_n_7;
  wire add_ln196_2_fu_806_p2__83_carry__3_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__4_n_5;
  wire add_ln196_2_fu_806_p2__83_carry__4_n_6;
  wire add_ln196_2_fu_806_p2__83_carry__4_n_7;
  wire add_ln196_2_fu_806_p2__83_carry__4_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__5_n_5;
  wire add_ln196_2_fu_806_p2__83_carry__5_n_6;
  wire add_ln196_2_fu_806_p2__83_carry__5_n_7;
  wire add_ln196_2_fu_806_p2__83_carry__5_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8;
  wire add_ln196_2_fu_806_p2__83_carry__6_n_7;
  wire add_ln196_2_fu_806_p2__83_carry_n_5;
  wire add_ln196_2_fu_806_p2__83_carry_n_6;
  wire add_ln196_2_fu_806_p2__83_carry_n_7;
  wire add_ln196_2_fu_806_p2__83_carry_n_8;
  wire add_ln196_2_fu_806_p2_carry__0_i_1_n_5;
  wire add_ln196_2_fu_806_p2_carry__0_i_2_n_5;
  wire add_ln196_2_fu_806_p2_carry__0_i_3_n_5;
  wire add_ln196_2_fu_806_p2_carry__0_i_4_n_5;
  wire add_ln196_2_fu_806_p2_carry__0_n_5;
  wire add_ln196_2_fu_806_p2_carry__0_n_6;
  wire add_ln196_2_fu_806_p2_carry__0_n_7;
  wire add_ln196_2_fu_806_p2_carry__0_n_8;
  wire add_ln196_2_fu_806_p2_carry__1_i_1_n_5;
  wire add_ln196_2_fu_806_p2_carry__1_i_2_n_5;
  wire add_ln196_2_fu_806_p2_carry__1_i_3_n_5;
  wire add_ln196_2_fu_806_p2_carry__1_i_4_n_5;
  wire add_ln196_2_fu_806_p2_carry__1_n_5;
  wire add_ln196_2_fu_806_p2_carry__1_n_6;
  wire add_ln196_2_fu_806_p2_carry__1_n_7;
  wire add_ln196_2_fu_806_p2_carry__1_n_8;
  wire add_ln196_2_fu_806_p2_carry__2_i_1_n_5;
  wire add_ln196_2_fu_806_p2_carry__2_i_2_n_5;
  wire add_ln196_2_fu_806_p2_carry__2_i_3_n_5;
  wire add_ln196_2_fu_806_p2_carry__2_i_4_n_5;
  wire add_ln196_2_fu_806_p2_carry__2_n_5;
  wire add_ln196_2_fu_806_p2_carry__2_n_6;
  wire add_ln196_2_fu_806_p2_carry__2_n_7;
  wire add_ln196_2_fu_806_p2_carry__2_n_8;
  wire add_ln196_2_fu_806_p2_carry__3_i_1_n_5;
  wire add_ln196_2_fu_806_p2_carry__3_i_2_n_5;
  wire add_ln196_2_fu_806_p2_carry__3_i_3_n_5;
  wire add_ln196_2_fu_806_p2_carry__3_i_4_n_5;
  wire add_ln196_2_fu_806_p2_carry__3_n_5;
  wire add_ln196_2_fu_806_p2_carry__3_n_6;
  wire add_ln196_2_fu_806_p2_carry__3_n_7;
  wire add_ln196_2_fu_806_p2_carry__3_n_8;
  wire add_ln196_2_fu_806_p2_carry__4_i_1_n_5;
  wire add_ln196_2_fu_806_p2_carry__4_i_2_n_5;
  wire add_ln196_2_fu_806_p2_carry__4_i_3_n_5;
  wire add_ln196_2_fu_806_p2_carry__4_i_4_n_5;
  wire add_ln196_2_fu_806_p2_carry__4_n_5;
  wire add_ln196_2_fu_806_p2_carry__4_n_6;
  wire add_ln196_2_fu_806_p2_carry__4_n_7;
  wire add_ln196_2_fu_806_p2_carry__4_n_8;
  wire add_ln196_2_fu_806_p2_carry__5_i_1_n_5;
  wire add_ln196_2_fu_806_p2_carry__5_i_2_n_5;
  wire add_ln196_2_fu_806_p2_carry__5_i_3_n_5;
  wire add_ln196_2_fu_806_p2_carry__5_i_4_n_5;
  wire add_ln196_2_fu_806_p2_carry__5_i_5_n_5;
  wire add_ln196_2_fu_806_p2_carry__5_n_5;
  wire add_ln196_2_fu_806_p2_carry__5_n_6;
  wire add_ln196_2_fu_806_p2_carry__5_n_7;
  wire add_ln196_2_fu_806_p2_carry__5_n_8;
  wire add_ln196_2_fu_806_p2_carry_i_1_n_5;
  wire add_ln196_2_fu_806_p2_carry_i_2_n_5;
  wire add_ln196_2_fu_806_p2_carry_i_3_n_5;
  wire add_ln196_2_fu_806_p2_carry_i_4_n_5;
  wire add_ln196_2_fu_806_p2_carry_n_5;
  wire add_ln196_2_fu_806_p2_carry_n_6;
  wire add_ln196_2_fu_806_p2_carry_n_7;
  wire add_ln196_2_fu_806_p2_carry_n_8;
  wire [23:12]add_ln196_3_fu_866_p2;
  wire add_ln196_3_fu_866_p2_carry__0_i_1_n_5;
  wire add_ln196_3_fu_866_p2_carry__0_i_2_n_5;
  wire add_ln196_3_fu_866_p2_carry__0_i_3_n_5;
  wire add_ln196_3_fu_866_p2_carry__0_i_4_n_5;
  wire add_ln196_3_fu_866_p2_carry__0_n_5;
  wire add_ln196_3_fu_866_p2_carry__0_n_6;
  wire add_ln196_3_fu_866_p2_carry__0_n_7;
  wire add_ln196_3_fu_866_p2_carry__0_n_8;
  wire add_ln196_3_fu_866_p2_carry__1_i_1_n_5;
  wire add_ln196_3_fu_866_p2_carry__1_i_2_n_5;
  wire add_ln196_3_fu_866_p2_carry__1_i_3_n_5;
  wire add_ln196_3_fu_866_p2_carry__1_i_4_n_5;
  wire add_ln196_3_fu_866_p2_carry__1_n_5;
  wire add_ln196_3_fu_866_p2_carry__1_n_6;
  wire add_ln196_3_fu_866_p2_carry__1_n_7;
  wire add_ln196_3_fu_866_p2_carry__1_n_8;
  wire add_ln196_3_fu_866_p2_carry__2_i_1_n_5;
  wire add_ln196_3_fu_866_p2_carry__2_i_2_n_5;
  wire add_ln196_3_fu_866_p2_carry__2_i_3_n_5;
  wire add_ln196_3_fu_866_p2_carry__2_i_4_n_5;
  wire add_ln196_3_fu_866_p2_carry__2_n_5;
  wire add_ln196_3_fu_866_p2_carry__2_n_6;
  wire add_ln196_3_fu_866_p2_carry__2_n_7;
  wire add_ln196_3_fu_866_p2_carry__2_n_8;
  wire add_ln196_3_fu_866_p2_carry__3_i_1_n_5;
  wire add_ln196_3_fu_866_p2_carry__3_i_2_n_5;
  wire add_ln196_3_fu_866_p2_carry__3_i_3_n_5;
  wire add_ln196_3_fu_866_p2_carry__3_i_4_n_5;
  wire add_ln196_3_fu_866_p2_carry__3_n_5;
  wire add_ln196_3_fu_866_p2_carry__3_n_6;
  wire add_ln196_3_fu_866_p2_carry__3_n_7;
  wire add_ln196_3_fu_866_p2_carry__3_n_8;
  wire add_ln196_3_fu_866_p2_carry__4_i_1_n_5;
  wire add_ln196_3_fu_866_p2_carry__4_i_2_n_5;
  wire add_ln196_3_fu_866_p2_carry__4_i_3_n_5;
  wire add_ln196_3_fu_866_p2_carry__4_i_4_n_5;
  wire add_ln196_3_fu_866_p2_carry__4_n_6;
  wire add_ln196_3_fu_866_p2_carry__4_n_7;
  wire add_ln196_3_fu_866_p2_carry__4_n_8;
  wire add_ln196_3_fu_866_p2_carry_i_1_n_5;
  wire add_ln196_3_fu_866_p2_carry_i_2_n_5;
  wire add_ln196_3_fu_866_p2_carry_i_3_n_5;
  wire add_ln196_3_fu_866_p2_carry_i_4_n_5;
  wire add_ln196_3_fu_866_p2_carry_n_5;
  wire add_ln196_3_fu_866_p2_carry_n_6;
  wire add_ln196_3_fu_866_p2_carry_n_7;
  wire add_ln196_3_fu_866_p2_carry_n_8;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire cmp17_not_reg_629;
  wire cmp20_not_reg_634;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg;
  wire icmp_ln136_fu_359_p2;
  wire icmp_ln136_fu_359_p2_carry_n_5;
  wire icmp_ln136_fu_359_p2_carry_n_6;
  wire icmp_ln136_fu_359_p2_carry_n_7;
  wire icmp_ln136_fu_359_p2_carry_n_8;
  wire icmp_ln148_1_fu_375_p2;
  wire [14:0]icmp_ln148_1_fu_375_p2_carry__0_0;
  wire icmp_ln148_1_fu_375_p2_carry__0_n_8;
  wire icmp_ln148_1_fu_375_p2_carry_n_5;
  wire icmp_ln148_1_fu_375_p2_carry_n_6;
  wire icmp_ln148_1_fu_375_p2_carry_n_7;
  wire icmp_ln148_1_fu_375_p2_carry_n_8;
  wire icmp_ln148_fu_369_p2;
  wire icmp_ln148_fu_369_p2_carry__0_n_8;
  wire icmp_ln148_fu_369_p2_carry_n_5;
  wire icmp_ln148_fu_369_p2_carry_n_6;
  wire icmp_ln148_fu_369_p2_carry_n_7;
  wire icmp_ln148_fu_369_p2_carry_n_8;
  wire icmp_ln149_1_fu_393_p2;
  wire icmp_ln149_1_fu_393_p2_carry__0_n_6;
  wire icmp_ln149_1_fu_393_p2_carry__0_n_7;
  wire icmp_ln149_1_fu_393_p2_carry__0_n_8;
  wire icmp_ln149_1_fu_393_p2_carry_n_5;
  wire icmp_ln149_1_fu_393_p2_carry_n_6;
  wire icmp_ln149_1_fu_393_p2_carry_n_7;
  wire icmp_ln149_1_fu_393_p2_carry_n_8;
  wire icmp_ln149_fu_387_p2;
  wire icmp_ln149_fu_387_p2_carry__0_n_6;
  wire icmp_ln149_fu_387_p2_carry__0_n_7;
  wire icmp_ln149_fu_387_p2_carry__0_n_8;
  wire icmp_ln149_fu_387_p2_carry_n_5;
  wire icmp_ln149_fu_387_p2_carry_n_6;
  wire icmp_ln149_fu_387_p2_carry_n_7;
  wire icmp_ln149_fu_387_p2_carry_n_8;
  wire icmp_ln198_1_fu_828_p2;
  wire [5:0]icmp_ln198_1_fu_828_p2_carry__0_0;
  wire [5:0]icmp_ln198_1_fu_828_p2_carry__0_1;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_1_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_2_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_3_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_4_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_5_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_6_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_7_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_i_8_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_n_5;
  wire icmp_ln198_1_fu_828_p2_carry__0_n_6;
  wire icmp_ln198_1_fu_828_p2_carry__0_n_7;
  wire icmp_ln198_1_fu_828_p2_carry__0_n_8;
  wire icmp_ln198_1_fu_828_p2_carry_i_1_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_i_2_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_i_3_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_i_4_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_i_5_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_i_6_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_i_7_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_i_8_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_n_5;
  wire icmp_ln198_1_fu_828_p2_carry_n_6;
  wire icmp_ln198_1_fu_828_p2_carry_n_7;
  wire icmp_ln198_1_fu_828_p2_carry_n_8;
  wire icmp_ln198_1_reg_1278;
  wire icmp_ln198_fu_822_p2;
  wire [5:0]icmp_ln198_fu_822_p2_carry__0_0;
  wire [5:0]icmp_ln198_fu_822_p2_carry__0_1;
  wire icmp_ln198_fu_822_p2_carry__0_i_1_n_5;
  wire icmp_ln198_fu_822_p2_carry__0_i_2_n_5;
  wire icmp_ln198_fu_822_p2_carry__0_i_3_n_5;
  wire icmp_ln198_fu_822_p2_carry__0_i_4_n_5;
  wire icmp_ln198_fu_822_p2_carry__0_i_5_n_5;
  wire icmp_ln198_fu_822_p2_carry__0_i_6_n_5;
  wire icmp_ln198_fu_822_p2_carry__0_n_5;
  wire icmp_ln198_fu_822_p2_carry__0_n_6;
  wire icmp_ln198_fu_822_p2_carry__0_n_7;
  wire icmp_ln198_fu_822_p2_carry__0_n_8;
  wire icmp_ln198_fu_822_p2_carry_i_1_n_5;
  wire icmp_ln198_fu_822_p2_carry_i_2_n_5;
  wire icmp_ln198_fu_822_p2_carry_i_3_n_5;
  wire icmp_ln198_fu_822_p2_carry_i_4_n_5;
  wire icmp_ln198_fu_822_p2_carry_i_5_n_5;
  wire icmp_ln198_fu_822_p2_carry_i_6_n_5;
  wire icmp_ln198_fu_822_p2_carry_i_7_n_5;
  wire icmp_ln198_fu_822_p2_carry_i_8_n_5;
  wire icmp_ln198_fu_822_p2_carry_n_5;
  wire icmp_ln198_fu_822_p2_carry_n_6;
  wire icmp_ln198_fu_822_p2_carry_n_7;
  wire icmp_ln198_fu_822_p2_carry_n_8;
  wire icmp_ln198_reg_1273;
  wire icmp_ln199_1_fu_840_p2;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_1_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_2_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_3_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_4_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_5_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_6_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_7_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_i_8_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_n_5;
  wire icmp_ln199_1_fu_840_p2_carry__0_n_6;
  wire icmp_ln199_1_fu_840_p2_carry__0_n_7;
  wire icmp_ln199_1_fu_840_p2_carry__0_n_8;
  wire icmp_ln199_1_fu_840_p2_carry_i_1_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_i_2_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_i_3_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_i_4_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_i_5_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_i_6_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_i_7_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_i_8_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_n_5;
  wire icmp_ln199_1_fu_840_p2_carry_n_6;
  wire icmp_ln199_1_fu_840_p2_carry_n_7;
  wire icmp_ln199_1_fu_840_p2_carry_n_8;
  wire icmp_ln199_1_reg_1288;
  wire icmp_ln199_fu_834_p2;
  wire icmp_ln199_fu_834_p2_carry__0_i_1_n_5;
  wire icmp_ln199_fu_834_p2_carry__0_i_2_n_5;
  wire icmp_ln199_fu_834_p2_carry__0_i_3_n_5;
  wire icmp_ln199_fu_834_p2_carry__0_i_4_n_5;
  wire icmp_ln199_fu_834_p2_carry__0_i_5_n_5;
  wire icmp_ln199_fu_834_p2_carry__0_i_6_n_5;
  wire icmp_ln199_fu_834_p2_carry__0_n_5;
  wire icmp_ln199_fu_834_p2_carry__0_n_6;
  wire icmp_ln199_fu_834_p2_carry__0_n_7;
  wire icmp_ln199_fu_834_p2_carry__0_n_8;
  wire icmp_ln199_fu_834_p2_carry_i_1_n_5;
  wire icmp_ln199_fu_834_p2_carry_i_2_n_5;
  wire icmp_ln199_fu_834_p2_carry_i_3_n_5;
  wire icmp_ln199_fu_834_p2_carry_i_4_n_5;
  wire icmp_ln199_fu_834_p2_carry_i_5_n_5;
  wire icmp_ln199_fu_834_p2_carry_i_6_n_5;
  wire icmp_ln199_fu_834_p2_carry_i_7_n_5;
  wire icmp_ln199_fu_834_p2_carry_i_8_n_5;
  wire icmp_ln199_fu_834_p2_carry_n_5;
  wire icmp_ln199_fu_834_p2_carry_n_6;
  wire icmp_ln199_fu_834_p2_carry_n_7;
  wire icmp_ln199_fu_834_p2_carry_n_8;
  wire icmp_ln199_reg_1283;
  wire icmp_ln200_1_fu_852_p2;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_1_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_2_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_3_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_4_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_5_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_6_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_7_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_i_8_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_n_5;
  wire icmp_ln200_1_fu_852_p2_carry__0_n_6;
  wire icmp_ln200_1_fu_852_p2_carry__0_n_7;
  wire icmp_ln200_1_fu_852_p2_carry__0_n_8;
  wire icmp_ln200_1_fu_852_p2_carry_i_1_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_i_2_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_i_3_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_i_4_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_i_5_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_i_6_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_i_7_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_i_8_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_n_5;
  wire icmp_ln200_1_fu_852_p2_carry_n_6;
  wire icmp_ln200_1_fu_852_p2_carry_n_7;
  wire icmp_ln200_1_fu_852_p2_carry_n_8;
  wire icmp_ln200_1_reg_1298;
  wire icmp_ln200_fu_846_p2;
  wire icmp_ln200_fu_846_p2_carry__0_i_1_n_5;
  wire icmp_ln200_fu_846_p2_carry__0_i_2_n_5;
  wire icmp_ln200_fu_846_p2_carry__0_i_3_n_5;
  wire icmp_ln200_fu_846_p2_carry__0_i_4_n_5;
  wire icmp_ln200_fu_846_p2_carry__0_i_5_n_5;
  wire icmp_ln200_fu_846_p2_carry__0_i_6_n_5;
  wire icmp_ln200_fu_846_p2_carry__0_n_5;
  wire icmp_ln200_fu_846_p2_carry__0_n_6;
  wire icmp_ln200_fu_846_p2_carry__0_n_7;
  wire icmp_ln200_fu_846_p2_carry__0_n_8;
  wire icmp_ln200_fu_846_p2_carry_i_1_n_5;
  wire icmp_ln200_fu_846_p2_carry_i_2_n_5;
  wire icmp_ln200_fu_846_p2_carry_i_3_n_5;
  wire icmp_ln200_fu_846_p2_carry_i_4_n_5;
  wire icmp_ln200_fu_846_p2_carry_i_5_n_5;
  wire icmp_ln200_fu_846_p2_carry_i_6_n_5;
  wire icmp_ln200_fu_846_p2_carry_i_7_n_5;
  wire icmp_ln200_fu_846_p2_carry_i_8_n_5;
  wire icmp_ln200_fu_846_p2_carry_n_5;
  wire icmp_ln200_fu_846_p2_carry_n_6;
  wire icmp_ln200_fu_846_p2_carry_n_7;
  wire icmp_ln200_fu_846_p2_carry_n_8;
  wire icmp_ln200_reg_1293;
  wire [35:0]in;
  wire [2:0]\mOutPtr_reg[4] ;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_10;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_11;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_12;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_13;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_14;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_15;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_16;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_17;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_18;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_19;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_20;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_21;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_22;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_23;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_24;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_25;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_26;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_27;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_28;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_29;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_30;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_31;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_32;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_35;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_36;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_37;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_38;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_39;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_40;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_41;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_42;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_43;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_44;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_45;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_46;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_47;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_48;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_49;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_5;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_50;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_51;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_52;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_53;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_54;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_55;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_56;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_57;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_58;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_59;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_6;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_60;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_61;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_62;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_63;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_64;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_65;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_66;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_7;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_8;
  wire mac_muladd_12ns_16s_26s_29_4_1_U100_n_9;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_10;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_11;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_12;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_13;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_14;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_15;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_16;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_17;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_18;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_19;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_20;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_21;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_22;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_23;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_24;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_25;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_26;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_27;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_28;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_29;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_30;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_31;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_32;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_34;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_35;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_36;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_37;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_38;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_39;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_40;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_41;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_42;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_43;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_44;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_45;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_46;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_47;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_48;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_49;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_5;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_50;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_51;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_52;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_53;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_54;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_55;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_56;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_57;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_58;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_59;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_6;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_60;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_61;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_62;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_63;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_64;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_65;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_7;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_8;
  wire mac_muladd_12ns_16s_26s_29_4_1_U98_n_9;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_10;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_11;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_12;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_13;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_14;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_15;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_16;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_17;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_18;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_19;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_20;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_21;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_22;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_23;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_24;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_25;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_26;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_27;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_28;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_29;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_30;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_31;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_32;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_34;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_35;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_36;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_37;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_38;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_39;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_40;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_41;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_42;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_43;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_44;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_45;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_46;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_47;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_48;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_49;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_5;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_50;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_51;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_52;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_53;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_54;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_55;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_56;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_57;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_58;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_59;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_6;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_60;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_61;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_62;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_63;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_64;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_65;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_7;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_8;
  wire mac_muladd_12ns_16s_26s_29_4_1_U99_n_9;
  wire [11:0]max_val_reg_1229;
  wire [11:0]\max_val_reg_1229_reg[11]_0 ;
  wire [11:0]min_val_reg_1236;
  wire [11:0]\min_val_reg_1236_reg[11]_0 ;
  wire mul_ln192_1_reg_1189_reg_n_100;
  wire mul_ln192_1_reg_1189_reg_n_101;
  wire mul_ln192_1_reg_1189_reg_n_102;
  wire mul_ln192_1_reg_1189_reg_n_103;
  wire mul_ln192_1_reg_1189_reg_n_104;
  wire mul_ln192_1_reg_1189_reg_n_105;
  wire mul_ln192_1_reg_1189_reg_n_106;
  wire mul_ln192_1_reg_1189_reg_n_107;
  wire mul_ln192_1_reg_1189_reg_n_108;
  wire mul_ln192_1_reg_1189_reg_n_109;
  wire mul_ln192_1_reg_1189_reg_n_110;
  wire mul_ln192_1_reg_1189_reg_n_83;
  wire mul_ln192_1_reg_1189_reg_n_84;
  wire mul_ln192_1_reg_1189_reg_n_85;
  wire mul_ln192_1_reg_1189_reg_n_86;
  wire mul_ln192_1_reg_1189_reg_n_87;
  wire mul_ln192_1_reg_1189_reg_n_88;
  wire mul_ln192_1_reg_1189_reg_n_89;
  wire mul_ln192_1_reg_1189_reg_n_90;
  wire mul_ln192_1_reg_1189_reg_n_91;
  wire mul_ln192_1_reg_1189_reg_n_92;
  wire mul_ln192_1_reg_1189_reg_n_93;
  wire mul_ln192_1_reg_1189_reg_n_94;
  wire mul_ln192_1_reg_1189_reg_n_95;
  wire mul_ln192_1_reg_1189_reg_n_96;
  wire mul_ln192_1_reg_1189_reg_n_97;
  wire mul_ln192_1_reg_1189_reg_n_98;
  wire mul_ln192_1_reg_1189_reg_n_99;
  wire [15:0]mul_ln192_reg_1183_reg_0;
  wire mul_ln192_reg_1183_reg_n_100;
  wire mul_ln192_reg_1183_reg_n_101;
  wire mul_ln192_reg_1183_reg_n_102;
  wire mul_ln192_reg_1183_reg_n_103;
  wire mul_ln192_reg_1183_reg_n_104;
  wire mul_ln192_reg_1183_reg_n_105;
  wire mul_ln192_reg_1183_reg_n_106;
  wire mul_ln192_reg_1183_reg_n_107;
  wire mul_ln192_reg_1183_reg_n_108;
  wire mul_ln192_reg_1183_reg_n_109;
  wire mul_ln192_reg_1183_reg_n_110;
  wire mul_ln192_reg_1183_reg_n_83;
  wire mul_ln192_reg_1183_reg_n_84;
  wire mul_ln192_reg_1183_reg_n_85;
  wire mul_ln192_reg_1183_reg_n_86;
  wire mul_ln192_reg_1183_reg_n_87;
  wire mul_ln192_reg_1183_reg_n_88;
  wire mul_ln192_reg_1183_reg_n_89;
  wire mul_ln192_reg_1183_reg_n_90;
  wire mul_ln192_reg_1183_reg_n_91;
  wire mul_ln192_reg_1183_reg_n_92;
  wire mul_ln192_reg_1183_reg_n_93;
  wire mul_ln192_reg_1183_reg_n_94;
  wire mul_ln192_reg_1183_reg_n_95;
  wire mul_ln192_reg_1183_reg_n_96;
  wire mul_ln192_reg_1183_reg_n_97;
  wire mul_ln192_reg_1183_reg_n_98;
  wire mul_ln192_reg_1183_reg_n_99;
  wire [15:0]mul_ln194_1_reg_1206_reg_0;
  wire mul_ln194_1_reg_1206_reg_n_100;
  wire mul_ln194_1_reg_1206_reg_n_101;
  wire mul_ln194_1_reg_1206_reg_n_102;
  wire mul_ln194_1_reg_1206_reg_n_103;
  wire mul_ln194_1_reg_1206_reg_n_104;
  wire mul_ln194_1_reg_1206_reg_n_105;
  wire mul_ln194_1_reg_1206_reg_n_106;
  wire mul_ln194_1_reg_1206_reg_n_107;
  wire mul_ln194_1_reg_1206_reg_n_108;
  wire mul_ln194_1_reg_1206_reg_n_109;
  wire mul_ln194_1_reg_1206_reg_n_110;
  wire mul_ln194_1_reg_1206_reg_n_83;
  wire mul_ln194_1_reg_1206_reg_n_84;
  wire mul_ln194_1_reg_1206_reg_n_85;
  wire mul_ln194_1_reg_1206_reg_n_86;
  wire mul_ln194_1_reg_1206_reg_n_87;
  wire mul_ln194_1_reg_1206_reg_n_88;
  wire mul_ln194_1_reg_1206_reg_n_89;
  wire mul_ln194_1_reg_1206_reg_n_90;
  wire mul_ln194_1_reg_1206_reg_n_91;
  wire mul_ln194_1_reg_1206_reg_n_92;
  wire mul_ln194_1_reg_1206_reg_n_93;
  wire mul_ln194_1_reg_1206_reg_n_94;
  wire mul_ln194_1_reg_1206_reg_n_95;
  wire mul_ln194_1_reg_1206_reg_n_96;
  wire mul_ln194_1_reg_1206_reg_n_97;
  wire mul_ln194_1_reg_1206_reg_n_98;
  wire mul_ln194_1_reg_1206_reg_n_99;
  wire [15:0]mul_ln194_reg_1200_reg_0;
  wire mul_ln194_reg_1200_reg_n_100;
  wire mul_ln194_reg_1200_reg_n_101;
  wire mul_ln194_reg_1200_reg_n_102;
  wire mul_ln194_reg_1200_reg_n_103;
  wire mul_ln194_reg_1200_reg_n_104;
  wire mul_ln194_reg_1200_reg_n_105;
  wire mul_ln194_reg_1200_reg_n_106;
  wire mul_ln194_reg_1200_reg_n_107;
  wire mul_ln194_reg_1200_reg_n_108;
  wire mul_ln194_reg_1200_reg_n_109;
  wire mul_ln194_reg_1200_reg_n_110;
  wire mul_ln194_reg_1200_reg_n_83;
  wire mul_ln194_reg_1200_reg_n_84;
  wire mul_ln194_reg_1200_reg_n_85;
  wire mul_ln194_reg_1200_reg_n_86;
  wire mul_ln194_reg_1200_reg_n_87;
  wire mul_ln194_reg_1200_reg_n_88;
  wire mul_ln194_reg_1200_reg_n_89;
  wire mul_ln194_reg_1200_reg_n_90;
  wire mul_ln194_reg_1200_reg_n_91;
  wire mul_ln194_reg_1200_reg_n_92;
  wire mul_ln194_reg_1200_reg_n_93;
  wire mul_ln194_reg_1200_reg_n_94;
  wire mul_ln194_reg_1200_reg_n_95;
  wire mul_ln194_reg_1200_reg_n_96;
  wire mul_ln194_reg_1200_reg_n_97;
  wire mul_ln194_reg_1200_reg_n_98;
  wire mul_ln194_reg_1200_reg_n_99;
  wire [15:0]mul_ln196_1_reg_1223_reg_0;
  wire mul_ln196_1_reg_1223_reg_n_100;
  wire mul_ln196_1_reg_1223_reg_n_101;
  wire mul_ln196_1_reg_1223_reg_n_102;
  wire mul_ln196_1_reg_1223_reg_n_103;
  wire mul_ln196_1_reg_1223_reg_n_104;
  wire mul_ln196_1_reg_1223_reg_n_105;
  wire mul_ln196_1_reg_1223_reg_n_106;
  wire mul_ln196_1_reg_1223_reg_n_107;
  wire mul_ln196_1_reg_1223_reg_n_108;
  wire mul_ln196_1_reg_1223_reg_n_109;
  wire mul_ln196_1_reg_1223_reg_n_110;
  wire mul_ln196_1_reg_1223_reg_n_83;
  wire mul_ln196_1_reg_1223_reg_n_84;
  wire mul_ln196_1_reg_1223_reg_n_85;
  wire mul_ln196_1_reg_1223_reg_n_86;
  wire mul_ln196_1_reg_1223_reg_n_87;
  wire mul_ln196_1_reg_1223_reg_n_88;
  wire mul_ln196_1_reg_1223_reg_n_89;
  wire mul_ln196_1_reg_1223_reg_n_90;
  wire mul_ln196_1_reg_1223_reg_n_91;
  wire mul_ln196_1_reg_1223_reg_n_92;
  wire mul_ln196_1_reg_1223_reg_n_93;
  wire mul_ln196_1_reg_1223_reg_n_94;
  wire mul_ln196_1_reg_1223_reg_n_95;
  wire mul_ln196_1_reg_1223_reg_n_96;
  wire mul_ln196_1_reg_1223_reg_n_97;
  wire mul_ln196_1_reg_1223_reg_n_98;
  wire mul_ln196_1_reg_1223_reg_n_99;
  wire [15:0]mul_ln196_reg_1217_reg_0;
  wire mul_ln196_reg_1217_reg_n_100;
  wire mul_ln196_reg_1217_reg_n_101;
  wire mul_ln196_reg_1217_reg_n_102;
  wire mul_ln196_reg_1217_reg_n_103;
  wire mul_ln196_reg_1217_reg_n_104;
  wire mul_ln196_reg_1217_reg_n_105;
  wire mul_ln196_reg_1217_reg_n_106;
  wire mul_ln196_reg_1217_reg_n_107;
  wire mul_ln196_reg_1217_reg_n_108;
  wire mul_ln196_reg_1217_reg_n_109;
  wire mul_ln196_reg_1217_reg_n_110;
  wire mul_ln196_reg_1217_reg_n_83;
  wire mul_ln196_reg_1217_reg_n_84;
  wire mul_ln196_reg_1217_reg_n_85;
  wire mul_ln196_reg_1217_reg_n_86;
  wire mul_ln196_reg_1217_reg_n_87;
  wire mul_ln196_reg_1217_reg_n_88;
  wire mul_ln196_reg_1217_reg_n_89;
  wire mul_ln196_reg_1217_reg_n_90;
  wire mul_ln196_reg_1217_reg_n_91;
  wire mul_ln196_reg_1217_reg_n_92;
  wire mul_ln196_reg_1217_reg_n_93;
  wire mul_ln196_reg_1217_reg_n_94;
  wire mul_ln196_reg_1217_reg_n_95;
  wire mul_ln196_reg_1217_reg_n_96;
  wire mul_ln196_reg_1217_reg_n_97;
  wire mul_ln196_reg_1217_reg_n_98;
  wire mul_ln196_reg_1217_reg_n_99;
  wire or_ln150_2_fu_429_p2;
  wire or_ln150_2_reg_1128;
  wire or_ln150_2_reg_1128_pp0_iter1_reg;
  wire or_ln150_2_reg_1128_pp0_iter2_reg;
  wire \or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ;
  wire [15:0]\or_ln150_2_reg_1128_reg[0]_0 ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_1 ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_2 ;
  wire [0:0]\or_ln150_2_reg_1128_reg[0]_3 ;
  wire [35:0]out;
  wire [15:0]p_reg_reg;
  wire [13:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [13:0]p_reg_reg_2;
  wire pop;
  wire push;
  wire push_31;
  wire [27:0]sext_ln192_4_fu_704_p1;
  wire [27:0]sext_ln194_4_fu_750_p1;
  wire [27:0]sext_ln196_4_fu_796_p1;
  wire stream_csc_full_n;
  wire stream_in_empty_n;
  wire [23:0]trunc_ln192_1_reg_1248;
  wire trunc_ln192_reg_1243_reg_n_100;
  wire trunc_ln192_reg_1243_reg_n_101;
  wire trunc_ln192_reg_1243_reg_n_102;
  wire trunc_ln192_reg_1243_reg_n_103;
  wire trunc_ln192_reg_1243_reg_n_104;
  wire trunc_ln192_reg_1243_reg_n_105;
  wire trunc_ln192_reg_1243_reg_n_106;
  wire trunc_ln192_reg_1243_reg_n_107;
  wire trunc_ln192_reg_1243_reg_n_108;
  wire trunc_ln192_reg_1243_reg_n_109;
  wire trunc_ln192_reg_1243_reg_n_110;
  wire trunc_ln192_reg_1243_reg_n_87;
  wire trunc_ln192_reg_1243_reg_n_88;
  wire trunc_ln192_reg_1243_reg_n_89;
  wire trunc_ln192_reg_1243_reg_n_90;
  wire trunc_ln192_reg_1243_reg_n_91;
  wire trunc_ln192_reg_1243_reg_n_92;
  wire trunc_ln192_reg_1243_reg_n_93;
  wire trunc_ln192_reg_1243_reg_n_94;
  wire trunc_ln192_reg_1243_reg_n_95;
  wire trunc_ln192_reg_1243_reg_n_96;
  wire trunc_ln192_reg_1243_reg_n_97;
  wire trunc_ln192_reg_1243_reg_n_98;
  wire trunc_ln192_reg_1243_reg_n_99;
  wire [23:0]trunc_ln194_1_reg_1258;
  wire trunc_ln194_reg_1253_reg_n_100;
  wire trunc_ln194_reg_1253_reg_n_101;
  wire trunc_ln194_reg_1253_reg_n_102;
  wire trunc_ln194_reg_1253_reg_n_103;
  wire trunc_ln194_reg_1253_reg_n_104;
  wire trunc_ln194_reg_1253_reg_n_105;
  wire trunc_ln194_reg_1253_reg_n_106;
  wire trunc_ln194_reg_1253_reg_n_107;
  wire trunc_ln194_reg_1253_reg_n_108;
  wire trunc_ln194_reg_1253_reg_n_109;
  wire trunc_ln194_reg_1253_reg_n_110;
  wire trunc_ln194_reg_1253_reg_n_87;
  wire trunc_ln194_reg_1253_reg_n_88;
  wire trunc_ln194_reg_1253_reg_n_89;
  wire trunc_ln194_reg_1253_reg_n_90;
  wire trunc_ln194_reg_1253_reg_n_91;
  wire trunc_ln194_reg_1253_reg_n_92;
  wire trunc_ln194_reg_1253_reg_n_93;
  wire trunc_ln194_reg_1253_reg_n_94;
  wire trunc_ln194_reg_1253_reg_n_95;
  wire trunc_ln194_reg_1253_reg_n_96;
  wire trunc_ln194_reg_1253_reg_n_97;
  wire trunc_ln194_reg_1253_reg_n_98;
  wire trunc_ln194_reg_1253_reg_n_99;
  wire [23:0]trunc_ln196_1_reg_1268;
  wire trunc_ln196_reg_1263_reg_n_100;
  wire trunc_ln196_reg_1263_reg_n_101;
  wire trunc_ln196_reg_1263_reg_n_102;
  wire trunc_ln196_reg_1263_reg_n_103;
  wire trunc_ln196_reg_1263_reg_n_104;
  wire trunc_ln196_reg_1263_reg_n_105;
  wire trunc_ln196_reg_1263_reg_n_106;
  wire trunc_ln196_reg_1263_reg_n_107;
  wire trunc_ln196_reg_1263_reg_n_108;
  wire trunc_ln196_reg_1263_reg_n_109;
  wire trunc_ln196_reg_1263_reg_n_110;
  wire trunc_ln196_reg_1263_reg_n_87;
  wire trunc_ln196_reg_1263_reg_n_88;
  wire trunc_ln196_reg_1263_reg_n_89;
  wire trunc_ln196_reg_1263_reg_n_90;
  wire trunc_ln196_reg_1263_reg_n_91;
  wire trunc_ln196_reg_1263_reg_n_92;
  wire trunc_ln196_reg_1263_reg_n_93;
  wire trunc_ln196_reg_1263_reg_n_94;
  wire trunc_ln196_reg_1263_reg_n_95;
  wire trunc_ln196_reg_1263_reg_n_96;
  wire trunc_ln196_reg_1263_reg_n_97;
  wire trunc_ln196_reg_1263_reg_n_98;
  wire trunc_ln196_reg_1263_reg_n_99;
  wire [12:0]x_fu_136_reg;
  wire [3:0]NLW_add_ln192_2_fu_714_p2__83_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_2_fu_714_p2__83_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_2_fu_714_p2__83_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_2_fu_714_p2__83_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln192_2_fu_714_p2__83_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_3_fu_858_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_3_fu_858_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_3_fu_858_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln192_3_fu_858_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_760_p2__83_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_760_p2__83_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_760_p2__83_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_760_p2__83_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln194_2_fu_760_p2__83_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_3_fu_862_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_3_fu_862_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_3_fu_862_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln194_3_fu_862_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_806_p2__83_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_806_p2__83_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_806_p2__83_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_806_p2__83_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln196_2_fu_806_p2__83_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_3_fu_866_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_3_fu_866_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_3_fu_866_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_add_ln196_3_fu_866_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln136_fu_359_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln136_fu_359_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln136_fu_359_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln148_1_fu_375_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln148_1_fu_375_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln148_1_fu_375_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln148_fu_369_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln148_fu_369_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln148_fu_369_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln149_1_fu_393_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln149_1_fu_393_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln149_fu_387_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln149_fu_387_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_1_fu_828_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_1_fu_828_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln198_1_fu_828_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_1_fu_828_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_fu_822_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_fu_822_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln198_fu_822_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln198_fu_822_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_1_fu_840_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_1_fu_840_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln199_1_fu_840_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_1_fu_840_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_fu_834_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_fu_834_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln199_fu_834_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln199_fu_834_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_1_fu_852_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_1_fu_852_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln200_1_fu_852_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_1_fu_852_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_fu_846_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_fu_846_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln200_fu_846_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln200_fu_846_p2_carry__1_O_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_1189_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_1189_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_1189_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_1189_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_1189_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln192_1_reg_1189_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln192_1_reg_1189_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln192_1_reg_1189_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln192_1_reg_1189_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln192_1_reg_1189_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln192_1_reg_1189_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln192_reg_1183_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln192_reg_1183_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln192_reg_1183_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln192_reg_1183_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln192_reg_1183_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln192_reg_1183_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln192_reg_1183_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln192_reg_1183_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln192_reg_1183_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln192_reg_1183_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln192_reg_1183_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_1206_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_1206_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_1206_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_1206_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_1206_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln194_1_reg_1206_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln194_1_reg_1206_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln194_1_reg_1206_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln194_1_reg_1206_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln194_1_reg_1206_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln194_1_reg_1206_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln194_reg_1200_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln194_reg_1200_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln194_reg_1200_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln194_reg_1200_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln194_reg_1200_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln194_reg_1200_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln194_reg_1200_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln194_reg_1200_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln194_reg_1200_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln194_reg_1200_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln194_reg_1200_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_1223_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_1223_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_1223_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_1223_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_1223_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln196_1_reg_1223_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln196_1_reg_1223_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln196_1_reg_1223_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln196_1_reg_1223_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln196_1_reg_1223_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln196_1_reg_1223_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln196_reg_1217_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln196_reg_1217_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln196_reg_1217_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln196_reg_1217_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln196_reg_1217_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln196_reg_1217_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln196_reg_1217_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln196_reg_1217_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln196_reg_1217_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln196_reg_1217_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln196_reg_1217_reg_PCOUT_UNCONNECTED;
  wire NLW_trunc_ln192_reg_1243_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln192_reg_1243_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln192_reg_1243_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln192_reg_1243_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln192_reg_1243_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln192_reg_1243_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln192_reg_1243_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln192_reg_1243_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln192_reg_1243_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_trunc_ln192_reg_1243_reg_P_UNCONNECTED;
  wire [47:0]NLW_trunc_ln192_reg_1243_reg_PCOUT_UNCONNECTED;
  wire NLW_trunc_ln194_reg_1253_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln194_reg_1253_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln194_reg_1253_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln194_reg_1253_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln194_reg_1253_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln194_reg_1253_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln194_reg_1253_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln194_reg_1253_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln194_reg_1253_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_trunc_ln194_reg_1253_reg_P_UNCONNECTED;
  wire [47:0]NLW_trunc_ln194_reg_1253_reg_PCOUT_UNCONNECTED;
  wire NLW_trunc_ln196_reg_1263_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln196_reg_1263_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln196_reg_1263_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln196_reg_1263_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln196_reg_1263_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln196_reg_1263_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln196_reg_1263_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln196_reg_1263_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln196_reg_1263_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_trunc_ln196_reg_1263_reg_P_UNCONNECTED;
  wire [47:0]NLW_trunc_ln196_reg_1263_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_empty_n),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(stream_csc_full_n),
        .I4(\mOutPtr_reg[4] [2]),
        .O(push));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(min_val_reg_1236[0]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[0]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[12]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(min_val_reg_1236[10]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[10]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[22]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(min_val_reg_1236[11]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[11]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[23]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(min_val_reg_1236[0]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[0]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(min_val_reg_1236[1]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[1]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(min_val_reg_1236[2]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[2]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(min_val_reg_1236[3]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[3]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(min_val_reg_1236[4]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[4]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(min_val_reg_1236[5]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[5]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(min_val_reg_1236[6]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[6]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(min_val_reg_1236[7]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[7]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(min_val_reg_1236[1]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[1]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[13]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(min_val_reg_1236[8]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[8]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(min_val_reg_1236[9]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[9]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(min_val_reg_1236[10]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[10]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(min_val_reg_1236[11]),
        .I1(icmp_ln199_reg_1283),
        .I2(max_val_reg_1229[11]),
        .I3(icmp_ln199_1_reg_1288),
        .I4(add_ln194_3_fu_862_p2[23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(min_val_reg_1236[0]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[0]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[12]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(min_val_reg_1236[1]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[1]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[13]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(min_val_reg_1236[2]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[2]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[14]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(min_val_reg_1236[3]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[3]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[15]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(min_val_reg_1236[4]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[4]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[16]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(min_val_reg_1236[5]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[5]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[17]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(min_val_reg_1236[2]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[2]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[14]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(min_val_reg_1236[6]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[6]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[18]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(min_val_reg_1236[7]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[7]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[19]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(min_val_reg_1236[8]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[8]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[20]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(min_val_reg_1236[9]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[9]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[21]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(min_val_reg_1236[10]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[10]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[22]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(min_val_reg_1236[11]),
        .I1(icmp_ln200_reg_1293),
        .I2(max_val_reg_1229[11]),
        .I3(icmp_ln200_1_reg_1298),
        .I4(add_ln196_3_fu_866_p2[23]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(min_val_reg_1236[3]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[3]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[15]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(min_val_reg_1236[4]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[4]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[16]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(min_val_reg_1236[5]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[5]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[17]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(min_val_reg_1236[6]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[6]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[18]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(min_val_reg_1236[7]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[7]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[19]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(min_val_reg_1236[8]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[8]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[20]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(min_val_reg_1236[9]),
        .I1(icmp_ln198_reg_1273),
        .I2(max_val_reg_1229[9]),
        .I3(icmp_ln198_1_reg_1278),
        .I4(add_ln192_3_fu_858_p2[21]),
        .O(in[9]));
  CARRY4 add_ln192_2_fu_714_p2__83_carry
       (.CI(1'b0),
        .CO({add_ln192_2_fu_714_p2__83_carry_n_5,add_ln192_2_fu_714_p2__83_carry_n_6,add_ln192_2_fu_714_p2__83_carry_n_7,add_ln192_2_fu_714_p2__83_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U98_n_29,mac_muladd_12ns_16s_26s_29_4_1_U98_n_30,mac_muladd_12ns_16s_26s_29_4_1_U98_n_31,mac_muladd_12ns_16s_26s_29_4_1_U98_n_32}),
        .O(NLW_add_ln192_2_fu_714_p2__83_carry_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_35,mac_muladd_12ns_16s_26s_29_4_1_U98_n_36,mac_muladd_12ns_16s_26s_29_4_1_U98_n_37,mac_muladd_12ns_16s_26s_29_4_1_U98_n_38}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__0
       (.CI(add_ln192_2_fu_714_p2__83_carry_n_5),
        .CO({add_ln192_2_fu_714_p2__83_carry__0_n_5,add_ln192_2_fu_714_p2__83_carry__0_n_6,add_ln192_2_fu_714_p2__83_carry__0_n_7,add_ln192_2_fu_714_p2__83_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U98_n_25,mac_muladd_12ns_16s_26s_29_4_1_U98_n_26,mac_muladd_12ns_16s_26s_29_4_1_U98_n_27,mac_muladd_12ns_16s_26s_29_4_1_U98_n_28}),
        .O(NLW_add_ln192_2_fu_714_p2__83_carry__0_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_39,mac_muladd_12ns_16s_26s_29_4_1_U98_n_40,mac_muladd_12ns_16s_26s_29_4_1_U98_n_41,mac_muladd_12ns_16s_26s_29_4_1_U98_n_42}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__1
       (.CI(add_ln192_2_fu_714_p2__83_carry__0_n_5),
        .CO({add_ln192_2_fu_714_p2__83_carry__1_n_5,add_ln192_2_fu_714_p2__83_carry__1_n_6,add_ln192_2_fu_714_p2__83_carry__1_n_7,add_ln192_2_fu_714_p2__83_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U98_n_21,mac_muladd_12ns_16s_26s_29_4_1_U98_n_22,mac_muladd_12ns_16s_26s_29_4_1_U98_n_23,mac_muladd_12ns_16s_26s_29_4_1_U98_n_24}),
        .O(NLW_add_ln192_2_fu_714_p2__83_carry__1_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_43,mac_muladd_12ns_16s_26s_29_4_1_U98_n_44,mac_muladd_12ns_16s_26s_29_4_1_U98_n_45,mac_muladd_12ns_16s_26s_29_4_1_U98_n_46}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__2
       (.CI(add_ln192_2_fu_714_p2__83_carry__1_n_5),
        .CO({add_ln192_2_fu_714_p2__83_carry__2_n_5,add_ln192_2_fu_714_p2__83_carry__2_n_6,add_ln192_2_fu_714_p2__83_carry__2_n_7,add_ln192_2_fu_714_p2__83_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U98_n_17,mac_muladd_12ns_16s_26s_29_4_1_U98_n_18,mac_muladd_12ns_16s_26s_29_4_1_U98_n_19,mac_muladd_12ns_16s_26s_29_4_1_U98_n_20}),
        .O(Rres_fu_720_p4[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_47,mac_muladd_12ns_16s_26s_29_4_1_U98_n_48,mac_muladd_12ns_16s_26s_29_4_1_U98_n_49,mac_muladd_12ns_16s_26s_29_4_1_U98_n_50}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__3
       (.CI(add_ln192_2_fu_714_p2__83_carry__2_n_5),
        .CO({add_ln192_2_fu_714_p2__83_carry__3_n_5,add_ln192_2_fu_714_p2__83_carry__3_n_6,add_ln192_2_fu_714_p2__83_carry__3_n_7,add_ln192_2_fu_714_p2__83_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U98_n_13,mac_muladd_12ns_16s_26s_29_4_1_U98_n_14,mac_muladd_12ns_16s_26s_29_4_1_U98_n_15,mac_muladd_12ns_16s_26s_29_4_1_U98_n_16}),
        .O(Rres_fu_720_p4[7:4]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_51,mac_muladd_12ns_16s_26s_29_4_1_U98_n_52,mac_muladd_12ns_16s_26s_29_4_1_U98_n_53,mac_muladd_12ns_16s_26s_29_4_1_U98_n_54}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__4
       (.CI(add_ln192_2_fu_714_p2__83_carry__3_n_5),
        .CO({add_ln192_2_fu_714_p2__83_carry__4_n_5,add_ln192_2_fu_714_p2__83_carry__4_n_6,add_ln192_2_fu_714_p2__83_carry__4_n_7,add_ln192_2_fu_714_p2__83_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U98_n_9,mac_muladd_12ns_16s_26s_29_4_1_U98_n_10,mac_muladd_12ns_16s_26s_29_4_1_U98_n_11,mac_muladd_12ns_16s_26s_29_4_1_U98_n_12}),
        .O(Rres_fu_720_p4[11:8]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_55,mac_muladd_12ns_16s_26s_29_4_1_U98_n_56,mac_muladd_12ns_16s_26s_29_4_1_U98_n_57,mac_muladd_12ns_16s_26s_29_4_1_U98_n_58}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__5
       (.CI(add_ln192_2_fu_714_p2__83_carry__4_n_5),
        .CO({add_ln192_2_fu_714_p2__83_carry__5_n_5,add_ln192_2_fu_714_p2__83_carry__5_n_6,add_ln192_2_fu_714_p2__83_carry__5_n_7,add_ln192_2_fu_714_p2__83_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U98_n_5,mac_muladd_12ns_16s_26s_29_4_1_U98_n_6,mac_muladd_12ns_16s_26s_29_4_1_U98_n_7,mac_muladd_12ns_16s_26s_29_4_1_U98_n_8}),
        .O(Rres_fu_720_p4[15:12]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_59,mac_muladd_12ns_16s_26s_29_4_1_U98_n_60,mac_muladd_12ns_16s_26s_29_4_1_U98_n_61,mac_muladd_12ns_16s_26s_29_4_1_U98_n_62}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__6
       (.CI(add_ln192_2_fu_714_p2__83_carry__5_n_5),
        .CO({NLW_add_ln192_2_fu_714_p2__83_carry__6_CO_UNCONNECTED[3:2],add_ln192_2_fu_714_p2__83_carry__6_n_7,NLW_add_ln192_2_fu_714_p2__83_carry__6_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8}),
        .O({NLW_add_ln192_2_fu_714_p2__83_carry__6_O_UNCONNECTED[3:1],Rres_fu_720_p4[16]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_12ns_16s_26s_29_4_1_U98_n_63}));
  CARRY4 add_ln192_2_fu_714_p2__83_carry__6_i_1
       (.CI(add_ln192_2_fu_714_p2_carry__5_n_5),
        .CO({NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_CO_UNCONNECTED[3:1],add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 add_ln192_2_fu_714_p2_carry
       (.CI(1'b0),
        .CO({add_ln192_2_fu_714_p2_carry_n_5,add_ln192_2_fu_714_p2_carry_n_6,add_ln192_2_fu_714_p2_carry_n_7,add_ln192_2_fu_714_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_1_reg_1189_reg_n_107,mul_ln192_1_reg_1189_reg_n_108,mul_ln192_1_reg_1189_reg_n_109,mul_ln192_1_reg_1189_reg_n_110}),
        .O(sext_ln192_4_fu_704_p1[3:0]),
        .S({add_ln192_2_fu_714_p2_carry_i_1_n_5,add_ln192_2_fu_714_p2_carry_i_2_n_5,add_ln192_2_fu_714_p2_carry_i_3_n_5,add_ln192_2_fu_714_p2_carry_i_4_n_5}));
  CARRY4 add_ln192_2_fu_714_p2_carry__0
       (.CI(add_ln192_2_fu_714_p2_carry_n_5),
        .CO({add_ln192_2_fu_714_p2_carry__0_n_5,add_ln192_2_fu_714_p2_carry__0_n_6,add_ln192_2_fu_714_p2_carry__0_n_7,add_ln192_2_fu_714_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_1_reg_1189_reg_n_103,mul_ln192_1_reg_1189_reg_n_104,mul_ln192_1_reg_1189_reg_n_105,mul_ln192_1_reg_1189_reg_n_106}),
        .O(sext_ln192_4_fu_704_p1[7:4]),
        .S({add_ln192_2_fu_714_p2_carry__0_i_1_n_5,add_ln192_2_fu_714_p2_carry__0_i_2_n_5,add_ln192_2_fu_714_p2_carry__0_i_3_n_5,add_ln192_2_fu_714_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__0_i_1
       (.I0(mul_ln192_1_reg_1189_reg_n_103),
        .I1(mul_ln192_reg_1183_reg_n_103),
        .O(add_ln192_2_fu_714_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__0_i_2
       (.I0(mul_ln192_1_reg_1189_reg_n_104),
        .I1(mul_ln192_reg_1183_reg_n_104),
        .O(add_ln192_2_fu_714_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__0_i_3
       (.I0(mul_ln192_1_reg_1189_reg_n_105),
        .I1(mul_ln192_reg_1183_reg_n_105),
        .O(add_ln192_2_fu_714_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__0_i_4
       (.I0(mul_ln192_1_reg_1189_reg_n_106),
        .I1(mul_ln192_reg_1183_reg_n_106),
        .O(add_ln192_2_fu_714_p2_carry__0_i_4_n_5));
  CARRY4 add_ln192_2_fu_714_p2_carry__1
       (.CI(add_ln192_2_fu_714_p2_carry__0_n_5),
        .CO({add_ln192_2_fu_714_p2_carry__1_n_5,add_ln192_2_fu_714_p2_carry__1_n_6,add_ln192_2_fu_714_p2_carry__1_n_7,add_ln192_2_fu_714_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_1_reg_1189_reg_n_99,mul_ln192_1_reg_1189_reg_n_100,mul_ln192_1_reg_1189_reg_n_101,mul_ln192_1_reg_1189_reg_n_102}),
        .O(sext_ln192_4_fu_704_p1[11:8]),
        .S({add_ln192_2_fu_714_p2_carry__1_i_1_n_5,add_ln192_2_fu_714_p2_carry__1_i_2_n_5,add_ln192_2_fu_714_p2_carry__1_i_3_n_5,add_ln192_2_fu_714_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__1_i_1
       (.I0(mul_ln192_1_reg_1189_reg_n_99),
        .I1(mul_ln192_reg_1183_reg_n_99),
        .O(add_ln192_2_fu_714_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__1_i_2
       (.I0(mul_ln192_1_reg_1189_reg_n_100),
        .I1(mul_ln192_reg_1183_reg_n_100),
        .O(add_ln192_2_fu_714_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__1_i_3
       (.I0(mul_ln192_1_reg_1189_reg_n_101),
        .I1(mul_ln192_reg_1183_reg_n_101),
        .O(add_ln192_2_fu_714_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__1_i_4
       (.I0(mul_ln192_1_reg_1189_reg_n_102),
        .I1(mul_ln192_reg_1183_reg_n_102),
        .O(add_ln192_2_fu_714_p2_carry__1_i_4_n_5));
  CARRY4 add_ln192_2_fu_714_p2_carry__2
       (.CI(add_ln192_2_fu_714_p2_carry__1_n_5),
        .CO({add_ln192_2_fu_714_p2_carry__2_n_5,add_ln192_2_fu_714_p2_carry__2_n_6,add_ln192_2_fu_714_p2_carry__2_n_7,add_ln192_2_fu_714_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_1_reg_1189_reg_n_95,mul_ln192_1_reg_1189_reg_n_96,mul_ln192_1_reg_1189_reg_n_97,mul_ln192_1_reg_1189_reg_n_98}),
        .O(sext_ln192_4_fu_704_p1[15:12]),
        .S({add_ln192_2_fu_714_p2_carry__2_i_1_n_5,add_ln192_2_fu_714_p2_carry__2_i_2_n_5,add_ln192_2_fu_714_p2_carry__2_i_3_n_5,add_ln192_2_fu_714_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__2_i_1
       (.I0(mul_ln192_1_reg_1189_reg_n_95),
        .I1(mul_ln192_reg_1183_reg_n_95),
        .O(add_ln192_2_fu_714_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__2_i_2
       (.I0(mul_ln192_1_reg_1189_reg_n_96),
        .I1(mul_ln192_reg_1183_reg_n_96),
        .O(add_ln192_2_fu_714_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__2_i_3
       (.I0(mul_ln192_1_reg_1189_reg_n_97),
        .I1(mul_ln192_reg_1183_reg_n_97),
        .O(add_ln192_2_fu_714_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__2_i_4
       (.I0(mul_ln192_1_reg_1189_reg_n_98),
        .I1(mul_ln192_reg_1183_reg_n_98),
        .O(add_ln192_2_fu_714_p2_carry__2_i_4_n_5));
  CARRY4 add_ln192_2_fu_714_p2_carry__3
       (.CI(add_ln192_2_fu_714_p2_carry__2_n_5),
        .CO({add_ln192_2_fu_714_p2_carry__3_n_5,add_ln192_2_fu_714_p2_carry__3_n_6,add_ln192_2_fu_714_p2_carry__3_n_7,add_ln192_2_fu_714_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_1_reg_1189_reg_n_91,mul_ln192_1_reg_1189_reg_n_92,mul_ln192_1_reg_1189_reg_n_93,mul_ln192_1_reg_1189_reg_n_94}),
        .O(sext_ln192_4_fu_704_p1[19:16]),
        .S({add_ln192_2_fu_714_p2_carry__3_i_1_n_5,add_ln192_2_fu_714_p2_carry__3_i_2_n_5,add_ln192_2_fu_714_p2_carry__3_i_3_n_5,add_ln192_2_fu_714_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__3_i_1
       (.I0(mul_ln192_1_reg_1189_reg_n_91),
        .I1(mul_ln192_reg_1183_reg_n_91),
        .O(add_ln192_2_fu_714_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__3_i_2
       (.I0(mul_ln192_1_reg_1189_reg_n_92),
        .I1(mul_ln192_reg_1183_reg_n_92),
        .O(add_ln192_2_fu_714_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__3_i_3
       (.I0(mul_ln192_1_reg_1189_reg_n_93),
        .I1(mul_ln192_reg_1183_reg_n_93),
        .O(add_ln192_2_fu_714_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__3_i_4
       (.I0(mul_ln192_1_reg_1189_reg_n_94),
        .I1(mul_ln192_reg_1183_reg_n_94),
        .O(add_ln192_2_fu_714_p2_carry__3_i_4_n_5));
  CARRY4 add_ln192_2_fu_714_p2_carry__4
       (.CI(add_ln192_2_fu_714_p2_carry__3_n_5),
        .CO({add_ln192_2_fu_714_p2_carry__4_n_5,add_ln192_2_fu_714_p2_carry__4_n_6,add_ln192_2_fu_714_p2_carry__4_n_7,add_ln192_2_fu_714_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_88,mul_ln192_1_reg_1189_reg_n_89,mul_ln192_1_reg_1189_reg_n_90}),
        .O(sext_ln192_4_fu_704_p1[23:20]),
        .S({add_ln192_2_fu_714_p2_carry__4_i_1_n_5,add_ln192_2_fu_714_p2_carry__4_i_2_n_5,add_ln192_2_fu_714_p2_carry__4_i_3_n_5,add_ln192_2_fu_714_p2_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__4_i_1
       (.I0(mul_ln192_1_reg_1189_reg_n_87),
        .I1(mul_ln192_reg_1183_reg_n_87),
        .O(add_ln192_2_fu_714_p2_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__4_i_2
       (.I0(mul_ln192_1_reg_1189_reg_n_88),
        .I1(mul_ln192_reg_1183_reg_n_88),
        .O(add_ln192_2_fu_714_p2_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__4_i_3
       (.I0(mul_ln192_1_reg_1189_reg_n_89),
        .I1(mul_ln192_reg_1183_reg_n_89),
        .O(add_ln192_2_fu_714_p2_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__4_i_4
       (.I0(mul_ln192_1_reg_1189_reg_n_90),
        .I1(mul_ln192_reg_1183_reg_n_90),
        .O(add_ln192_2_fu_714_p2_carry__4_i_4_n_5));
  CARRY4 add_ln192_2_fu_714_p2_carry__5
       (.CI(add_ln192_2_fu_714_p2_carry__4_n_5),
        .CO({add_ln192_2_fu_714_p2_carry__5_n_5,add_ln192_2_fu_714_p2_carry__5_n_6,add_ln192_2_fu_714_p2_carry__5_n_7,add_ln192_2_fu_714_p2_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln192_2_fu_714_p2_carry__5_i_1_n_5,mul_ln192_1_reg_1189_reg_n_84,mul_ln192_1_reg_1189_reg_n_85,mul_ln192_1_reg_1189_reg_n_86}),
        .O(sext_ln192_4_fu_704_p1[27:24]),
        .S({add_ln192_2_fu_714_p2_carry__5_i_2_n_5,add_ln192_2_fu_714_p2_carry__5_i_3_n_5,add_ln192_2_fu_714_p2_carry__5_i_4_n_5,add_ln192_2_fu_714_p2_carry__5_i_5_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln192_2_fu_714_p2_carry__5_i_1
       (.I0(mul_ln192_1_reg_1189_reg_n_83),
        .O(add_ln192_2_fu_714_p2_carry__5_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__5_i_2
       (.I0(mul_ln192_1_reg_1189_reg_n_83),
        .I1(mul_ln192_reg_1183_reg_n_83),
        .O(add_ln192_2_fu_714_p2_carry__5_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__5_i_3
       (.I0(mul_ln192_1_reg_1189_reg_n_84),
        .I1(mul_ln192_reg_1183_reg_n_84),
        .O(add_ln192_2_fu_714_p2_carry__5_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__5_i_4
       (.I0(mul_ln192_1_reg_1189_reg_n_85),
        .I1(mul_ln192_reg_1183_reg_n_85),
        .O(add_ln192_2_fu_714_p2_carry__5_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry__5_i_5
       (.I0(mul_ln192_1_reg_1189_reg_n_86),
        .I1(mul_ln192_reg_1183_reg_n_86),
        .O(add_ln192_2_fu_714_p2_carry__5_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry_i_1
       (.I0(mul_ln192_1_reg_1189_reg_n_107),
        .I1(mul_ln192_reg_1183_reg_n_107),
        .O(add_ln192_2_fu_714_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry_i_2
       (.I0(mul_ln192_1_reg_1189_reg_n_108),
        .I1(mul_ln192_reg_1183_reg_n_108),
        .O(add_ln192_2_fu_714_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry_i_3
       (.I0(mul_ln192_1_reg_1189_reg_n_109),
        .I1(mul_ln192_reg_1183_reg_n_109),
        .O(add_ln192_2_fu_714_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_714_p2_carry_i_4
       (.I0(mul_ln192_1_reg_1189_reg_n_110),
        .I1(mul_ln192_reg_1183_reg_n_110),
        .O(add_ln192_2_fu_714_p2_carry_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_858_p2_carry
       (.CI(1'b0),
        .CO({add_ln192_3_fu_858_p2_carry_n_5,add_ln192_3_fu_858_p2_carry_n_6,add_ln192_3_fu_858_p2_carry_n_7,add_ln192_3_fu_858_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_1248[3:0]),
        .O(NLW_add_ln192_3_fu_858_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln192_3_fu_858_p2_carry_i_1_n_5,add_ln192_3_fu_858_p2_carry_i_2_n_5,add_ln192_3_fu_858_p2_carry_i_3_n_5,add_ln192_3_fu_858_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_858_p2_carry__0
       (.CI(add_ln192_3_fu_858_p2_carry_n_5),
        .CO({add_ln192_3_fu_858_p2_carry__0_n_5,add_ln192_3_fu_858_p2_carry__0_n_6,add_ln192_3_fu_858_p2_carry__0_n_7,add_ln192_3_fu_858_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_1248[7:4]),
        .O(NLW_add_ln192_3_fu_858_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln192_3_fu_858_p2_carry__0_i_1_n_5,add_ln192_3_fu_858_p2_carry__0_i_2_n_5,add_ln192_3_fu_858_p2_carry__0_i_3_n_5,add_ln192_3_fu_858_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__0_i_1
       (.I0(trunc_ln192_1_reg_1248[7]),
        .I1(trunc_ln192_reg_1243_reg_n_103),
        .O(add_ln192_3_fu_858_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__0_i_2
       (.I0(trunc_ln192_1_reg_1248[6]),
        .I1(trunc_ln192_reg_1243_reg_n_104),
        .O(add_ln192_3_fu_858_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__0_i_3
       (.I0(trunc_ln192_1_reg_1248[5]),
        .I1(trunc_ln192_reg_1243_reg_n_105),
        .O(add_ln192_3_fu_858_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__0_i_4
       (.I0(trunc_ln192_1_reg_1248[4]),
        .I1(trunc_ln192_reg_1243_reg_n_106),
        .O(add_ln192_3_fu_858_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_858_p2_carry__1
       (.CI(add_ln192_3_fu_858_p2_carry__0_n_5),
        .CO({add_ln192_3_fu_858_p2_carry__1_n_5,add_ln192_3_fu_858_p2_carry__1_n_6,add_ln192_3_fu_858_p2_carry__1_n_7,add_ln192_3_fu_858_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_1248[11:8]),
        .O(NLW_add_ln192_3_fu_858_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln192_3_fu_858_p2_carry__1_i_1_n_5,add_ln192_3_fu_858_p2_carry__1_i_2_n_5,add_ln192_3_fu_858_p2_carry__1_i_3_n_5,add_ln192_3_fu_858_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__1_i_1
       (.I0(trunc_ln192_1_reg_1248[11]),
        .I1(trunc_ln192_reg_1243_reg_n_99),
        .O(add_ln192_3_fu_858_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__1_i_2
       (.I0(trunc_ln192_1_reg_1248[10]),
        .I1(trunc_ln192_reg_1243_reg_n_100),
        .O(add_ln192_3_fu_858_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__1_i_3
       (.I0(trunc_ln192_1_reg_1248[9]),
        .I1(trunc_ln192_reg_1243_reg_n_101),
        .O(add_ln192_3_fu_858_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__1_i_4
       (.I0(trunc_ln192_1_reg_1248[8]),
        .I1(trunc_ln192_reg_1243_reg_n_102),
        .O(add_ln192_3_fu_858_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_858_p2_carry__2
       (.CI(add_ln192_3_fu_858_p2_carry__1_n_5),
        .CO({add_ln192_3_fu_858_p2_carry__2_n_5,add_ln192_3_fu_858_p2_carry__2_n_6,add_ln192_3_fu_858_p2_carry__2_n_7,add_ln192_3_fu_858_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_1248[15:12]),
        .O(add_ln192_3_fu_858_p2[15:12]),
        .S({add_ln192_3_fu_858_p2_carry__2_i_1_n_5,add_ln192_3_fu_858_p2_carry__2_i_2_n_5,add_ln192_3_fu_858_p2_carry__2_i_3_n_5,add_ln192_3_fu_858_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__2_i_1
       (.I0(trunc_ln192_1_reg_1248[15]),
        .I1(trunc_ln192_reg_1243_reg_n_95),
        .O(add_ln192_3_fu_858_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__2_i_2
       (.I0(trunc_ln192_1_reg_1248[14]),
        .I1(trunc_ln192_reg_1243_reg_n_96),
        .O(add_ln192_3_fu_858_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__2_i_3
       (.I0(trunc_ln192_1_reg_1248[13]),
        .I1(trunc_ln192_reg_1243_reg_n_97),
        .O(add_ln192_3_fu_858_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__2_i_4
       (.I0(trunc_ln192_1_reg_1248[12]),
        .I1(trunc_ln192_reg_1243_reg_n_98),
        .O(add_ln192_3_fu_858_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_858_p2_carry__3
       (.CI(add_ln192_3_fu_858_p2_carry__2_n_5),
        .CO({add_ln192_3_fu_858_p2_carry__3_n_5,add_ln192_3_fu_858_p2_carry__3_n_6,add_ln192_3_fu_858_p2_carry__3_n_7,add_ln192_3_fu_858_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln192_1_reg_1248[19:16]),
        .O(add_ln192_3_fu_858_p2[19:16]),
        .S({add_ln192_3_fu_858_p2_carry__3_i_1_n_5,add_ln192_3_fu_858_p2_carry__3_i_2_n_5,add_ln192_3_fu_858_p2_carry__3_i_3_n_5,add_ln192_3_fu_858_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__3_i_1
       (.I0(trunc_ln192_1_reg_1248[19]),
        .I1(trunc_ln192_reg_1243_reg_n_91),
        .O(add_ln192_3_fu_858_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__3_i_2
       (.I0(trunc_ln192_1_reg_1248[18]),
        .I1(trunc_ln192_reg_1243_reg_n_92),
        .O(add_ln192_3_fu_858_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__3_i_3
       (.I0(trunc_ln192_1_reg_1248[17]),
        .I1(trunc_ln192_reg_1243_reg_n_93),
        .O(add_ln192_3_fu_858_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__3_i_4
       (.I0(trunc_ln192_1_reg_1248[16]),
        .I1(trunc_ln192_reg_1243_reg_n_94),
        .O(add_ln192_3_fu_858_p2_carry__3_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln192_3_fu_858_p2_carry__4
       (.CI(add_ln192_3_fu_858_p2_carry__3_n_5),
        .CO({NLW_add_ln192_3_fu_858_p2_carry__4_CO_UNCONNECTED[3],add_ln192_3_fu_858_p2_carry__4_n_6,add_ln192_3_fu_858_p2_carry__4_n_7,add_ln192_3_fu_858_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln192_1_reg_1248[22:20]}),
        .O(add_ln192_3_fu_858_p2[23:20]),
        .S({add_ln192_3_fu_858_p2_carry__4_i_1_n_5,add_ln192_3_fu_858_p2_carry__4_i_2_n_5,add_ln192_3_fu_858_p2_carry__4_i_3_n_5,add_ln192_3_fu_858_p2_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__4_i_1
       (.I0(trunc_ln192_1_reg_1248[23]),
        .I1(trunc_ln192_reg_1243_reg_n_87),
        .O(add_ln192_3_fu_858_p2_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__4_i_2
       (.I0(trunc_ln192_1_reg_1248[22]),
        .I1(trunc_ln192_reg_1243_reg_n_88),
        .O(add_ln192_3_fu_858_p2_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__4_i_3
       (.I0(trunc_ln192_1_reg_1248[21]),
        .I1(trunc_ln192_reg_1243_reg_n_89),
        .O(add_ln192_3_fu_858_p2_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry__4_i_4
       (.I0(trunc_ln192_1_reg_1248[20]),
        .I1(trunc_ln192_reg_1243_reg_n_90),
        .O(add_ln192_3_fu_858_p2_carry__4_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry_i_1
       (.I0(trunc_ln192_1_reg_1248[3]),
        .I1(trunc_ln192_reg_1243_reg_n_107),
        .O(add_ln192_3_fu_858_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry_i_2
       (.I0(trunc_ln192_1_reg_1248[2]),
        .I1(trunc_ln192_reg_1243_reg_n_108),
        .O(add_ln192_3_fu_858_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry_i_3
       (.I0(trunc_ln192_1_reg_1248[1]),
        .I1(trunc_ln192_reg_1243_reg_n_109),
        .O(add_ln192_3_fu_858_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_3_fu_858_p2_carry_i_4
       (.I0(trunc_ln192_1_reg_1248[0]),
        .I1(trunc_ln192_reg_1243_reg_n_110),
        .O(add_ln192_3_fu_858_p2_carry_i_4_n_5));
  CARRY4 add_ln194_2_fu_760_p2__83_carry
       (.CI(1'b0),
        .CO({add_ln194_2_fu_760_p2__83_carry_n_5,add_ln194_2_fu_760_p2__83_carry_n_6,add_ln194_2_fu_760_p2__83_carry_n_7,add_ln194_2_fu_760_p2__83_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U99_n_29,mac_muladd_12ns_16s_26s_29_4_1_U99_n_30,mac_muladd_12ns_16s_26s_29_4_1_U99_n_31,mac_muladd_12ns_16s_26s_29_4_1_U99_n_32}),
        .O(NLW_add_ln194_2_fu_760_p2__83_carry_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_35,mac_muladd_12ns_16s_26s_29_4_1_U99_n_36,mac_muladd_12ns_16s_26s_29_4_1_U99_n_37,mac_muladd_12ns_16s_26s_29_4_1_U99_n_38}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__0
       (.CI(add_ln194_2_fu_760_p2__83_carry_n_5),
        .CO({add_ln194_2_fu_760_p2__83_carry__0_n_5,add_ln194_2_fu_760_p2__83_carry__0_n_6,add_ln194_2_fu_760_p2__83_carry__0_n_7,add_ln194_2_fu_760_p2__83_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U99_n_25,mac_muladd_12ns_16s_26s_29_4_1_U99_n_26,mac_muladd_12ns_16s_26s_29_4_1_U99_n_27,mac_muladd_12ns_16s_26s_29_4_1_U99_n_28}),
        .O(NLW_add_ln194_2_fu_760_p2__83_carry__0_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_39,mac_muladd_12ns_16s_26s_29_4_1_U99_n_40,mac_muladd_12ns_16s_26s_29_4_1_U99_n_41,mac_muladd_12ns_16s_26s_29_4_1_U99_n_42}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__1
       (.CI(add_ln194_2_fu_760_p2__83_carry__0_n_5),
        .CO({add_ln194_2_fu_760_p2__83_carry__1_n_5,add_ln194_2_fu_760_p2__83_carry__1_n_6,add_ln194_2_fu_760_p2__83_carry__1_n_7,add_ln194_2_fu_760_p2__83_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U99_n_21,mac_muladd_12ns_16s_26s_29_4_1_U99_n_22,mac_muladd_12ns_16s_26s_29_4_1_U99_n_23,mac_muladd_12ns_16s_26s_29_4_1_U99_n_24}),
        .O(NLW_add_ln194_2_fu_760_p2__83_carry__1_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_43,mac_muladd_12ns_16s_26s_29_4_1_U99_n_44,mac_muladd_12ns_16s_26s_29_4_1_U99_n_45,mac_muladd_12ns_16s_26s_29_4_1_U99_n_46}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__2
       (.CI(add_ln194_2_fu_760_p2__83_carry__1_n_5),
        .CO({add_ln194_2_fu_760_p2__83_carry__2_n_5,add_ln194_2_fu_760_p2__83_carry__2_n_6,add_ln194_2_fu_760_p2__83_carry__2_n_7,add_ln194_2_fu_760_p2__83_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U99_n_17,mac_muladd_12ns_16s_26s_29_4_1_U99_n_18,mac_muladd_12ns_16s_26s_29_4_1_U99_n_19,mac_muladd_12ns_16s_26s_29_4_1_U99_n_20}),
        .O(Gres_fu_766_p4[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_47,mac_muladd_12ns_16s_26s_29_4_1_U99_n_48,mac_muladd_12ns_16s_26s_29_4_1_U99_n_49,mac_muladd_12ns_16s_26s_29_4_1_U99_n_50}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__3
       (.CI(add_ln194_2_fu_760_p2__83_carry__2_n_5),
        .CO({add_ln194_2_fu_760_p2__83_carry__3_n_5,add_ln194_2_fu_760_p2__83_carry__3_n_6,add_ln194_2_fu_760_p2__83_carry__3_n_7,add_ln194_2_fu_760_p2__83_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U99_n_13,mac_muladd_12ns_16s_26s_29_4_1_U99_n_14,mac_muladd_12ns_16s_26s_29_4_1_U99_n_15,mac_muladd_12ns_16s_26s_29_4_1_U99_n_16}),
        .O(Gres_fu_766_p4[7:4]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_51,mac_muladd_12ns_16s_26s_29_4_1_U99_n_52,mac_muladd_12ns_16s_26s_29_4_1_U99_n_53,mac_muladd_12ns_16s_26s_29_4_1_U99_n_54}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__4
       (.CI(add_ln194_2_fu_760_p2__83_carry__3_n_5),
        .CO({add_ln194_2_fu_760_p2__83_carry__4_n_5,add_ln194_2_fu_760_p2__83_carry__4_n_6,add_ln194_2_fu_760_p2__83_carry__4_n_7,add_ln194_2_fu_760_p2__83_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U99_n_9,mac_muladd_12ns_16s_26s_29_4_1_U99_n_10,mac_muladd_12ns_16s_26s_29_4_1_U99_n_11,mac_muladd_12ns_16s_26s_29_4_1_U99_n_12}),
        .O(Gres_fu_766_p4[11:8]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_55,mac_muladd_12ns_16s_26s_29_4_1_U99_n_56,mac_muladd_12ns_16s_26s_29_4_1_U99_n_57,mac_muladd_12ns_16s_26s_29_4_1_U99_n_58}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__5
       (.CI(add_ln194_2_fu_760_p2__83_carry__4_n_5),
        .CO({add_ln194_2_fu_760_p2__83_carry__5_n_5,add_ln194_2_fu_760_p2__83_carry__5_n_6,add_ln194_2_fu_760_p2__83_carry__5_n_7,add_ln194_2_fu_760_p2__83_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U99_n_5,mac_muladd_12ns_16s_26s_29_4_1_U99_n_6,mac_muladd_12ns_16s_26s_29_4_1_U99_n_7,mac_muladd_12ns_16s_26s_29_4_1_U99_n_8}),
        .O(Gres_fu_766_p4[15:12]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_59,mac_muladd_12ns_16s_26s_29_4_1_U99_n_60,mac_muladd_12ns_16s_26s_29_4_1_U99_n_61,mac_muladd_12ns_16s_26s_29_4_1_U99_n_62}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__6
       (.CI(add_ln194_2_fu_760_p2__83_carry__5_n_5),
        .CO({NLW_add_ln194_2_fu_760_p2__83_carry__6_CO_UNCONNECTED[3:2],add_ln194_2_fu_760_p2__83_carry__6_n_7,NLW_add_ln194_2_fu_760_p2__83_carry__6_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8}),
        .O({NLW_add_ln194_2_fu_760_p2__83_carry__6_O_UNCONNECTED[3:1],Gres_fu_766_p4[16]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_12ns_16s_26s_29_4_1_U99_n_63}));
  CARRY4 add_ln194_2_fu_760_p2__83_carry__6_i_1
       (.CI(add_ln194_2_fu_760_p2_carry__5_n_5),
        .CO({NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_CO_UNCONNECTED[3:1],add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 add_ln194_2_fu_760_p2_carry
       (.CI(1'b0),
        .CO({add_ln194_2_fu_760_p2_carry_n_5,add_ln194_2_fu_760_p2_carry_n_6,add_ln194_2_fu_760_p2_carry_n_7,add_ln194_2_fu_760_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_1_reg_1206_reg_n_107,mul_ln194_1_reg_1206_reg_n_108,mul_ln194_1_reg_1206_reg_n_109,mul_ln194_1_reg_1206_reg_n_110}),
        .O(sext_ln194_4_fu_750_p1[3:0]),
        .S({add_ln194_2_fu_760_p2_carry_i_1_n_5,add_ln194_2_fu_760_p2_carry_i_2_n_5,add_ln194_2_fu_760_p2_carry_i_3_n_5,add_ln194_2_fu_760_p2_carry_i_4_n_5}));
  CARRY4 add_ln194_2_fu_760_p2_carry__0
       (.CI(add_ln194_2_fu_760_p2_carry_n_5),
        .CO({add_ln194_2_fu_760_p2_carry__0_n_5,add_ln194_2_fu_760_p2_carry__0_n_6,add_ln194_2_fu_760_p2_carry__0_n_7,add_ln194_2_fu_760_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_1_reg_1206_reg_n_103,mul_ln194_1_reg_1206_reg_n_104,mul_ln194_1_reg_1206_reg_n_105,mul_ln194_1_reg_1206_reg_n_106}),
        .O(sext_ln194_4_fu_750_p1[7:4]),
        .S({add_ln194_2_fu_760_p2_carry__0_i_1_n_5,add_ln194_2_fu_760_p2_carry__0_i_2_n_5,add_ln194_2_fu_760_p2_carry__0_i_3_n_5,add_ln194_2_fu_760_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__0_i_1
       (.I0(mul_ln194_1_reg_1206_reg_n_103),
        .I1(mul_ln194_reg_1200_reg_n_103),
        .O(add_ln194_2_fu_760_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__0_i_2
       (.I0(mul_ln194_1_reg_1206_reg_n_104),
        .I1(mul_ln194_reg_1200_reg_n_104),
        .O(add_ln194_2_fu_760_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__0_i_3
       (.I0(mul_ln194_1_reg_1206_reg_n_105),
        .I1(mul_ln194_reg_1200_reg_n_105),
        .O(add_ln194_2_fu_760_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__0_i_4
       (.I0(mul_ln194_1_reg_1206_reg_n_106),
        .I1(mul_ln194_reg_1200_reg_n_106),
        .O(add_ln194_2_fu_760_p2_carry__0_i_4_n_5));
  CARRY4 add_ln194_2_fu_760_p2_carry__1
       (.CI(add_ln194_2_fu_760_p2_carry__0_n_5),
        .CO({add_ln194_2_fu_760_p2_carry__1_n_5,add_ln194_2_fu_760_p2_carry__1_n_6,add_ln194_2_fu_760_p2_carry__1_n_7,add_ln194_2_fu_760_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_1_reg_1206_reg_n_99,mul_ln194_1_reg_1206_reg_n_100,mul_ln194_1_reg_1206_reg_n_101,mul_ln194_1_reg_1206_reg_n_102}),
        .O(sext_ln194_4_fu_750_p1[11:8]),
        .S({add_ln194_2_fu_760_p2_carry__1_i_1_n_5,add_ln194_2_fu_760_p2_carry__1_i_2_n_5,add_ln194_2_fu_760_p2_carry__1_i_3_n_5,add_ln194_2_fu_760_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__1_i_1
       (.I0(mul_ln194_1_reg_1206_reg_n_99),
        .I1(mul_ln194_reg_1200_reg_n_99),
        .O(add_ln194_2_fu_760_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__1_i_2
       (.I0(mul_ln194_1_reg_1206_reg_n_100),
        .I1(mul_ln194_reg_1200_reg_n_100),
        .O(add_ln194_2_fu_760_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__1_i_3
       (.I0(mul_ln194_1_reg_1206_reg_n_101),
        .I1(mul_ln194_reg_1200_reg_n_101),
        .O(add_ln194_2_fu_760_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__1_i_4
       (.I0(mul_ln194_1_reg_1206_reg_n_102),
        .I1(mul_ln194_reg_1200_reg_n_102),
        .O(add_ln194_2_fu_760_p2_carry__1_i_4_n_5));
  CARRY4 add_ln194_2_fu_760_p2_carry__2
       (.CI(add_ln194_2_fu_760_p2_carry__1_n_5),
        .CO({add_ln194_2_fu_760_p2_carry__2_n_5,add_ln194_2_fu_760_p2_carry__2_n_6,add_ln194_2_fu_760_p2_carry__2_n_7,add_ln194_2_fu_760_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_1_reg_1206_reg_n_95,mul_ln194_1_reg_1206_reg_n_96,mul_ln194_1_reg_1206_reg_n_97,mul_ln194_1_reg_1206_reg_n_98}),
        .O(sext_ln194_4_fu_750_p1[15:12]),
        .S({add_ln194_2_fu_760_p2_carry__2_i_1_n_5,add_ln194_2_fu_760_p2_carry__2_i_2_n_5,add_ln194_2_fu_760_p2_carry__2_i_3_n_5,add_ln194_2_fu_760_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__2_i_1
       (.I0(mul_ln194_1_reg_1206_reg_n_95),
        .I1(mul_ln194_reg_1200_reg_n_95),
        .O(add_ln194_2_fu_760_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__2_i_2
       (.I0(mul_ln194_1_reg_1206_reg_n_96),
        .I1(mul_ln194_reg_1200_reg_n_96),
        .O(add_ln194_2_fu_760_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__2_i_3
       (.I0(mul_ln194_1_reg_1206_reg_n_97),
        .I1(mul_ln194_reg_1200_reg_n_97),
        .O(add_ln194_2_fu_760_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__2_i_4
       (.I0(mul_ln194_1_reg_1206_reg_n_98),
        .I1(mul_ln194_reg_1200_reg_n_98),
        .O(add_ln194_2_fu_760_p2_carry__2_i_4_n_5));
  CARRY4 add_ln194_2_fu_760_p2_carry__3
       (.CI(add_ln194_2_fu_760_p2_carry__2_n_5),
        .CO({add_ln194_2_fu_760_p2_carry__3_n_5,add_ln194_2_fu_760_p2_carry__3_n_6,add_ln194_2_fu_760_p2_carry__3_n_7,add_ln194_2_fu_760_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_1_reg_1206_reg_n_91,mul_ln194_1_reg_1206_reg_n_92,mul_ln194_1_reg_1206_reg_n_93,mul_ln194_1_reg_1206_reg_n_94}),
        .O(sext_ln194_4_fu_750_p1[19:16]),
        .S({add_ln194_2_fu_760_p2_carry__3_i_1_n_5,add_ln194_2_fu_760_p2_carry__3_i_2_n_5,add_ln194_2_fu_760_p2_carry__3_i_3_n_5,add_ln194_2_fu_760_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__3_i_1
       (.I0(mul_ln194_1_reg_1206_reg_n_91),
        .I1(mul_ln194_reg_1200_reg_n_91),
        .O(add_ln194_2_fu_760_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__3_i_2
       (.I0(mul_ln194_1_reg_1206_reg_n_92),
        .I1(mul_ln194_reg_1200_reg_n_92),
        .O(add_ln194_2_fu_760_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__3_i_3
       (.I0(mul_ln194_1_reg_1206_reg_n_93),
        .I1(mul_ln194_reg_1200_reg_n_93),
        .O(add_ln194_2_fu_760_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__3_i_4
       (.I0(mul_ln194_1_reg_1206_reg_n_94),
        .I1(mul_ln194_reg_1200_reg_n_94),
        .O(add_ln194_2_fu_760_p2_carry__3_i_4_n_5));
  CARRY4 add_ln194_2_fu_760_p2_carry__4
       (.CI(add_ln194_2_fu_760_p2_carry__3_n_5),
        .CO({add_ln194_2_fu_760_p2_carry__4_n_5,add_ln194_2_fu_760_p2_carry__4_n_6,add_ln194_2_fu_760_p2_carry__4_n_7,add_ln194_2_fu_760_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_88,mul_ln194_1_reg_1206_reg_n_89,mul_ln194_1_reg_1206_reg_n_90}),
        .O(sext_ln194_4_fu_750_p1[23:20]),
        .S({add_ln194_2_fu_760_p2_carry__4_i_1_n_5,add_ln194_2_fu_760_p2_carry__4_i_2_n_5,add_ln194_2_fu_760_p2_carry__4_i_3_n_5,add_ln194_2_fu_760_p2_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__4_i_1
       (.I0(mul_ln194_1_reg_1206_reg_n_87),
        .I1(mul_ln194_reg_1200_reg_n_87),
        .O(add_ln194_2_fu_760_p2_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__4_i_2
       (.I0(mul_ln194_1_reg_1206_reg_n_88),
        .I1(mul_ln194_reg_1200_reg_n_88),
        .O(add_ln194_2_fu_760_p2_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__4_i_3
       (.I0(mul_ln194_1_reg_1206_reg_n_89),
        .I1(mul_ln194_reg_1200_reg_n_89),
        .O(add_ln194_2_fu_760_p2_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__4_i_4
       (.I0(mul_ln194_1_reg_1206_reg_n_90),
        .I1(mul_ln194_reg_1200_reg_n_90),
        .O(add_ln194_2_fu_760_p2_carry__4_i_4_n_5));
  CARRY4 add_ln194_2_fu_760_p2_carry__5
       (.CI(add_ln194_2_fu_760_p2_carry__4_n_5),
        .CO({add_ln194_2_fu_760_p2_carry__5_n_5,add_ln194_2_fu_760_p2_carry__5_n_6,add_ln194_2_fu_760_p2_carry__5_n_7,add_ln194_2_fu_760_p2_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln194_2_fu_760_p2_carry__5_i_1_n_5,mul_ln194_1_reg_1206_reg_n_84,mul_ln194_1_reg_1206_reg_n_85,mul_ln194_1_reg_1206_reg_n_86}),
        .O(sext_ln194_4_fu_750_p1[27:24]),
        .S({add_ln194_2_fu_760_p2_carry__5_i_2_n_5,add_ln194_2_fu_760_p2_carry__5_i_3_n_5,add_ln194_2_fu_760_p2_carry__5_i_4_n_5,add_ln194_2_fu_760_p2_carry__5_i_5_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln194_2_fu_760_p2_carry__5_i_1
       (.I0(mul_ln194_1_reg_1206_reg_n_83),
        .O(add_ln194_2_fu_760_p2_carry__5_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__5_i_2
       (.I0(mul_ln194_1_reg_1206_reg_n_83),
        .I1(mul_ln194_reg_1200_reg_n_83),
        .O(add_ln194_2_fu_760_p2_carry__5_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__5_i_3
       (.I0(mul_ln194_1_reg_1206_reg_n_84),
        .I1(mul_ln194_reg_1200_reg_n_84),
        .O(add_ln194_2_fu_760_p2_carry__5_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__5_i_4
       (.I0(mul_ln194_1_reg_1206_reg_n_85),
        .I1(mul_ln194_reg_1200_reg_n_85),
        .O(add_ln194_2_fu_760_p2_carry__5_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry__5_i_5
       (.I0(mul_ln194_1_reg_1206_reg_n_86),
        .I1(mul_ln194_reg_1200_reg_n_86),
        .O(add_ln194_2_fu_760_p2_carry__5_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry_i_1
       (.I0(mul_ln194_1_reg_1206_reg_n_107),
        .I1(mul_ln194_reg_1200_reg_n_107),
        .O(add_ln194_2_fu_760_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry_i_2
       (.I0(mul_ln194_1_reg_1206_reg_n_108),
        .I1(mul_ln194_reg_1200_reg_n_108),
        .O(add_ln194_2_fu_760_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry_i_3
       (.I0(mul_ln194_1_reg_1206_reg_n_109),
        .I1(mul_ln194_reg_1200_reg_n_109),
        .O(add_ln194_2_fu_760_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_760_p2_carry_i_4
       (.I0(mul_ln194_1_reg_1206_reg_n_110),
        .I1(mul_ln194_reg_1200_reg_n_110),
        .O(add_ln194_2_fu_760_p2_carry_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_862_p2_carry
       (.CI(1'b0),
        .CO({add_ln194_3_fu_862_p2_carry_n_5,add_ln194_3_fu_862_p2_carry_n_6,add_ln194_3_fu_862_p2_carry_n_7,add_ln194_3_fu_862_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_1258[3:0]),
        .O(NLW_add_ln194_3_fu_862_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln194_3_fu_862_p2_carry_i_1_n_5,add_ln194_3_fu_862_p2_carry_i_2_n_5,add_ln194_3_fu_862_p2_carry_i_3_n_5,add_ln194_3_fu_862_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_862_p2_carry__0
       (.CI(add_ln194_3_fu_862_p2_carry_n_5),
        .CO({add_ln194_3_fu_862_p2_carry__0_n_5,add_ln194_3_fu_862_p2_carry__0_n_6,add_ln194_3_fu_862_p2_carry__0_n_7,add_ln194_3_fu_862_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_1258[7:4]),
        .O(NLW_add_ln194_3_fu_862_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln194_3_fu_862_p2_carry__0_i_1_n_5,add_ln194_3_fu_862_p2_carry__0_i_2_n_5,add_ln194_3_fu_862_p2_carry__0_i_3_n_5,add_ln194_3_fu_862_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__0_i_1
       (.I0(trunc_ln194_1_reg_1258[7]),
        .I1(trunc_ln194_reg_1253_reg_n_103),
        .O(add_ln194_3_fu_862_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__0_i_2
       (.I0(trunc_ln194_1_reg_1258[6]),
        .I1(trunc_ln194_reg_1253_reg_n_104),
        .O(add_ln194_3_fu_862_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__0_i_3
       (.I0(trunc_ln194_1_reg_1258[5]),
        .I1(trunc_ln194_reg_1253_reg_n_105),
        .O(add_ln194_3_fu_862_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__0_i_4
       (.I0(trunc_ln194_1_reg_1258[4]),
        .I1(trunc_ln194_reg_1253_reg_n_106),
        .O(add_ln194_3_fu_862_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_862_p2_carry__1
       (.CI(add_ln194_3_fu_862_p2_carry__0_n_5),
        .CO({add_ln194_3_fu_862_p2_carry__1_n_5,add_ln194_3_fu_862_p2_carry__1_n_6,add_ln194_3_fu_862_p2_carry__1_n_7,add_ln194_3_fu_862_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_1258[11:8]),
        .O(NLW_add_ln194_3_fu_862_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln194_3_fu_862_p2_carry__1_i_1_n_5,add_ln194_3_fu_862_p2_carry__1_i_2_n_5,add_ln194_3_fu_862_p2_carry__1_i_3_n_5,add_ln194_3_fu_862_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__1_i_1
       (.I0(trunc_ln194_1_reg_1258[11]),
        .I1(trunc_ln194_reg_1253_reg_n_99),
        .O(add_ln194_3_fu_862_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__1_i_2
       (.I0(trunc_ln194_1_reg_1258[10]),
        .I1(trunc_ln194_reg_1253_reg_n_100),
        .O(add_ln194_3_fu_862_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__1_i_3
       (.I0(trunc_ln194_1_reg_1258[9]),
        .I1(trunc_ln194_reg_1253_reg_n_101),
        .O(add_ln194_3_fu_862_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__1_i_4
       (.I0(trunc_ln194_1_reg_1258[8]),
        .I1(trunc_ln194_reg_1253_reg_n_102),
        .O(add_ln194_3_fu_862_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_862_p2_carry__2
       (.CI(add_ln194_3_fu_862_p2_carry__1_n_5),
        .CO({add_ln194_3_fu_862_p2_carry__2_n_5,add_ln194_3_fu_862_p2_carry__2_n_6,add_ln194_3_fu_862_p2_carry__2_n_7,add_ln194_3_fu_862_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_1258[15:12]),
        .O(add_ln194_3_fu_862_p2[15:12]),
        .S({add_ln194_3_fu_862_p2_carry__2_i_1_n_5,add_ln194_3_fu_862_p2_carry__2_i_2_n_5,add_ln194_3_fu_862_p2_carry__2_i_3_n_5,add_ln194_3_fu_862_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__2_i_1
       (.I0(trunc_ln194_1_reg_1258[15]),
        .I1(trunc_ln194_reg_1253_reg_n_95),
        .O(add_ln194_3_fu_862_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__2_i_2
       (.I0(trunc_ln194_1_reg_1258[14]),
        .I1(trunc_ln194_reg_1253_reg_n_96),
        .O(add_ln194_3_fu_862_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__2_i_3
       (.I0(trunc_ln194_1_reg_1258[13]),
        .I1(trunc_ln194_reg_1253_reg_n_97),
        .O(add_ln194_3_fu_862_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__2_i_4
       (.I0(trunc_ln194_1_reg_1258[12]),
        .I1(trunc_ln194_reg_1253_reg_n_98),
        .O(add_ln194_3_fu_862_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_862_p2_carry__3
       (.CI(add_ln194_3_fu_862_p2_carry__2_n_5),
        .CO({add_ln194_3_fu_862_p2_carry__3_n_5,add_ln194_3_fu_862_p2_carry__3_n_6,add_ln194_3_fu_862_p2_carry__3_n_7,add_ln194_3_fu_862_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln194_1_reg_1258[19:16]),
        .O(add_ln194_3_fu_862_p2[19:16]),
        .S({add_ln194_3_fu_862_p2_carry__3_i_1_n_5,add_ln194_3_fu_862_p2_carry__3_i_2_n_5,add_ln194_3_fu_862_p2_carry__3_i_3_n_5,add_ln194_3_fu_862_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__3_i_1
       (.I0(trunc_ln194_1_reg_1258[19]),
        .I1(trunc_ln194_reg_1253_reg_n_91),
        .O(add_ln194_3_fu_862_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__3_i_2
       (.I0(trunc_ln194_1_reg_1258[18]),
        .I1(trunc_ln194_reg_1253_reg_n_92),
        .O(add_ln194_3_fu_862_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__3_i_3
       (.I0(trunc_ln194_1_reg_1258[17]),
        .I1(trunc_ln194_reg_1253_reg_n_93),
        .O(add_ln194_3_fu_862_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__3_i_4
       (.I0(trunc_ln194_1_reg_1258[16]),
        .I1(trunc_ln194_reg_1253_reg_n_94),
        .O(add_ln194_3_fu_862_p2_carry__3_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln194_3_fu_862_p2_carry__4
       (.CI(add_ln194_3_fu_862_p2_carry__3_n_5),
        .CO({NLW_add_ln194_3_fu_862_p2_carry__4_CO_UNCONNECTED[3],add_ln194_3_fu_862_p2_carry__4_n_6,add_ln194_3_fu_862_p2_carry__4_n_7,add_ln194_3_fu_862_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln194_1_reg_1258[22:20]}),
        .O(add_ln194_3_fu_862_p2[23:20]),
        .S({add_ln194_3_fu_862_p2_carry__4_i_1_n_5,add_ln194_3_fu_862_p2_carry__4_i_2_n_5,add_ln194_3_fu_862_p2_carry__4_i_3_n_5,add_ln194_3_fu_862_p2_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__4_i_1
       (.I0(trunc_ln194_1_reg_1258[23]),
        .I1(trunc_ln194_reg_1253_reg_n_87),
        .O(add_ln194_3_fu_862_p2_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__4_i_2
       (.I0(trunc_ln194_1_reg_1258[22]),
        .I1(trunc_ln194_reg_1253_reg_n_88),
        .O(add_ln194_3_fu_862_p2_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__4_i_3
       (.I0(trunc_ln194_1_reg_1258[21]),
        .I1(trunc_ln194_reg_1253_reg_n_89),
        .O(add_ln194_3_fu_862_p2_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry__4_i_4
       (.I0(trunc_ln194_1_reg_1258[20]),
        .I1(trunc_ln194_reg_1253_reg_n_90),
        .O(add_ln194_3_fu_862_p2_carry__4_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry_i_1
       (.I0(trunc_ln194_1_reg_1258[3]),
        .I1(trunc_ln194_reg_1253_reg_n_107),
        .O(add_ln194_3_fu_862_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry_i_2
       (.I0(trunc_ln194_1_reg_1258[2]),
        .I1(trunc_ln194_reg_1253_reg_n_108),
        .O(add_ln194_3_fu_862_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry_i_3
       (.I0(trunc_ln194_1_reg_1258[1]),
        .I1(trunc_ln194_reg_1253_reg_n_109),
        .O(add_ln194_3_fu_862_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_3_fu_862_p2_carry_i_4
       (.I0(trunc_ln194_1_reg_1258[0]),
        .I1(trunc_ln194_reg_1253_reg_n_110),
        .O(add_ln194_3_fu_862_p2_carry_i_4_n_5));
  CARRY4 add_ln196_2_fu_806_p2__83_carry
       (.CI(1'b0),
        .CO({add_ln196_2_fu_806_p2__83_carry_n_5,add_ln196_2_fu_806_p2__83_carry_n_6,add_ln196_2_fu_806_p2__83_carry_n_7,add_ln196_2_fu_806_p2__83_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U100_n_29,mac_muladd_12ns_16s_26s_29_4_1_U100_n_30,mac_muladd_12ns_16s_26s_29_4_1_U100_n_31,mac_muladd_12ns_16s_26s_29_4_1_U100_n_32}),
        .O(NLW_add_ln196_2_fu_806_p2__83_carry_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_36,mac_muladd_12ns_16s_26s_29_4_1_U100_n_37,mac_muladd_12ns_16s_26s_29_4_1_U100_n_38,mac_muladd_12ns_16s_26s_29_4_1_U100_n_39}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__0
       (.CI(add_ln196_2_fu_806_p2__83_carry_n_5),
        .CO({add_ln196_2_fu_806_p2__83_carry__0_n_5,add_ln196_2_fu_806_p2__83_carry__0_n_6,add_ln196_2_fu_806_p2__83_carry__0_n_7,add_ln196_2_fu_806_p2__83_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U100_n_25,mac_muladd_12ns_16s_26s_29_4_1_U100_n_26,mac_muladd_12ns_16s_26s_29_4_1_U100_n_27,mac_muladd_12ns_16s_26s_29_4_1_U100_n_28}),
        .O(NLW_add_ln196_2_fu_806_p2__83_carry__0_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_40,mac_muladd_12ns_16s_26s_29_4_1_U100_n_41,mac_muladd_12ns_16s_26s_29_4_1_U100_n_42,mac_muladd_12ns_16s_26s_29_4_1_U100_n_43}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__1
       (.CI(add_ln196_2_fu_806_p2__83_carry__0_n_5),
        .CO({add_ln196_2_fu_806_p2__83_carry__1_n_5,add_ln196_2_fu_806_p2__83_carry__1_n_6,add_ln196_2_fu_806_p2__83_carry__1_n_7,add_ln196_2_fu_806_p2__83_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U100_n_21,mac_muladd_12ns_16s_26s_29_4_1_U100_n_22,mac_muladd_12ns_16s_26s_29_4_1_U100_n_23,mac_muladd_12ns_16s_26s_29_4_1_U100_n_24}),
        .O(NLW_add_ln196_2_fu_806_p2__83_carry__1_O_UNCONNECTED[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_44,mac_muladd_12ns_16s_26s_29_4_1_U100_n_45,mac_muladd_12ns_16s_26s_29_4_1_U100_n_46,mac_muladd_12ns_16s_26s_29_4_1_U100_n_47}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__2
       (.CI(add_ln196_2_fu_806_p2__83_carry__1_n_5),
        .CO({add_ln196_2_fu_806_p2__83_carry__2_n_5,add_ln196_2_fu_806_p2__83_carry__2_n_6,add_ln196_2_fu_806_p2__83_carry__2_n_7,add_ln196_2_fu_806_p2__83_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U100_n_17,mac_muladd_12ns_16s_26s_29_4_1_U100_n_18,mac_muladd_12ns_16s_26s_29_4_1_U100_n_19,mac_muladd_12ns_16s_26s_29_4_1_U100_n_20}),
        .O(Bres_fu_812_p4[3:0]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_48,mac_muladd_12ns_16s_26s_29_4_1_U100_n_49,mac_muladd_12ns_16s_26s_29_4_1_U100_n_50,mac_muladd_12ns_16s_26s_29_4_1_U100_n_51}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__3
       (.CI(add_ln196_2_fu_806_p2__83_carry__2_n_5),
        .CO({add_ln196_2_fu_806_p2__83_carry__3_n_5,add_ln196_2_fu_806_p2__83_carry__3_n_6,add_ln196_2_fu_806_p2__83_carry__3_n_7,add_ln196_2_fu_806_p2__83_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U100_n_13,mac_muladd_12ns_16s_26s_29_4_1_U100_n_14,mac_muladd_12ns_16s_26s_29_4_1_U100_n_15,mac_muladd_12ns_16s_26s_29_4_1_U100_n_16}),
        .O(Bres_fu_812_p4[7:4]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_52,mac_muladd_12ns_16s_26s_29_4_1_U100_n_53,mac_muladd_12ns_16s_26s_29_4_1_U100_n_54,mac_muladd_12ns_16s_26s_29_4_1_U100_n_55}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__4
       (.CI(add_ln196_2_fu_806_p2__83_carry__3_n_5),
        .CO({add_ln196_2_fu_806_p2__83_carry__4_n_5,add_ln196_2_fu_806_p2__83_carry__4_n_6,add_ln196_2_fu_806_p2__83_carry__4_n_7,add_ln196_2_fu_806_p2__83_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U100_n_9,mac_muladd_12ns_16s_26s_29_4_1_U100_n_10,mac_muladd_12ns_16s_26s_29_4_1_U100_n_11,mac_muladd_12ns_16s_26s_29_4_1_U100_n_12}),
        .O(Bres_fu_812_p4[11:8]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_56,mac_muladd_12ns_16s_26s_29_4_1_U100_n_57,mac_muladd_12ns_16s_26s_29_4_1_U100_n_58,mac_muladd_12ns_16s_26s_29_4_1_U100_n_59}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__5
       (.CI(add_ln196_2_fu_806_p2__83_carry__4_n_5),
        .CO({add_ln196_2_fu_806_p2__83_carry__5_n_5,add_ln196_2_fu_806_p2__83_carry__5_n_6,add_ln196_2_fu_806_p2__83_carry__5_n_7,add_ln196_2_fu_806_p2__83_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({mac_muladd_12ns_16s_26s_29_4_1_U100_n_5,mac_muladd_12ns_16s_26s_29_4_1_U100_n_6,mac_muladd_12ns_16s_26s_29_4_1_U100_n_7,mac_muladd_12ns_16s_26s_29_4_1_U100_n_8}),
        .O(Bres_fu_812_p4[15:12]),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_60,mac_muladd_12ns_16s_26s_29_4_1_U100_n_61,mac_muladd_12ns_16s_26s_29_4_1_U100_n_62,mac_muladd_12ns_16s_26s_29_4_1_U100_n_63}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__6
       (.CI(add_ln196_2_fu_806_p2__83_carry__5_n_5),
        .CO({NLW_add_ln196_2_fu_806_p2__83_carry__6_CO_UNCONNECTED[3:2],add_ln196_2_fu_806_p2__83_carry__6_n_7,NLW_add_ln196_2_fu_806_p2__83_carry__6_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8}),
        .O({NLW_add_ln196_2_fu_806_p2__83_carry__6_O_UNCONNECTED[3:1],Bres_fu_812_p4[16]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_12ns_16s_26s_29_4_1_U100_n_64}));
  CARRY4 add_ln196_2_fu_806_p2__83_carry__6_i_1
       (.CI(add_ln196_2_fu_806_p2_carry__5_n_5),
        .CO({NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_CO_UNCONNECTED[3:1],add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 add_ln196_2_fu_806_p2_carry
       (.CI(1'b0),
        .CO({add_ln196_2_fu_806_p2_carry_n_5,add_ln196_2_fu_806_p2_carry_n_6,add_ln196_2_fu_806_p2_carry_n_7,add_ln196_2_fu_806_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_1_reg_1223_reg_n_107,mul_ln196_1_reg_1223_reg_n_108,mul_ln196_1_reg_1223_reg_n_109,mul_ln196_1_reg_1223_reg_n_110}),
        .O(sext_ln196_4_fu_796_p1[3:0]),
        .S({add_ln196_2_fu_806_p2_carry_i_1_n_5,add_ln196_2_fu_806_p2_carry_i_2_n_5,add_ln196_2_fu_806_p2_carry_i_3_n_5,add_ln196_2_fu_806_p2_carry_i_4_n_5}));
  CARRY4 add_ln196_2_fu_806_p2_carry__0
       (.CI(add_ln196_2_fu_806_p2_carry_n_5),
        .CO({add_ln196_2_fu_806_p2_carry__0_n_5,add_ln196_2_fu_806_p2_carry__0_n_6,add_ln196_2_fu_806_p2_carry__0_n_7,add_ln196_2_fu_806_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_1_reg_1223_reg_n_103,mul_ln196_1_reg_1223_reg_n_104,mul_ln196_1_reg_1223_reg_n_105,mul_ln196_1_reg_1223_reg_n_106}),
        .O(sext_ln196_4_fu_796_p1[7:4]),
        .S({add_ln196_2_fu_806_p2_carry__0_i_1_n_5,add_ln196_2_fu_806_p2_carry__0_i_2_n_5,add_ln196_2_fu_806_p2_carry__0_i_3_n_5,add_ln196_2_fu_806_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__0_i_1
       (.I0(mul_ln196_1_reg_1223_reg_n_103),
        .I1(mul_ln196_reg_1217_reg_n_103),
        .O(add_ln196_2_fu_806_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__0_i_2
       (.I0(mul_ln196_1_reg_1223_reg_n_104),
        .I1(mul_ln196_reg_1217_reg_n_104),
        .O(add_ln196_2_fu_806_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__0_i_3
       (.I0(mul_ln196_1_reg_1223_reg_n_105),
        .I1(mul_ln196_reg_1217_reg_n_105),
        .O(add_ln196_2_fu_806_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__0_i_4
       (.I0(mul_ln196_1_reg_1223_reg_n_106),
        .I1(mul_ln196_reg_1217_reg_n_106),
        .O(add_ln196_2_fu_806_p2_carry__0_i_4_n_5));
  CARRY4 add_ln196_2_fu_806_p2_carry__1
       (.CI(add_ln196_2_fu_806_p2_carry__0_n_5),
        .CO({add_ln196_2_fu_806_p2_carry__1_n_5,add_ln196_2_fu_806_p2_carry__1_n_6,add_ln196_2_fu_806_p2_carry__1_n_7,add_ln196_2_fu_806_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_1_reg_1223_reg_n_99,mul_ln196_1_reg_1223_reg_n_100,mul_ln196_1_reg_1223_reg_n_101,mul_ln196_1_reg_1223_reg_n_102}),
        .O(sext_ln196_4_fu_796_p1[11:8]),
        .S({add_ln196_2_fu_806_p2_carry__1_i_1_n_5,add_ln196_2_fu_806_p2_carry__1_i_2_n_5,add_ln196_2_fu_806_p2_carry__1_i_3_n_5,add_ln196_2_fu_806_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__1_i_1
       (.I0(mul_ln196_1_reg_1223_reg_n_99),
        .I1(mul_ln196_reg_1217_reg_n_99),
        .O(add_ln196_2_fu_806_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__1_i_2
       (.I0(mul_ln196_1_reg_1223_reg_n_100),
        .I1(mul_ln196_reg_1217_reg_n_100),
        .O(add_ln196_2_fu_806_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__1_i_3
       (.I0(mul_ln196_1_reg_1223_reg_n_101),
        .I1(mul_ln196_reg_1217_reg_n_101),
        .O(add_ln196_2_fu_806_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__1_i_4
       (.I0(mul_ln196_1_reg_1223_reg_n_102),
        .I1(mul_ln196_reg_1217_reg_n_102),
        .O(add_ln196_2_fu_806_p2_carry__1_i_4_n_5));
  CARRY4 add_ln196_2_fu_806_p2_carry__2
       (.CI(add_ln196_2_fu_806_p2_carry__1_n_5),
        .CO({add_ln196_2_fu_806_p2_carry__2_n_5,add_ln196_2_fu_806_p2_carry__2_n_6,add_ln196_2_fu_806_p2_carry__2_n_7,add_ln196_2_fu_806_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_1_reg_1223_reg_n_95,mul_ln196_1_reg_1223_reg_n_96,mul_ln196_1_reg_1223_reg_n_97,mul_ln196_1_reg_1223_reg_n_98}),
        .O(sext_ln196_4_fu_796_p1[15:12]),
        .S({add_ln196_2_fu_806_p2_carry__2_i_1_n_5,add_ln196_2_fu_806_p2_carry__2_i_2_n_5,add_ln196_2_fu_806_p2_carry__2_i_3_n_5,add_ln196_2_fu_806_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__2_i_1
       (.I0(mul_ln196_1_reg_1223_reg_n_95),
        .I1(mul_ln196_reg_1217_reg_n_95),
        .O(add_ln196_2_fu_806_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__2_i_2
       (.I0(mul_ln196_1_reg_1223_reg_n_96),
        .I1(mul_ln196_reg_1217_reg_n_96),
        .O(add_ln196_2_fu_806_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__2_i_3
       (.I0(mul_ln196_1_reg_1223_reg_n_97),
        .I1(mul_ln196_reg_1217_reg_n_97),
        .O(add_ln196_2_fu_806_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__2_i_4
       (.I0(mul_ln196_1_reg_1223_reg_n_98),
        .I1(mul_ln196_reg_1217_reg_n_98),
        .O(add_ln196_2_fu_806_p2_carry__2_i_4_n_5));
  CARRY4 add_ln196_2_fu_806_p2_carry__3
       (.CI(add_ln196_2_fu_806_p2_carry__2_n_5),
        .CO({add_ln196_2_fu_806_p2_carry__3_n_5,add_ln196_2_fu_806_p2_carry__3_n_6,add_ln196_2_fu_806_p2_carry__3_n_7,add_ln196_2_fu_806_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_1_reg_1223_reg_n_91,mul_ln196_1_reg_1223_reg_n_92,mul_ln196_1_reg_1223_reg_n_93,mul_ln196_1_reg_1223_reg_n_94}),
        .O(sext_ln196_4_fu_796_p1[19:16]),
        .S({add_ln196_2_fu_806_p2_carry__3_i_1_n_5,add_ln196_2_fu_806_p2_carry__3_i_2_n_5,add_ln196_2_fu_806_p2_carry__3_i_3_n_5,add_ln196_2_fu_806_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__3_i_1
       (.I0(mul_ln196_1_reg_1223_reg_n_91),
        .I1(mul_ln196_reg_1217_reg_n_91),
        .O(add_ln196_2_fu_806_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__3_i_2
       (.I0(mul_ln196_1_reg_1223_reg_n_92),
        .I1(mul_ln196_reg_1217_reg_n_92),
        .O(add_ln196_2_fu_806_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__3_i_3
       (.I0(mul_ln196_1_reg_1223_reg_n_93),
        .I1(mul_ln196_reg_1217_reg_n_93),
        .O(add_ln196_2_fu_806_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__3_i_4
       (.I0(mul_ln196_1_reg_1223_reg_n_94),
        .I1(mul_ln196_reg_1217_reg_n_94),
        .O(add_ln196_2_fu_806_p2_carry__3_i_4_n_5));
  CARRY4 add_ln196_2_fu_806_p2_carry__4
       (.CI(add_ln196_2_fu_806_p2_carry__3_n_5),
        .CO({add_ln196_2_fu_806_p2_carry__4_n_5,add_ln196_2_fu_806_p2_carry__4_n_6,add_ln196_2_fu_806_p2_carry__4_n_7,add_ln196_2_fu_806_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_88,mul_ln196_1_reg_1223_reg_n_89,mul_ln196_1_reg_1223_reg_n_90}),
        .O(sext_ln196_4_fu_796_p1[23:20]),
        .S({add_ln196_2_fu_806_p2_carry__4_i_1_n_5,add_ln196_2_fu_806_p2_carry__4_i_2_n_5,add_ln196_2_fu_806_p2_carry__4_i_3_n_5,add_ln196_2_fu_806_p2_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__4_i_1
       (.I0(mul_ln196_1_reg_1223_reg_n_87),
        .I1(mul_ln196_reg_1217_reg_n_87),
        .O(add_ln196_2_fu_806_p2_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__4_i_2
       (.I0(mul_ln196_1_reg_1223_reg_n_88),
        .I1(mul_ln196_reg_1217_reg_n_88),
        .O(add_ln196_2_fu_806_p2_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__4_i_3
       (.I0(mul_ln196_1_reg_1223_reg_n_89),
        .I1(mul_ln196_reg_1217_reg_n_89),
        .O(add_ln196_2_fu_806_p2_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__4_i_4
       (.I0(mul_ln196_1_reg_1223_reg_n_90),
        .I1(mul_ln196_reg_1217_reg_n_90),
        .O(add_ln196_2_fu_806_p2_carry__4_i_4_n_5));
  CARRY4 add_ln196_2_fu_806_p2_carry__5
       (.CI(add_ln196_2_fu_806_p2_carry__4_n_5),
        .CO({add_ln196_2_fu_806_p2_carry__5_n_5,add_ln196_2_fu_806_p2_carry__5_n_6,add_ln196_2_fu_806_p2_carry__5_n_7,add_ln196_2_fu_806_p2_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln196_2_fu_806_p2_carry__5_i_1_n_5,mul_ln196_1_reg_1223_reg_n_84,mul_ln196_1_reg_1223_reg_n_85,mul_ln196_1_reg_1223_reg_n_86}),
        .O(sext_ln196_4_fu_796_p1[27:24]),
        .S({add_ln196_2_fu_806_p2_carry__5_i_2_n_5,add_ln196_2_fu_806_p2_carry__5_i_3_n_5,add_ln196_2_fu_806_p2_carry__5_i_4_n_5,add_ln196_2_fu_806_p2_carry__5_i_5_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln196_2_fu_806_p2_carry__5_i_1
       (.I0(mul_ln196_1_reg_1223_reg_n_83),
        .O(add_ln196_2_fu_806_p2_carry__5_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__5_i_2
       (.I0(mul_ln196_1_reg_1223_reg_n_83),
        .I1(mul_ln196_reg_1217_reg_n_83),
        .O(add_ln196_2_fu_806_p2_carry__5_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__5_i_3
       (.I0(mul_ln196_1_reg_1223_reg_n_84),
        .I1(mul_ln196_reg_1217_reg_n_84),
        .O(add_ln196_2_fu_806_p2_carry__5_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__5_i_4
       (.I0(mul_ln196_1_reg_1223_reg_n_85),
        .I1(mul_ln196_reg_1217_reg_n_85),
        .O(add_ln196_2_fu_806_p2_carry__5_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry__5_i_5
       (.I0(mul_ln196_1_reg_1223_reg_n_86),
        .I1(mul_ln196_reg_1217_reg_n_86),
        .O(add_ln196_2_fu_806_p2_carry__5_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry_i_1
       (.I0(mul_ln196_1_reg_1223_reg_n_107),
        .I1(mul_ln196_reg_1217_reg_n_107),
        .O(add_ln196_2_fu_806_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry_i_2
       (.I0(mul_ln196_1_reg_1223_reg_n_108),
        .I1(mul_ln196_reg_1217_reg_n_108),
        .O(add_ln196_2_fu_806_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry_i_3
       (.I0(mul_ln196_1_reg_1223_reg_n_109),
        .I1(mul_ln196_reg_1217_reg_n_109),
        .O(add_ln196_2_fu_806_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_806_p2_carry_i_4
       (.I0(mul_ln196_1_reg_1223_reg_n_110),
        .I1(mul_ln196_reg_1217_reg_n_110),
        .O(add_ln196_2_fu_806_p2_carry_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_866_p2_carry
       (.CI(1'b0),
        .CO({add_ln196_3_fu_866_p2_carry_n_5,add_ln196_3_fu_866_p2_carry_n_6,add_ln196_3_fu_866_p2_carry_n_7,add_ln196_3_fu_866_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_1268[3:0]),
        .O(NLW_add_ln196_3_fu_866_p2_carry_O_UNCONNECTED[3:0]),
        .S({add_ln196_3_fu_866_p2_carry_i_1_n_5,add_ln196_3_fu_866_p2_carry_i_2_n_5,add_ln196_3_fu_866_p2_carry_i_3_n_5,add_ln196_3_fu_866_p2_carry_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_866_p2_carry__0
       (.CI(add_ln196_3_fu_866_p2_carry_n_5),
        .CO({add_ln196_3_fu_866_p2_carry__0_n_5,add_ln196_3_fu_866_p2_carry__0_n_6,add_ln196_3_fu_866_p2_carry__0_n_7,add_ln196_3_fu_866_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_1268[7:4]),
        .O(NLW_add_ln196_3_fu_866_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({add_ln196_3_fu_866_p2_carry__0_i_1_n_5,add_ln196_3_fu_866_p2_carry__0_i_2_n_5,add_ln196_3_fu_866_p2_carry__0_i_3_n_5,add_ln196_3_fu_866_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__0_i_1
       (.I0(trunc_ln196_1_reg_1268[7]),
        .I1(trunc_ln196_reg_1263_reg_n_103),
        .O(add_ln196_3_fu_866_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__0_i_2
       (.I0(trunc_ln196_1_reg_1268[6]),
        .I1(trunc_ln196_reg_1263_reg_n_104),
        .O(add_ln196_3_fu_866_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__0_i_3
       (.I0(trunc_ln196_1_reg_1268[5]),
        .I1(trunc_ln196_reg_1263_reg_n_105),
        .O(add_ln196_3_fu_866_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__0_i_4
       (.I0(trunc_ln196_1_reg_1268[4]),
        .I1(trunc_ln196_reg_1263_reg_n_106),
        .O(add_ln196_3_fu_866_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_866_p2_carry__1
       (.CI(add_ln196_3_fu_866_p2_carry__0_n_5),
        .CO({add_ln196_3_fu_866_p2_carry__1_n_5,add_ln196_3_fu_866_p2_carry__1_n_6,add_ln196_3_fu_866_p2_carry__1_n_7,add_ln196_3_fu_866_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_1268[11:8]),
        .O(NLW_add_ln196_3_fu_866_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({add_ln196_3_fu_866_p2_carry__1_i_1_n_5,add_ln196_3_fu_866_p2_carry__1_i_2_n_5,add_ln196_3_fu_866_p2_carry__1_i_3_n_5,add_ln196_3_fu_866_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__1_i_1
       (.I0(trunc_ln196_1_reg_1268[11]),
        .I1(trunc_ln196_reg_1263_reg_n_99),
        .O(add_ln196_3_fu_866_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__1_i_2
       (.I0(trunc_ln196_1_reg_1268[10]),
        .I1(trunc_ln196_reg_1263_reg_n_100),
        .O(add_ln196_3_fu_866_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__1_i_3
       (.I0(trunc_ln196_1_reg_1268[9]),
        .I1(trunc_ln196_reg_1263_reg_n_101),
        .O(add_ln196_3_fu_866_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__1_i_4
       (.I0(trunc_ln196_1_reg_1268[8]),
        .I1(trunc_ln196_reg_1263_reg_n_102),
        .O(add_ln196_3_fu_866_p2_carry__1_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_866_p2_carry__2
       (.CI(add_ln196_3_fu_866_p2_carry__1_n_5),
        .CO({add_ln196_3_fu_866_p2_carry__2_n_5,add_ln196_3_fu_866_p2_carry__2_n_6,add_ln196_3_fu_866_p2_carry__2_n_7,add_ln196_3_fu_866_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_1268[15:12]),
        .O(add_ln196_3_fu_866_p2[15:12]),
        .S({add_ln196_3_fu_866_p2_carry__2_i_1_n_5,add_ln196_3_fu_866_p2_carry__2_i_2_n_5,add_ln196_3_fu_866_p2_carry__2_i_3_n_5,add_ln196_3_fu_866_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__2_i_1
       (.I0(trunc_ln196_1_reg_1268[15]),
        .I1(trunc_ln196_reg_1263_reg_n_95),
        .O(add_ln196_3_fu_866_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__2_i_2
       (.I0(trunc_ln196_1_reg_1268[14]),
        .I1(trunc_ln196_reg_1263_reg_n_96),
        .O(add_ln196_3_fu_866_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__2_i_3
       (.I0(trunc_ln196_1_reg_1268[13]),
        .I1(trunc_ln196_reg_1263_reg_n_97),
        .O(add_ln196_3_fu_866_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__2_i_4
       (.I0(trunc_ln196_1_reg_1268[12]),
        .I1(trunc_ln196_reg_1263_reg_n_98),
        .O(add_ln196_3_fu_866_p2_carry__2_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_866_p2_carry__3
       (.CI(add_ln196_3_fu_866_p2_carry__2_n_5),
        .CO({add_ln196_3_fu_866_p2_carry__3_n_5,add_ln196_3_fu_866_p2_carry__3_n_6,add_ln196_3_fu_866_p2_carry__3_n_7,add_ln196_3_fu_866_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI(trunc_ln196_1_reg_1268[19:16]),
        .O(add_ln196_3_fu_866_p2[19:16]),
        .S({add_ln196_3_fu_866_p2_carry__3_i_1_n_5,add_ln196_3_fu_866_p2_carry__3_i_2_n_5,add_ln196_3_fu_866_p2_carry__3_i_3_n_5,add_ln196_3_fu_866_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__3_i_1
       (.I0(trunc_ln196_1_reg_1268[19]),
        .I1(trunc_ln196_reg_1263_reg_n_91),
        .O(add_ln196_3_fu_866_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__3_i_2
       (.I0(trunc_ln196_1_reg_1268[18]),
        .I1(trunc_ln196_reg_1263_reg_n_92),
        .O(add_ln196_3_fu_866_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__3_i_3
       (.I0(trunc_ln196_1_reg_1268[17]),
        .I1(trunc_ln196_reg_1263_reg_n_93),
        .O(add_ln196_3_fu_866_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__3_i_4
       (.I0(trunc_ln196_1_reg_1268[16]),
        .I1(trunc_ln196_reg_1263_reg_n_94),
        .O(add_ln196_3_fu_866_p2_carry__3_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln196_3_fu_866_p2_carry__4
       (.CI(add_ln196_3_fu_866_p2_carry__3_n_5),
        .CO({NLW_add_ln196_3_fu_866_p2_carry__4_CO_UNCONNECTED[3],add_ln196_3_fu_866_p2_carry__4_n_6,add_ln196_3_fu_866_p2_carry__4_n_7,add_ln196_3_fu_866_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln196_1_reg_1268[22:20]}),
        .O(add_ln196_3_fu_866_p2[23:20]),
        .S({add_ln196_3_fu_866_p2_carry__4_i_1_n_5,add_ln196_3_fu_866_p2_carry__4_i_2_n_5,add_ln196_3_fu_866_p2_carry__4_i_3_n_5,add_ln196_3_fu_866_p2_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__4_i_1
       (.I0(trunc_ln196_1_reg_1268[23]),
        .I1(trunc_ln196_reg_1263_reg_n_87),
        .O(add_ln196_3_fu_866_p2_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__4_i_2
       (.I0(trunc_ln196_1_reg_1268[22]),
        .I1(trunc_ln196_reg_1263_reg_n_88),
        .O(add_ln196_3_fu_866_p2_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__4_i_3
       (.I0(trunc_ln196_1_reg_1268[21]),
        .I1(trunc_ln196_reg_1263_reg_n_89),
        .O(add_ln196_3_fu_866_p2_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry__4_i_4
       (.I0(trunc_ln196_1_reg_1268[20]),
        .I1(trunc_ln196_reg_1263_reg_n_90),
        .O(add_ln196_3_fu_866_p2_carry__4_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry_i_1
       (.I0(trunc_ln196_1_reg_1268[3]),
        .I1(trunc_ln196_reg_1263_reg_n_107),
        .O(add_ln196_3_fu_866_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry_i_2
       (.I0(trunc_ln196_1_reg_1268[2]),
        .I1(trunc_ln196_reg_1263_reg_n_108),
        .O(add_ln196_3_fu_866_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry_i_3
       (.I0(trunc_ln196_1_reg_1268[1]),
        .I1(trunc_ln196_reg_1263_reg_n_109),
        .O(add_ln196_3_fu_866_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_3_fu_866_p2_carry_i_4
       (.I0(trunc_ln196_1_reg_1268[0]),
        .I1(trunc_ln196_reg_1263_reg_n_110),
        .O(add_ln196_3_fu_866_p2_carry_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    empty_n_i_1__1
       (.I0(empty_n_reg),
        .I1(\mOutPtr_reg[4] [2]),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(stream_in_empty_n),
        .I5(push_31),
        .O(\ap_CS_fsm_reg[2] ));
  bd_d92b_csc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln136_fu_359_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .O({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .\add_ln134_reg_616_reg[12] (flow_control_loop_pipe_sequential_init_U_n_67),
        .\add_ln134_reg_616_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\mOutPtr_reg[4] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(clear),
        .cmp17_not_reg_629(cmp17_not_reg_629),
        .cmp20_not_reg_634(cmp20_not_reg_634),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_68),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_69),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1(CO),
        .icmp_ln148_1_fu_375_p2_carry__0(icmp_ln148_1_fu_375_p2_carry__0_0),
        .icmp_ln148_fu_369_p2_carry__0(\or_ln150_2_reg_1128_reg[0]_0 [14:0]),
        .or_ln150_2_fu_429_p2(or_ln150_2_fu_429_p2),
        .\or_ln150_2_reg_1128_reg[0] (icmp_ln148_fu_369_p2),
        .\or_ln150_2_reg_1128_reg[0]_0 (icmp_ln149_1_fu_393_p2),
        .\or_ln150_2_reg_1128_reg[0]_1 (icmp_ln149_fu_387_p2),
        .\or_ln150_2_reg_1128_reg[0]_2 (icmp_ln148_1_fu_375_p2),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_empty_n(stream_in_empty_n),
        .x_fu_136_reg(x_fu_136_reg),
        .\x_fu_136_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .\x_fu_136_reg[11]_0 ({flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .\x_fu_136_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\x_fu_136_reg[12]_0 ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .\x_fu_136_reg[12]_1 ({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .\x_fu_136_reg[12]_2 (flow_control_loop_pipe_sequential_init_U_n_47),
        .\x_fu_136_reg[12]_3 (flow_control_loop_pipe_sequential_init_U_n_48),
        .\x_fu_136_reg[12]_4 (flow_control_loop_pipe_sequential_init_U_n_65),
        .\x_fu_136_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\x_fu_136_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\x_fu_136_reg[6]_1 ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .\x_fu_136_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60}));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h88080000)) 
    full_n_i_3__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_empty_n),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(stream_csc_full_n),
        .I4(\mOutPtr_reg[4] [2]),
        .O(pop));
  CARRY4 icmp_ln136_fu_359_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln136_fu_359_p2_carry_n_5,icmp_ln136_fu_359_p2_carry_n_6,icmp_ln136_fu_359_p2_carry_n_7,icmp_ln136_fu_359_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln136_fu_359_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}));
  CARRY4 icmp_ln136_fu_359_p2_carry__0
       (.CI(icmp_ln136_fu_359_p2_carry_n_5),
        .CO({NLW_icmp_ln136_fu_359_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln136_fu_359_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln136_fu_359_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_67}));
  CARRY4 icmp_ln148_1_fu_375_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln148_1_fu_375_p2_carry_n_5,icmp_ln148_1_fu_375_p2_carry_n_6,icmp_ln148_1_fu_375_p2_carry_n_7,icmp_ln148_1_fu_375_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln148_1_fu_375_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  CARRY4 icmp_ln148_1_fu_375_p2_carry__0
       (.CI(icmp_ln148_1_fu_375_p2_carry_n_5),
        .CO({NLW_icmp_ln148_1_fu_375_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln148_1_fu_375_p2,icmp_ln148_1_fu_375_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln148_1_fu_375_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,S,flow_control_loop_pipe_sequential_init_U_n_47}));
  CARRY4 icmp_ln148_fu_369_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln148_fu_369_p2_carry_n_5,icmp_ln148_fu_369_p2_carry_n_6,icmp_ln148_fu_369_p2_carry_n_7,icmp_ln148_fu_369_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_icmp_ln148_fu_369_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}));
  CARRY4 icmp_ln148_fu_369_p2_carry__0
       (.CI(icmp_ln148_fu_369_p2_carry_n_5),
        .CO({NLW_icmp_ln148_fu_369_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln148_fu_369_p2,icmp_ln148_fu_369_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_icmp_ln148_fu_369_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\or_ln150_2_reg_1128_reg[0]_3 ,flow_control_loop_pipe_sequential_init_U_n_48}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln149_1_fu_393_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln149_1_fu_393_p2_carry_n_5,icmp_ln149_1_fu_393_p2_carry_n_6,icmp_ln149_1_fu_393_p2_carry_n_7,icmp_ln149_1_fu_393_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .O(NLW_icmp_ln149_1_fu_393_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln149_1_fu_393_p2_carry__0
       (.CI(icmp_ln149_1_fu_393_p2_carry_n_5),
        .CO({icmp_ln149_1_fu_393_p2,icmp_ln149_1_fu_393_p2_carry__0_n_6,icmp_ln149_1_fu_393_p2_carry__0_n_7,icmp_ln149_1_fu_393_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .O(NLW_icmp_ln149_1_fu_393_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({\or_ln150_2_reg_1128_reg[0]_2 ,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln149_fu_387_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln149_fu_387_p2_carry_n_5,icmp_ln149_fu_387_p2_carry_n_6,icmp_ln149_fu_387_p2_carry_n_7,icmp_ln149_fu_387_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .O(NLW_icmp_ln149_fu_387_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln149_fu_387_p2_carry__0
       (.CI(icmp_ln149_fu_387_p2_carry_n_5),
        .CO({icmp_ln149_fu_387_p2,icmp_ln149_fu_387_p2_carry__0_n_6,icmp_ln149_fu_387_p2_carry__0_n_7,icmp_ln149_fu_387_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({\or_ln150_2_reg_1128_reg[0]_0 [15],flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .O(NLW_icmp_ln149_fu_387_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({\or_ln150_2_reg_1128_reg[0]_1 ,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_1_fu_828_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln198_1_fu_828_p2_carry_n_5,icmp_ln198_1_fu_828_p2_carry_n_6,icmp_ln198_1_fu_828_p2_carry_n_7,icmp_ln198_1_fu_828_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln198_1_fu_828_p2_carry_i_1_n_5,icmp_ln198_1_fu_828_p2_carry_i_2_n_5,icmp_ln198_1_fu_828_p2_carry_i_3_n_5,icmp_ln198_1_fu_828_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln198_1_fu_828_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln198_1_fu_828_p2_carry_i_5_n_5,icmp_ln198_1_fu_828_p2_carry_i_6_n_5,icmp_ln198_1_fu_828_p2_carry_i_7_n_5,icmp_ln198_1_fu_828_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_1_fu_828_p2_carry__0
       (.CI(icmp_ln198_1_fu_828_p2_carry_n_5),
        .CO({icmp_ln198_1_fu_828_p2_carry__0_n_5,icmp_ln198_1_fu_828_p2_carry__0_n_6,icmp_ln198_1_fu_828_p2_carry__0_n_7,icmp_ln198_1_fu_828_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln198_1_fu_828_p2_carry__0_i_1_n_5,icmp_ln198_1_fu_828_p2_carry__0_i_2_n_5,icmp_ln198_1_fu_828_p2_carry__0_i_3_n_5,icmp_ln198_1_fu_828_p2_carry__0_i_4_n_5}),
        .O(NLW_icmp_ln198_1_fu_828_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln198_1_fu_828_p2_carry__0_i_5_n_5,icmp_ln198_1_fu_828_p2_carry__0_i_6_n_5,icmp_ln198_1_fu_828_p2_carry__0_i_7_n_5,icmp_ln198_1_fu_828_p2_carry__0_i_8_n_5}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_1
       (.I0(Rres_fu_720_p4[14]),
        .I1(Rres_fu_720_p4[15]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_2
       (.I0(Rres_fu_720_p4[12]),
        .I1(Rres_fu_720_p4[13]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_3
       (.I0(Rres_fu_720_p4[10]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[5]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[5]),
        .I4(\max_val_reg_1229_reg[11]_0 [11]),
        .I5(Rres_fu_720_p4[11]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_4
       (.I0(Rres_fu_720_p4[8]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[4]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[4]),
        .I4(\max_val_reg_1229_reg[11]_0 [9]),
        .I5(Rres_fu_720_p4[9]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_5
       (.I0(Rres_fu_720_p4[14]),
        .I1(Rres_fu_720_p4[15]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_6
       (.I0(Rres_fu_720_p4[12]),
        .I1(Rres_fu_720_p4[13]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_7
       (.I0(Rres_fu_720_p4[10]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[5]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[5]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_720_p4[11]),
        .I5(\max_val_reg_1229_reg[11]_0 [11]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln198_1_fu_828_p2_carry__0_i_8
       (.I0(Rres_fu_720_p4[8]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[4]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[4]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_720_p4[9]),
        .I5(\max_val_reg_1229_reg[11]_0 [9]),
        .O(icmp_ln198_1_fu_828_p2_carry__0_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_1_fu_828_p2_carry__1
       (.CI(icmp_ln198_1_fu_828_p2_carry__0_n_5),
        .CO({NLW_icmp_ln198_1_fu_828_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln198_1_fu_828_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U98_n_34}),
        .O(NLW_icmp_ln198_1_fu_828_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U98_n_65}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln198_1_fu_828_p2_carry_i_1
       (.I0(Rres_fu_720_p4[6]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[3]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[3]),
        .I4(\max_val_reg_1229_reg[11]_0 [7]),
        .I5(Rres_fu_720_p4[7]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln198_1_fu_828_p2_carry_i_2
       (.I0(Rres_fu_720_p4[4]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[2]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[2]),
        .I4(\max_val_reg_1229_reg[11]_0 [5]),
        .I5(Rres_fu_720_p4[5]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln198_1_fu_828_p2_carry_i_3
       (.I0(Rres_fu_720_p4[2]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[1]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[1]),
        .I4(\max_val_reg_1229_reg[11]_0 [3]),
        .I5(Rres_fu_720_p4[3]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln198_1_fu_828_p2_carry_i_4
       (.I0(Rres_fu_720_p4[0]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[0]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[0]),
        .I4(\max_val_reg_1229_reg[11]_0 [1]),
        .I5(Rres_fu_720_p4[1]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln198_1_fu_828_p2_carry_i_5
       (.I0(Rres_fu_720_p4[6]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[3]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[3]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_720_p4[7]),
        .I5(\max_val_reg_1229_reg[11]_0 [7]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln198_1_fu_828_p2_carry_i_6
       (.I0(Rres_fu_720_p4[4]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[2]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[2]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_720_p4[5]),
        .I5(\max_val_reg_1229_reg[11]_0 [5]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln198_1_fu_828_p2_carry_i_7
       (.I0(Rres_fu_720_p4[2]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[1]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[1]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_720_p4[3]),
        .I5(\max_val_reg_1229_reg[11]_0 [3]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln198_1_fu_828_p2_carry_i_8
       (.I0(Rres_fu_720_p4[0]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[0]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[0]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_720_p4[1]),
        .I5(\max_val_reg_1229_reg[11]_0 [1]),
        .O(icmp_ln198_1_fu_828_p2_carry_i_8_n_5));
  FDRE \icmp_ln198_1_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln198_1_fu_828_p2),
        .Q(icmp_ln198_1_reg_1278),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_fu_822_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln198_fu_822_p2_carry_n_5,icmp_ln198_fu_822_p2_carry_n_6,icmp_ln198_fu_822_p2_carry_n_7,icmp_ln198_fu_822_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln198_fu_822_p2_carry_i_1_n_5,icmp_ln198_fu_822_p2_carry_i_2_n_5,icmp_ln198_fu_822_p2_carry_i_3_n_5,icmp_ln198_fu_822_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln198_fu_822_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln198_fu_822_p2_carry_i_5_n_5,icmp_ln198_fu_822_p2_carry_i_6_n_5,icmp_ln198_fu_822_p2_carry_i_7_n_5,icmp_ln198_fu_822_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_fu_822_p2_carry__0
       (.CI(icmp_ln198_fu_822_p2_carry_n_5),
        .CO({icmp_ln198_fu_822_p2_carry__0_n_5,icmp_ln198_fu_822_p2_carry__0_n_6,icmp_ln198_fu_822_p2_carry__0_n_7,icmp_ln198_fu_822_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln198_fu_822_p2_carry__0_i_1_n_5,icmp_ln198_fu_822_p2_carry__0_i_2_n_5}),
        .O(NLW_icmp_ln198_fu_822_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln198_fu_822_p2_carry__0_i_3_n_5,icmp_ln198_fu_822_p2_carry__0_i_4_n_5,icmp_ln198_fu_822_p2_carry__0_i_5_n_5,icmp_ln198_fu_822_p2_carry__0_i_6_n_5}));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln198_fu_822_p2_carry__0_i_1
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[5]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[5]),
        .I3(Rres_fu_720_p4[10]),
        .I4(Rres_fu_720_p4[11]),
        .I5(\min_val_reg_1236_reg[11]_0 [11]),
        .O(icmp_ln198_fu_822_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln198_fu_822_p2_carry__0_i_2
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[4]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[4]),
        .I3(Rres_fu_720_p4[8]),
        .I4(Rres_fu_720_p4[9]),
        .I5(\min_val_reg_1236_reg[11]_0 [9]),
        .O(icmp_ln198_fu_822_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_fu_822_p2_carry__0_i_3
       (.I0(Rres_fu_720_p4[14]),
        .I1(Rres_fu_720_p4[15]),
        .O(icmp_ln198_fu_822_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_fu_822_p2_carry__0_i_4
       (.I0(Rres_fu_720_p4[12]),
        .I1(Rres_fu_720_p4[13]),
        .O(icmp_ln198_fu_822_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln198_fu_822_p2_carry__0_i_5
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[5]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[5]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_720_p4[10]),
        .I4(\min_val_reg_1236_reg[11]_0 [11]),
        .I5(Rres_fu_720_p4[11]),
        .O(icmp_ln198_fu_822_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln198_fu_822_p2_carry__0_i_6
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[4]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[4]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_720_p4[8]),
        .I4(\min_val_reg_1236_reg[11]_0 [9]),
        .I5(Rres_fu_720_p4[9]),
        .O(icmp_ln198_fu_822_p2_carry__0_i_6_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln198_fu_822_p2_carry__1
       (.CI(icmp_ln198_fu_822_p2_carry__0_n_5),
        .CO({NLW_icmp_ln198_fu_822_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln198_fu_822_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Rres_fu_720_p4[17]}),
        .O(NLW_icmp_ln198_fu_822_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U98_n_64}));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln198_fu_822_p2_carry_i_1
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[3]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[3]),
        .I3(Rres_fu_720_p4[6]),
        .I4(Rres_fu_720_p4[7]),
        .I5(\min_val_reg_1236_reg[11]_0 [7]),
        .O(icmp_ln198_fu_822_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln198_fu_822_p2_carry_i_2
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[2]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[2]),
        .I3(Rres_fu_720_p4[4]),
        .I4(Rres_fu_720_p4[5]),
        .I5(\min_val_reg_1236_reg[11]_0 [5]),
        .O(icmp_ln198_fu_822_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln198_fu_822_p2_carry_i_3
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[1]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[1]),
        .I3(Rres_fu_720_p4[2]),
        .I4(Rres_fu_720_p4[3]),
        .I5(\min_val_reg_1236_reg[11]_0 [3]),
        .O(icmp_ln198_fu_822_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln198_fu_822_p2_carry_i_4
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[0]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[0]),
        .I3(Rres_fu_720_p4[0]),
        .I4(Rres_fu_720_p4[1]),
        .I5(\min_val_reg_1236_reg[11]_0 [1]),
        .O(icmp_ln198_fu_822_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln198_fu_822_p2_carry_i_5
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[3]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[3]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_720_p4[6]),
        .I4(\min_val_reg_1236_reg[11]_0 [7]),
        .I5(Rres_fu_720_p4[7]),
        .O(icmp_ln198_fu_822_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln198_fu_822_p2_carry_i_6
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[2]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[2]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_720_p4[4]),
        .I4(\min_val_reg_1236_reg[11]_0 [5]),
        .I5(Rres_fu_720_p4[5]),
        .O(icmp_ln198_fu_822_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln198_fu_822_p2_carry_i_7
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[1]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[1]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_720_p4[2]),
        .I4(\min_val_reg_1236_reg[11]_0 [3]),
        .I5(Rres_fu_720_p4[3]),
        .O(icmp_ln198_fu_822_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln198_fu_822_p2_carry_i_8
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[0]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[0]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_720_p4[0]),
        .I4(\min_val_reg_1236_reg[11]_0 [1]),
        .I5(Rres_fu_720_p4[1]),
        .O(icmp_ln198_fu_822_p2_carry_i_8_n_5));
  FDRE \icmp_ln198_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln198_fu_822_p2),
        .Q(icmp_ln198_reg_1273),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_1_fu_840_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln199_1_fu_840_p2_carry_n_5,icmp_ln199_1_fu_840_p2_carry_n_6,icmp_ln199_1_fu_840_p2_carry_n_7,icmp_ln199_1_fu_840_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln199_1_fu_840_p2_carry_i_1_n_5,icmp_ln199_1_fu_840_p2_carry_i_2_n_5,icmp_ln199_1_fu_840_p2_carry_i_3_n_5,icmp_ln199_1_fu_840_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln199_1_fu_840_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln199_1_fu_840_p2_carry_i_5_n_5,icmp_ln199_1_fu_840_p2_carry_i_6_n_5,icmp_ln199_1_fu_840_p2_carry_i_7_n_5,icmp_ln199_1_fu_840_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_1_fu_840_p2_carry__0
       (.CI(icmp_ln199_1_fu_840_p2_carry_n_5),
        .CO({icmp_ln199_1_fu_840_p2_carry__0_n_5,icmp_ln199_1_fu_840_p2_carry__0_n_6,icmp_ln199_1_fu_840_p2_carry__0_n_7,icmp_ln199_1_fu_840_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln199_1_fu_840_p2_carry__0_i_1_n_5,icmp_ln199_1_fu_840_p2_carry__0_i_2_n_5,icmp_ln199_1_fu_840_p2_carry__0_i_3_n_5,icmp_ln199_1_fu_840_p2_carry__0_i_4_n_5}),
        .O(NLW_icmp_ln199_1_fu_840_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln199_1_fu_840_p2_carry__0_i_5_n_5,icmp_ln199_1_fu_840_p2_carry__0_i_6_n_5,icmp_ln199_1_fu_840_p2_carry__0_i_7_n_5,icmp_ln199_1_fu_840_p2_carry__0_i_8_n_5}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_1
       (.I0(Gres_fu_766_p4[14]),
        .I1(Gres_fu_766_p4[15]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_2
       (.I0(Gres_fu_766_p4[12]),
        .I1(Gres_fu_766_p4[13]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_3
       (.I0(Gres_fu_766_p4[10]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[5]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[5]),
        .I4(\max_val_reg_1229_reg[11]_0 [11]),
        .I5(Gres_fu_766_p4[11]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_4
       (.I0(Gres_fu_766_p4[8]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[4]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[4]),
        .I4(\max_val_reg_1229_reg[11]_0 [9]),
        .I5(Gres_fu_766_p4[9]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_5
       (.I0(Gres_fu_766_p4[14]),
        .I1(Gres_fu_766_p4[15]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_6
       (.I0(Gres_fu_766_p4[12]),
        .I1(Gres_fu_766_p4[13]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_7
       (.I0(Gres_fu_766_p4[10]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[5]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[5]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_766_p4[11]),
        .I5(\max_val_reg_1229_reg[11]_0 [11]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln199_1_fu_840_p2_carry__0_i_8
       (.I0(Gres_fu_766_p4[8]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[4]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[4]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_766_p4[9]),
        .I5(\max_val_reg_1229_reg[11]_0 [9]),
        .O(icmp_ln199_1_fu_840_p2_carry__0_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_1_fu_840_p2_carry__1
       (.CI(icmp_ln199_1_fu_840_p2_carry__0_n_5),
        .CO({NLW_icmp_ln199_1_fu_840_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln199_1_fu_840_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U99_n_34}),
        .O(NLW_icmp_ln199_1_fu_840_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U99_n_65}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln199_1_fu_840_p2_carry_i_1
       (.I0(Gres_fu_766_p4[6]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[3]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[3]),
        .I4(\max_val_reg_1229_reg[11]_0 [7]),
        .I5(Gres_fu_766_p4[7]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln199_1_fu_840_p2_carry_i_2
       (.I0(Gres_fu_766_p4[4]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[2]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[2]),
        .I4(\max_val_reg_1229_reg[11]_0 [5]),
        .I5(Gres_fu_766_p4[5]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln199_1_fu_840_p2_carry_i_3
       (.I0(Gres_fu_766_p4[2]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[1]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[1]),
        .I4(\max_val_reg_1229_reg[11]_0 [3]),
        .I5(Gres_fu_766_p4[3]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln199_1_fu_840_p2_carry_i_4
       (.I0(Gres_fu_766_p4[0]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[0]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[0]),
        .I4(\max_val_reg_1229_reg[11]_0 [1]),
        .I5(Gres_fu_766_p4[1]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln199_1_fu_840_p2_carry_i_5
       (.I0(Gres_fu_766_p4[6]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[3]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[3]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_766_p4[7]),
        .I5(\max_val_reg_1229_reg[11]_0 [7]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln199_1_fu_840_p2_carry_i_6
       (.I0(Gres_fu_766_p4[4]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[2]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[2]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_766_p4[5]),
        .I5(\max_val_reg_1229_reg[11]_0 [5]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln199_1_fu_840_p2_carry_i_7
       (.I0(Gres_fu_766_p4[2]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[1]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[1]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_766_p4[3]),
        .I5(\max_val_reg_1229_reg[11]_0 [3]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln199_1_fu_840_p2_carry_i_8
       (.I0(Gres_fu_766_p4[0]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[0]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[0]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_766_p4[1]),
        .I5(\max_val_reg_1229_reg[11]_0 [1]),
        .O(icmp_ln199_1_fu_840_p2_carry_i_8_n_5));
  FDRE \icmp_ln199_1_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln199_1_fu_840_p2),
        .Q(icmp_ln199_1_reg_1288),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_fu_834_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln199_fu_834_p2_carry_n_5,icmp_ln199_fu_834_p2_carry_n_6,icmp_ln199_fu_834_p2_carry_n_7,icmp_ln199_fu_834_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln199_fu_834_p2_carry_i_1_n_5,icmp_ln199_fu_834_p2_carry_i_2_n_5,icmp_ln199_fu_834_p2_carry_i_3_n_5,icmp_ln199_fu_834_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln199_fu_834_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln199_fu_834_p2_carry_i_5_n_5,icmp_ln199_fu_834_p2_carry_i_6_n_5,icmp_ln199_fu_834_p2_carry_i_7_n_5,icmp_ln199_fu_834_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_fu_834_p2_carry__0
       (.CI(icmp_ln199_fu_834_p2_carry_n_5),
        .CO({icmp_ln199_fu_834_p2_carry__0_n_5,icmp_ln199_fu_834_p2_carry__0_n_6,icmp_ln199_fu_834_p2_carry__0_n_7,icmp_ln199_fu_834_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln199_fu_834_p2_carry__0_i_1_n_5,icmp_ln199_fu_834_p2_carry__0_i_2_n_5}),
        .O(NLW_icmp_ln199_fu_834_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln199_fu_834_p2_carry__0_i_3_n_5,icmp_ln199_fu_834_p2_carry__0_i_4_n_5,icmp_ln199_fu_834_p2_carry__0_i_5_n_5,icmp_ln199_fu_834_p2_carry__0_i_6_n_5}));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln199_fu_834_p2_carry__0_i_1
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[5]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[5]),
        .I3(Gres_fu_766_p4[10]),
        .I4(Gres_fu_766_p4[11]),
        .I5(\min_val_reg_1236_reg[11]_0 [11]),
        .O(icmp_ln199_fu_834_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln199_fu_834_p2_carry__0_i_2
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[4]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[4]),
        .I3(Gres_fu_766_p4[8]),
        .I4(Gres_fu_766_p4[9]),
        .I5(\min_val_reg_1236_reg[11]_0 [9]),
        .O(icmp_ln199_fu_834_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_fu_834_p2_carry__0_i_3
       (.I0(Gres_fu_766_p4[14]),
        .I1(Gres_fu_766_p4[15]),
        .O(icmp_ln199_fu_834_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_fu_834_p2_carry__0_i_4
       (.I0(Gres_fu_766_p4[12]),
        .I1(Gres_fu_766_p4[13]),
        .O(icmp_ln199_fu_834_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln199_fu_834_p2_carry__0_i_5
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[5]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[5]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_766_p4[10]),
        .I4(\min_val_reg_1236_reg[11]_0 [11]),
        .I5(Gres_fu_766_p4[11]),
        .O(icmp_ln199_fu_834_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln199_fu_834_p2_carry__0_i_6
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[4]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[4]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_766_p4[8]),
        .I4(\min_val_reg_1236_reg[11]_0 [9]),
        .I5(Gres_fu_766_p4[9]),
        .O(icmp_ln199_fu_834_p2_carry__0_i_6_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln199_fu_834_p2_carry__1
       (.CI(icmp_ln199_fu_834_p2_carry__0_n_5),
        .CO({NLW_icmp_ln199_fu_834_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln199_fu_834_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Gres_fu_766_p4[17]}),
        .O(NLW_icmp_ln199_fu_834_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U99_n_64}));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln199_fu_834_p2_carry_i_1
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[3]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[3]),
        .I3(Gres_fu_766_p4[6]),
        .I4(Gres_fu_766_p4[7]),
        .I5(\min_val_reg_1236_reg[11]_0 [7]),
        .O(icmp_ln199_fu_834_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln199_fu_834_p2_carry_i_2
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[2]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[2]),
        .I3(Gres_fu_766_p4[4]),
        .I4(Gres_fu_766_p4[5]),
        .I5(\min_val_reg_1236_reg[11]_0 [5]),
        .O(icmp_ln199_fu_834_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln199_fu_834_p2_carry_i_3
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[1]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[1]),
        .I3(Gres_fu_766_p4[2]),
        .I4(Gres_fu_766_p4[3]),
        .I5(\min_val_reg_1236_reg[11]_0 [3]),
        .O(icmp_ln199_fu_834_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln199_fu_834_p2_carry_i_4
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[0]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[0]),
        .I3(Gres_fu_766_p4[0]),
        .I4(Gres_fu_766_p4[1]),
        .I5(\min_val_reg_1236_reg[11]_0 [1]),
        .O(icmp_ln199_fu_834_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln199_fu_834_p2_carry_i_5
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[3]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[3]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_766_p4[6]),
        .I4(\min_val_reg_1236_reg[11]_0 [7]),
        .I5(Gres_fu_766_p4[7]),
        .O(icmp_ln199_fu_834_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln199_fu_834_p2_carry_i_6
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[2]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[2]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_766_p4[4]),
        .I4(\min_val_reg_1236_reg[11]_0 [5]),
        .I5(Gres_fu_766_p4[5]),
        .O(icmp_ln199_fu_834_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln199_fu_834_p2_carry_i_7
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[1]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[1]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_766_p4[2]),
        .I4(\min_val_reg_1236_reg[11]_0 [3]),
        .I5(Gres_fu_766_p4[3]),
        .O(icmp_ln199_fu_834_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln199_fu_834_p2_carry_i_8
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[0]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[0]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_766_p4[0]),
        .I4(\min_val_reg_1236_reg[11]_0 [1]),
        .I5(Gres_fu_766_p4[1]),
        .O(icmp_ln199_fu_834_p2_carry_i_8_n_5));
  FDRE \icmp_ln199_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln199_fu_834_p2),
        .Q(icmp_ln199_reg_1283),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_1_fu_852_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln200_1_fu_852_p2_carry_n_5,icmp_ln200_1_fu_852_p2_carry_n_6,icmp_ln200_1_fu_852_p2_carry_n_7,icmp_ln200_1_fu_852_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln200_1_fu_852_p2_carry_i_1_n_5,icmp_ln200_1_fu_852_p2_carry_i_2_n_5,icmp_ln200_1_fu_852_p2_carry_i_3_n_5,icmp_ln200_1_fu_852_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln200_1_fu_852_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln200_1_fu_852_p2_carry_i_5_n_5,icmp_ln200_1_fu_852_p2_carry_i_6_n_5,icmp_ln200_1_fu_852_p2_carry_i_7_n_5,icmp_ln200_1_fu_852_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_1_fu_852_p2_carry__0
       (.CI(icmp_ln200_1_fu_852_p2_carry_n_5),
        .CO({icmp_ln200_1_fu_852_p2_carry__0_n_5,icmp_ln200_1_fu_852_p2_carry__0_n_6,icmp_ln200_1_fu_852_p2_carry__0_n_7,icmp_ln200_1_fu_852_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln200_1_fu_852_p2_carry__0_i_1_n_5,icmp_ln200_1_fu_852_p2_carry__0_i_2_n_5,icmp_ln200_1_fu_852_p2_carry__0_i_3_n_5,icmp_ln200_1_fu_852_p2_carry__0_i_4_n_5}),
        .O(NLW_icmp_ln200_1_fu_852_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln200_1_fu_852_p2_carry__0_i_5_n_5,icmp_ln200_1_fu_852_p2_carry__0_i_6_n_5,icmp_ln200_1_fu_852_p2_carry__0_i_7_n_5,icmp_ln200_1_fu_852_p2_carry__0_i_8_n_5}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_1
       (.I0(Bres_fu_812_p4[14]),
        .I1(Bres_fu_812_p4[15]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_2
       (.I0(Bres_fu_812_p4[12]),
        .I1(Bres_fu_812_p4[13]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_3
       (.I0(Bres_fu_812_p4[10]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[5]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[5]),
        .I4(\max_val_reg_1229_reg[11]_0 [11]),
        .I5(Bres_fu_812_p4[11]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_4
       (.I0(Bres_fu_812_p4[8]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[4]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[4]),
        .I4(\max_val_reg_1229_reg[11]_0 [9]),
        .I5(Bres_fu_812_p4[9]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_5
       (.I0(Bres_fu_812_p4[14]),
        .I1(Bres_fu_812_p4[15]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_6
       (.I0(Bres_fu_812_p4[12]),
        .I1(Bres_fu_812_p4[13]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_7
       (.I0(Bres_fu_812_p4[10]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[5]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[5]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_812_p4[11]),
        .I5(\max_val_reg_1229_reg[11]_0 [11]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln200_1_fu_852_p2_carry__0_i_8
       (.I0(Bres_fu_812_p4[8]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[4]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[4]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_812_p4[9]),
        .I5(\max_val_reg_1229_reg[11]_0 [9]),
        .O(icmp_ln200_1_fu_852_p2_carry__0_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_1_fu_852_p2_carry__1
       (.CI(icmp_ln200_1_fu_852_p2_carry__0_n_5),
        .CO({NLW_icmp_ln200_1_fu_852_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln200_1_fu_852_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U100_n_35}),
        .O(NLW_icmp_ln200_1_fu_852_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U100_n_66}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln200_1_fu_852_p2_carry_i_1
       (.I0(Bres_fu_812_p4[6]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[3]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[3]),
        .I4(\max_val_reg_1229_reg[11]_0 [7]),
        .I5(Bres_fu_812_p4[7]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln200_1_fu_852_p2_carry_i_2
       (.I0(Bres_fu_812_p4[4]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[2]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[2]),
        .I4(\max_val_reg_1229_reg[11]_0 [5]),
        .I5(Bres_fu_812_p4[5]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln200_1_fu_852_p2_carry_i_3
       (.I0(Bres_fu_812_p4[2]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[1]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[1]),
        .I4(\max_val_reg_1229_reg[11]_0 [3]),
        .I5(Bres_fu_812_p4[3]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln200_1_fu_852_p2_carry_i_4
       (.I0(Bres_fu_812_p4[0]),
        .I1(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[0]),
        .I3(icmp_ln198_1_fu_828_p2_carry__0_0[0]),
        .I4(\max_val_reg_1229_reg[11]_0 [1]),
        .I5(Bres_fu_812_p4[1]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln200_1_fu_852_p2_carry_i_5
       (.I0(Bres_fu_812_p4[6]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[3]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[3]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_812_p4[7]),
        .I5(\max_val_reg_1229_reg[11]_0 [7]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln200_1_fu_852_p2_carry_i_6
       (.I0(Bres_fu_812_p4[4]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[2]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[2]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_812_p4[5]),
        .I5(\max_val_reg_1229_reg[11]_0 [5]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln200_1_fu_852_p2_carry_i_7
       (.I0(Bres_fu_812_p4[2]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[1]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[1]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_812_p4[3]),
        .I5(\max_val_reg_1229_reg[11]_0 [3]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln200_1_fu_852_p2_carry_i_8
       (.I0(Bres_fu_812_p4[0]),
        .I1(icmp_ln198_1_fu_828_p2_carry__0_0[0]),
        .I2(icmp_ln198_1_fu_828_p2_carry__0_1[0]),
        .I3(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_812_p4[1]),
        .I5(\max_val_reg_1229_reg[11]_0 [1]),
        .O(icmp_ln200_1_fu_852_p2_carry_i_8_n_5));
  FDRE \icmp_ln200_1_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln200_1_fu_852_p2),
        .Q(icmp_ln200_1_reg_1298),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_fu_846_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln200_fu_846_p2_carry_n_5,icmp_ln200_fu_846_p2_carry_n_6,icmp_ln200_fu_846_p2_carry_n_7,icmp_ln200_fu_846_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({icmp_ln200_fu_846_p2_carry_i_1_n_5,icmp_ln200_fu_846_p2_carry_i_2_n_5,icmp_ln200_fu_846_p2_carry_i_3_n_5,icmp_ln200_fu_846_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln200_fu_846_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln200_fu_846_p2_carry_i_5_n_5,icmp_ln200_fu_846_p2_carry_i_6_n_5,icmp_ln200_fu_846_p2_carry_i_7_n_5,icmp_ln200_fu_846_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_fu_846_p2_carry__0
       (.CI(icmp_ln200_fu_846_p2_carry_n_5),
        .CO({icmp_ln200_fu_846_p2_carry__0_n_5,icmp_ln200_fu_846_p2_carry__0_n_6,icmp_ln200_fu_846_p2_carry__0_n_7,icmp_ln200_fu_846_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln200_fu_846_p2_carry__0_i_1_n_5,icmp_ln200_fu_846_p2_carry__0_i_2_n_5}),
        .O(NLW_icmp_ln200_fu_846_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln200_fu_846_p2_carry__0_i_3_n_5,icmp_ln200_fu_846_p2_carry__0_i_4_n_5,icmp_ln200_fu_846_p2_carry__0_i_5_n_5,icmp_ln200_fu_846_p2_carry__0_i_6_n_5}));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln200_fu_846_p2_carry__0_i_1
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[5]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[5]),
        .I3(Bres_fu_812_p4[10]),
        .I4(Bres_fu_812_p4[11]),
        .I5(\min_val_reg_1236_reg[11]_0 [11]),
        .O(icmp_ln200_fu_846_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln200_fu_846_p2_carry__0_i_2
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[4]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[4]),
        .I3(Bres_fu_812_p4[8]),
        .I4(Bres_fu_812_p4[9]),
        .I5(\min_val_reg_1236_reg[11]_0 [9]),
        .O(icmp_ln200_fu_846_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_fu_846_p2_carry__0_i_3
       (.I0(Bres_fu_812_p4[14]),
        .I1(Bres_fu_812_p4[15]),
        .O(icmp_ln200_fu_846_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_fu_846_p2_carry__0_i_4
       (.I0(Bres_fu_812_p4[12]),
        .I1(Bres_fu_812_p4[13]),
        .O(icmp_ln200_fu_846_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln200_fu_846_p2_carry__0_i_5
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[5]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[5]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_812_p4[10]),
        .I4(\min_val_reg_1236_reg[11]_0 [11]),
        .I5(Bres_fu_812_p4[11]),
        .O(icmp_ln200_fu_846_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln200_fu_846_p2_carry__0_i_6
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[4]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[4]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_812_p4[8]),
        .I4(\min_val_reg_1236_reg[11]_0 [9]),
        .I5(Bres_fu_812_p4[9]),
        .O(icmp_ln200_fu_846_p2_carry__0_i_6_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln200_fu_846_p2_carry__1
       (.CI(icmp_ln200_fu_846_p2_carry__0_n_5),
        .CO({NLW_icmp_ln200_fu_846_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln200_fu_846_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Bres_fu_812_p4[17]}),
        .O(NLW_icmp_ln200_fu_846_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,mac_muladd_12ns_16s_26s_29_4_1_U100_n_65}));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln200_fu_846_p2_carry_i_1
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[3]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[3]),
        .I3(Bres_fu_812_p4[6]),
        .I4(Bres_fu_812_p4[7]),
        .I5(\min_val_reg_1236_reg[11]_0 [7]),
        .O(icmp_ln200_fu_846_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln200_fu_846_p2_carry_i_2
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[2]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[2]),
        .I3(Bres_fu_812_p4[4]),
        .I4(Bres_fu_812_p4[5]),
        .I5(\min_val_reg_1236_reg[11]_0 [5]),
        .O(icmp_ln200_fu_846_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln200_fu_846_p2_carry_i_3
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[1]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[1]),
        .I3(Bres_fu_812_p4[2]),
        .I4(Bres_fu_812_p4[3]),
        .I5(\min_val_reg_1236_reg[11]_0 [3]),
        .O(icmp_ln200_fu_846_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln200_fu_846_p2_carry_i_4
       (.I0(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[0]),
        .I2(icmp_ln198_fu_822_p2_carry__0_0[0]),
        .I3(Bres_fu_812_p4[0]),
        .I4(Bres_fu_812_p4[1]),
        .I5(\min_val_reg_1236_reg[11]_0 [1]),
        .O(icmp_ln200_fu_846_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln200_fu_846_p2_carry_i_5
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[3]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[3]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_812_p4[6]),
        .I4(\min_val_reg_1236_reg[11]_0 [7]),
        .I5(Bres_fu_812_p4[7]),
        .O(icmp_ln200_fu_846_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln200_fu_846_p2_carry_i_6
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[2]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[2]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_812_p4[4]),
        .I4(\min_val_reg_1236_reg[11]_0 [5]),
        .I5(Bres_fu_812_p4[5]),
        .O(icmp_ln200_fu_846_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln200_fu_846_p2_carry_i_7
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[1]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[1]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_812_p4[2]),
        .I4(\min_val_reg_1236_reg[11]_0 [3]),
        .I5(Bres_fu_812_p4[3]),
        .O(icmp_ln200_fu_846_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln200_fu_846_p2_carry_i_8
       (.I0(icmp_ln198_fu_822_p2_carry__0_0[0]),
        .I1(icmp_ln198_fu_822_p2_carry__0_1[0]),
        .I2(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_812_p4[0]),
        .I4(\min_val_reg_1236_reg[11]_0 [1]),
        .I5(Bres_fu_812_p4[1]),
        .O(icmp_ln200_fu_846_p2_carry_i_8_n_5));
  FDRE \icmp_ln200_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln200_fu_846_p2),
        .Q(icmp_ln200_reg_1293),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6A6AAA6AAAAAAAAA)) 
    \mOutPtr[4]_i_1 
       (.I0(push_31),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_in_empty_n),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(stream_csc_full_n),
        .I5(\mOutPtr_reg[4] [2]),
        .O(E));
  bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1 mac_muladd_12ns_16s_26s_29_4_1_U100
       (.CO(add_ln196_2_fu_806_p2__83_carry__6_n_7),
        .DI(Bres_fu_812_p4[17]),
        .O(Bres_fu_812_p4[16]),
        .P({mac_muladd_12ns_16s_26s_29_4_1_U100_n_5,mac_muladd_12ns_16s_26s_29_4_1_U100_n_6,mac_muladd_12ns_16s_26s_29_4_1_U100_n_7,mac_muladd_12ns_16s_26s_29_4_1_U100_n_8,mac_muladd_12ns_16s_26s_29_4_1_U100_n_9,mac_muladd_12ns_16s_26s_29_4_1_U100_n_10,mac_muladd_12ns_16s_26s_29_4_1_U100_n_11,mac_muladd_12ns_16s_26s_29_4_1_U100_n_12,mac_muladd_12ns_16s_26s_29_4_1_U100_n_13,mac_muladd_12ns_16s_26s_29_4_1_U100_n_14,mac_muladd_12ns_16s_26s_29_4_1_U100_n_15,mac_muladd_12ns_16s_26s_29_4_1_U100_n_16,mac_muladd_12ns_16s_26s_29_4_1_U100_n_17,mac_muladd_12ns_16s_26s_29_4_1_U100_n_18,mac_muladd_12ns_16s_26s_29_4_1_U100_n_19,mac_muladd_12ns_16s_26s_29_4_1_U100_n_20,mac_muladd_12ns_16s_26s_29_4_1_U100_n_21,mac_muladd_12ns_16s_26s_29_4_1_U100_n_22,mac_muladd_12ns_16s_26s_29_4_1_U100_n_23,mac_muladd_12ns_16s_26s_29_4_1_U100_n_24,mac_muladd_12ns_16s_26s_29_4_1_U100_n_25,mac_muladd_12ns_16s_26s_29_4_1_U100_n_26,mac_muladd_12ns_16s_26s_29_4_1_U100_n_27,mac_muladd_12ns_16s_26s_29_4_1_U100_n_28,mac_muladd_12ns_16s_26s_29_4_1_U100_n_29,mac_muladd_12ns_16s_26s_29_4_1_U100_n_30,mac_muladd_12ns_16s_26s_29_4_1_U100_n_31,mac_muladd_12ns_16s_26s_29_4_1_U100_n_32}),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U100_n_36,mac_muladd_12ns_16s_26s_29_4_1_U100_n_37,mac_muladd_12ns_16s_26s_29_4_1_U100_n_38,mac_muladd_12ns_16s_26s_29_4_1_U100_n_39}),
        .add_ln196_2_fu_806_p2__83_carry__6(mac_muladd_12ns_16s_26s_29_4_1_U100_n_35),
        .add_ln196_2_fu_806_p2__83_carry__6_0(mac_muladd_12ns_16s_26s_29_4_1_U100_n_65),
        .add_ln196_2_fu_806_p2__83_carry__6_1(mac_muladd_12ns_16s_26s_29_4_1_U100_n_66),
        .add_ln196_2_fu_806_p2__83_carry__6_2(add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .out(out[35:24]),
        .p_reg_reg({mac_muladd_12ns_16s_26s_29_4_1_U100_n_40,mac_muladd_12ns_16s_26s_29_4_1_U100_n_41,mac_muladd_12ns_16s_26s_29_4_1_U100_n_42,mac_muladd_12ns_16s_26s_29_4_1_U100_n_43}),
        .p_reg_reg_0({mac_muladd_12ns_16s_26s_29_4_1_U100_n_44,mac_muladd_12ns_16s_26s_29_4_1_U100_n_45,mac_muladd_12ns_16s_26s_29_4_1_U100_n_46,mac_muladd_12ns_16s_26s_29_4_1_U100_n_47}),
        .p_reg_reg_1({mac_muladd_12ns_16s_26s_29_4_1_U100_n_48,mac_muladd_12ns_16s_26s_29_4_1_U100_n_49,mac_muladd_12ns_16s_26s_29_4_1_U100_n_50,mac_muladd_12ns_16s_26s_29_4_1_U100_n_51}),
        .p_reg_reg_2({mac_muladd_12ns_16s_26s_29_4_1_U100_n_52,mac_muladd_12ns_16s_26s_29_4_1_U100_n_53,mac_muladd_12ns_16s_26s_29_4_1_U100_n_54,mac_muladd_12ns_16s_26s_29_4_1_U100_n_55}),
        .p_reg_reg_3({mac_muladd_12ns_16s_26s_29_4_1_U100_n_56,mac_muladd_12ns_16s_26s_29_4_1_U100_n_57,mac_muladd_12ns_16s_26s_29_4_1_U100_n_58,mac_muladd_12ns_16s_26s_29_4_1_U100_n_59}),
        .p_reg_reg_4({mac_muladd_12ns_16s_26s_29_4_1_U100_n_60,mac_muladd_12ns_16s_26s_29_4_1_U100_n_61,mac_muladd_12ns_16s_26s_29_4_1_U100_n_62,mac_muladd_12ns_16s_26s_29_4_1_U100_n_63}),
        .p_reg_reg_5(mac_muladd_12ns_16s_26s_29_4_1_U100_n_64),
        .p_reg_reg_6(p_reg_reg_1),
        .p_reg_reg_7(p_reg_reg_2),
        .sext_ln196_4_fu_796_p1(sext_ln196_4_fu_796_p1),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_empty_n(stream_in_empty_n));
  bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_35 mac_muladd_12ns_16s_26s_29_4_1_U98
       (.B(B),
        .C(C),
        .CO(add_ln192_2_fu_714_p2__83_carry__6_n_7),
        .DI(Rres_fu_720_p4[17]),
        .O(Rres_fu_720_p4[16]),
        .P({mac_muladd_12ns_16s_26s_29_4_1_U98_n_5,mac_muladd_12ns_16s_26s_29_4_1_U98_n_6,mac_muladd_12ns_16s_26s_29_4_1_U98_n_7,mac_muladd_12ns_16s_26s_29_4_1_U98_n_8,mac_muladd_12ns_16s_26s_29_4_1_U98_n_9,mac_muladd_12ns_16s_26s_29_4_1_U98_n_10,mac_muladd_12ns_16s_26s_29_4_1_U98_n_11,mac_muladd_12ns_16s_26s_29_4_1_U98_n_12,mac_muladd_12ns_16s_26s_29_4_1_U98_n_13,mac_muladd_12ns_16s_26s_29_4_1_U98_n_14,mac_muladd_12ns_16s_26s_29_4_1_U98_n_15,mac_muladd_12ns_16s_26s_29_4_1_U98_n_16,mac_muladd_12ns_16s_26s_29_4_1_U98_n_17,mac_muladd_12ns_16s_26s_29_4_1_U98_n_18,mac_muladd_12ns_16s_26s_29_4_1_U98_n_19,mac_muladd_12ns_16s_26s_29_4_1_U98_n_20,mac_muladd_12ns_16s_26s_29_4_1_U98_n_21,mac_muladd_12ns_16s_26s_29_4_1_U98_n_22,mac_muladd_12ns_16s_26s_29_4_1_U98_n_23,mac_muladd_12ns_16s_26s_29_4_1_U98_n_24,mac_muladd_12ns_16s_26s_29_4_1_U98_n_25,mac_muladd_12ns_16s_26s_29_4_1_U98_n_26,mac_muladd_12ns_16s_26s_29_4_1_U98_n_27,mac_muladd_12ns_16s_26s_29_4_1_U98_n_28,mac_muladd_12ns_16s_26s_29_4_1_U98_n_29,mac_muladd_12ns_16s_26s_29_4_1_U98_n_30,mac_muladd_12ns_16s_26s_29_4_1_U98_n_31,mac_muladd_12ns_16s_26s_29_4_1_U98_n_32}),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U98_n_35,mac_muladd_12ns_16s_26s_29_4_1_U98_n_36,mac_muladd_12ns_16s_26s_29_4_1_U98_n_37,mac_muladd_12ns_16s_26s_29_4_1_U98_n_38}),
        .add_ln192_2_fu_714_p2__83_carry__6(mac_muladd_12ns_16s_26s_29_4_1_U98_n_34),
        .add_ln192_2_fu_714_p2__83_carry__6_0(mac_muladd_12ns_16s_26s_29_4_1_U98_n_64),
        .add_ln192_2_fu_714_p2__83_carry__6_1(mac_muladd_12ns_16s_26s_29_4_1_U98_n_65),
        .add_ln192_2_fu_714_p2__83_carry__6_2(add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out[35:24]),
        .p_reg_reg({mac_muladd_12ns_16s_26s_29_4_1_U98_n_39,mac_muladd_12ns_16s_26s_29_4_1_U98_n_40,mac_muladd_12ns_16s_26s_29_4_1_U98_n_41,mac_muladd_12ns_16s_26s_29_4_1_U98_n_42}),
        .p_reg_reg_0({mac_muladd_12ns_16s_26s_29_4_1_U98_n_43,mac_muladd_12ns_16s_26s_29_4_1_U98_n_44,mac_muladd_12ns_16s_26s_29_4_1_U98_n_45,mac_muladd_12ns_16s_26s_29_4_1_U98_n_46}),
        .p_reg_reg_1({mac_muladd_12ns_16s_26s_29_4_1_U98_n_47,mac_muladd_12ns_16s_26s_29_4_1_U98_n_48,mac_muladd_12ns_16s_26s_29_4_1_U98_n_49,mac_muladd_12ns_16s_26s_29_4_1_U98_n_50}),
        .p_reg_reg_2({mac_muladd_12ns_16s_26s_29_4_1_U98_n_51,mac_muladd_12ns_16s_26s_29_4_1_U98_n_52,mac_muladd_12ns_16s_26s_29_4_1_U98_n_53,mac_muladd_12ns_16s_26s_29_4_1_U98_n_54}),
        .p_reg_reg_3({mac_muladd_12ns_16s_26s_29_4_1_U98_n_55,mac_muladd_12ns_16s_26s_29_4_1_U98_n_56,mac_muladd_12ns_16s_26s_29_4_1_U98_n_57,mac_muladd_12ns_16s_26s_29_4_1_U98_n_58}),
        .p_reg_reg_4({mac_muladd_12ns_16s_26s_29_4_1_U98_n_59,mac_muladd_12ns_16s_26s_29_4_1_U98_n_60,mac_muladd_12ns_16s_26s_29_4_1_U98_n_61,mac_muladd_12ns_16s_26s_29_4_1_U98_n_62}),
        .p_reg_reg_5(mac_muladd_12ns_16s_26s_29_4_1_U98_n_63),
        .sext_ln192_4_fu_704_p1(sext_ln192_4_fu_704_p1));
  bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_36 mac_muladd_12ns_16s_26s_29_4_1_U99
       (.CO(add_ln194_2_fu_760_p2__83_carry__6_n_7),
        .DI(Gres_fu_766_p4[17]),
        .O(Gres_fu_766_p4[16]),
        .P({mac_muladd_12ns_16s_26s_29_4_1_U99_n_5,mac_muladd_12ns_16s_26s_29_4_1_U99_n_6,mac_muladd_12ns_16s_26s_29_4_1_U99_n_7,mac_muladd_12ns_16s_26s_29_4_1_U99_n_8,mac_muladd_12ns_16s_26s_29_4_1_U99_n_9,mac_muladd_12ns_16s_26s_29_4_1_U99_n_10,mac_muladd_12ns_16s_26s_29_4_1_U99_n_11,mac_muladd_12ns_16s_26s_29_4_1_U99_n_12,mac_muladd_12ns_16s_26s_29_4_1_U99_n_13,mac_muladd_12ns_16s_26s_29_4_1_U99_n_14,mac_muladd_12ns_16s_26s_29_4_1_U99_n_15,mac_muladd_12ns_16s_26s_29_4_1_U99_n_16,mac_muladd_12ns_16s_26s_29_4_1_U99_n_17,mac_muladd_12ns_16s_26s_29_4_1_U99_n_18,mac_muladd_12ns_16s_26s_29_4_1_U99_n_19,mac_muladd_12ns_16s_26s_29_4_1_U99_n_20,mac_muladd_12ns_16s_26s_29_4_1_U99_n_21,mac_muladd_12ns_16s_26s_29_4_1_U99_n_22,mac_muladd_12ns_16s_26s_29_4_1_U99_n_23,mac_muladd_12ns_16s_26s_29_4_1_U99_n_24,mac_muladd_12ns_16s_26s_29_4_1_U99_n_25,mac_muladd_12ns_16s_26s_29_4_1_U99_n_26,mac_muladd_12ns_16s_26s_29_4_1_U99_n_27,mac_muladd_12ns_16s_26s_29_4_1_U99_n_28,mac_muladd_12ns_16s_26s_29_4_1_U99_n_29,mac_muladd_12ns_16s_26s_29_4_1_U99_n_30,mac_muladd_12ns_16s_26s_29_4_1_U99_n_31,mac_muladd_12ns_16s_26s_29_4_1_U99_n_32}),
        .S({mac_muladd_12ns_16s_26s_29_4_1_U99_n_35,mac_muladd_12ns_16s_26s_29_4_1_U99_n_36,mac_muladd_12ns_16s_26s_29_4_1_U99_n_37,mac_muladd_12ns_16s_26s_29_4_1_U99_n_38}),
        .add_ln194_2_fu_760_p2__83_carry__6(mac_muladd_12ns_16s_26s_29_4_1_U99_n_34),
        .add_ln194_2_fu_760_p2__83_carry__6_0(mac_muladd_12ns_16s_26s_29_4_1_U99_n_64),
        .add_ln194_2_fu_760_p2__83_carry__6_1(mac_muladd_12ns_16s_26s_29_4_1_U99_n_65),
        .add_ln194_2_fu_760_p2__83_carry__6_2(add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out[35:24]),
        .p_reg_reg({mac_muladd_12ns_16s_26s_29_4_1_U99_n_39,mac_muladd_12ns_16s_26s_29_4_1_U99_n_40,mac_muladd_12ns_16s_26s_29_4_1_U99_n_41,mac_muladd_12ns_16s_26s_29_4_1_U99_n_42}),
        .p_reg_reg_0({mac_muladd_12ns_16s_26s_29_4_1_U99_n_43,mac_muladd_12ns_16s_26s_29_4_1_U99_n_44,mac_muladd_12ns_16s_26s_29_4_1_U99_n_45,mac_muladd_12ns_16s_26s_29_4_1_U99_n_46}),
        .p_reg_reg_1({mac_muladd_12ns_16s_26s_29_4_1_U99_n_47,mac_muladd_12ns_16s_26s_29_4_1_U99_n_48,mac_muladd_12ns_16s_26s_29_4_1_U99_n_49,mac_muladd_12ns_16s_26s_29_4_1_U99_n_50}),
        .p_reg_reg_2({mac_muladd_12ns_16s_26s_29_4_1_U99_n_51,mac_muladd_12ns_16s_26s_29_4_1_U99_n_52,mac_muladd_12ns_16s_26s_29_4_1_U99_n_53,mac_muladd_12ns_16s_26s_29_4_1_U99_n_54}),
        .p_reg_reg_3({mac_muladd_12ns_16s_26s_29_4_1_U99_n_55,mac_muladd_12ns_16s_26s_29_4_1_U99_n_56,mac_muladd_12ns_16s_26s_29_4_1_U99_n_57,mac_muladd_12ns_16s_26s_29_4_1_U99_n_58}),
        .p_reg_reg_4({mac_muladd_12ns_16s_26s_29_4_1_U99_n_59,mac_muladd_12ns_16s_26s_29_4_1_U99_n_60,mac_muladd_12ns_16s_26s_29_4_1_U99_n_61,mac_muladd_12ns_16s_26s_29_4_1_U99_n_62}),
        .p_reg_reg_5(mac_muladd_12ns_16s_26s_29_4_1_U99_n_63),
        .p_reg_reg_6(p_reg_reg),
        .p_reg_reg_7(p_reg_reg_0),
        .sext_ln194_4_fu_750_p1(sext_ln194_4_fu_750_p1));
  FDRE \max_val_reg_1229_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [0]),
        .Q(max_val_reg_1229[0]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [10]),
        .Q(max_val_reg_1229[10]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [11]),
        .Q(max_val_reg_1229[11]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [1]),
        .Q(max_val_reg_1229[1]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [2]),
        .Q(max_val_reg_1229[2]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [3]),
        .Q(max_val_reg_1229[3]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [4]),
        .Q(max_val_reg_1229[4]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [5]),
        .Q(max_val_reg_1229[5]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [6]),
        .Q(max_val_reg_1229[6]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [7]),
        .Q(max_val_reg_1229[7]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [8]),
        .Q(max_val_reg_1229[8]),
        .R(1'b0));
  FDRE \max_val_reg_1229_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\max_val_reg_1229_reg[11]_0 [9]),
        .Q(max_val_reg_1229[9]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [0]),
        .Q(min_val_reg_1236[0]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [10]),
        .Q(min_val_reg_1236[10]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [11]),
        .Q(min_val_reg_1236[11]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [1]),
        .Q(min_val_reg_1236[1]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [2]),
        .Q(min_val_reg_1236[2]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [3]),
        .Q(min_val_reg_1236[3]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [4]),
        .Q(min_val_reg_1236[4]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [5]),
        .Q(min_val_reg_1236[5]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [6]),
        .Q(min_val_reg_1236[6]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [7]),
        .Q(min_val_reg_1236[7]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [8]),
        .Q(min_val_reg_1236[8]),
        .R(1'b0));
  FDRE \min_val_reg_1236_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\min_val_reg_1236_reg[11]_0 [9]),
        .Q(min_val_reg_1236[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln192_1_reg_1189_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln192_1_reg_1189_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[23:12]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln192_1_reg_1189_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln192_1_reg_1189_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln192_1_reg_1189_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln192_1_reg_1189_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln192_1_reg_1189_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln192_1_reg_1189_reg_P_UNCONNECTED[47:28],mul_ln192_1_reg_1189_reg_n_83,mul_ln192_1_reg_1189_reg_n_84,mul_ln192_1_reg_1189_reg_n_85,mul_ln192_1_reg_1189_reg_n_86,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_88,mul_ln192_1_reg_1189_reg_n_89,mul_ln192_1_reg_1189_reg_n_90,mul_ln192_1_reg_1189_reg_n_91,mul_ln192_1_reg_1189_reg_n_92,mul_ln192_1_reg_1189_reg_n_93,mul_ln192_1_reg_1189_reg_n_94,mul_ln192_1_reg_1189_reg_n_95,mul_ln192_1_reg_1189_reg_n_96,mul_ln192_1_reg_1189_reg_n_97,mul_ln192_1_reg_1189_reg_n_98,mul_ln192_1_reg_1189_reg_n_99,mul_ln192_1_reg_1189_reg_n_100,mul_ln192_1_reg_1189_reg_n_101,mul_ln192_1_reg_1189_reg_n_102,mul_ln192_1_reg_1189_reg_n_103,mul_ln192_1_reg_1189_reg_n_104,mul_ln192_1_reg_1189_reg_n_105,mul_ln192_1_reg_1189_reg_n_106,mul_ln192_1_reg_1189_reg_n_107,mul_ln192_1_reg_1189_reg_n_108,mul_ln192_1_reg_1189_reg_n_109,mul_ln192_1_reg_1189_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln192_1_reg_1189_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln192_1_reg_1189_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln192_1_reg_1189_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln192_1_reg_1189_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln192_reg_1183_reg
       (.A({mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln192_reg_1183_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[11:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln192_reg_1183_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln192_reg_1183_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln192_reg_1183_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln192_reg_1183_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln192_reg_1183_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln192_reg_1183_reg_P_UNCONNECTED[47:28],mul_ln192_reg_1183_reg_n_83,mul_ln192_reg_1183_reg_n_84,mul_ln192_reg_1183_reg_n_85,mul_ln192_reg_1183_reg_n_86,mul_ln192_reg_1183_reg_n_87,mul_ln192_reg_1183_reg_n_88,mul_ln192_reg_1183_reg_n_89,mul_ln192_reg_1183_reg_n_90,mul_ln192_reg_1183_reg_n_91,mul_ln192_reg_1183_reg_n_92,mul_ln192_reg_1183_reg_n_93,mul_ln192_reg_1183_reg_n_94,mul_ln192_reg_1183_reg_n_95,mul_ln192_reg_1183_reg_n_96,mul_ln192_reg_1183_reg_n_97,mul_ln192_reg_1183_reg_n_98,mul_ln192_reg_1183_reg_n_99,mul_ln192_reg_1183_reg_n_100,mul_ln192_reg_1183_reg_n_101,mul_ln192_reg_1183_reg_n_102,mul_ln192_reg_1183_reg_n_103,mul_ln192_reg_1183_reg_n_104,mul_ln192_reg_1183_reg_n_105,mul_ln192_reg_1183_reg_n_106,mul_ln192_reg_1183_reg_n_107,mul_ln192_reg_1183_reg_n_108,mul_ln192_reg_1183_reg_n_109,mul_ln192_reg_1183_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln192_reg_1183_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln192_reg_1183_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln192_reg_1183_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln192_reg_1183_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln194_1_reg_1206_reg
       (.A({mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0[15],mul_ln194_1_reg_1206_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln194_1_reg_1206_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[23:12]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln194_1_reg_1206_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln194_1_reg_1206_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln194_1_reg_1206_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln194_1_reg_1206_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln194_1_reg_1206_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln194_1_reg_1206_reg_P_UNCONNECTED[47:28],mul_ln194_1_reg_1206_reg_n_83,mul_ln194_1_reg_1206_reg_n_84,mul_ln194_1_reg_1206_reg_n_85,mul_ln194_1_reg_1206_reg_n_86,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_88,mul_ln194_1_reg_1206_reg_n_89,mul_ln194_1_reg_1206_reg_n_90,mul_ln194_1_reg_1206_reg_n_91,mul_ln194_1_reg_1206_reg_n_92,mul_ln194_1_reg_1206_reg_n_93,mul_ln194_1_reg_1206_reg_n_94,mul_ln194_1_reg_1206_reg_n_95,mul_ln194_1_reg_1206_reg_n_96,mul_ln194_1_reg_1206_reg_n_97,mul_ln194_1_reg_1206_reg_n_98,mul_ln194_1_reg_1206_reg_n_99,mul_ln194_1_reg_1206_reg_n_100,mul_ln194_1_reg_1206_reg_n_101,mul_ln194_1_reg_1206_reg_n_102,mul_ln194_1_reg_1206_reg_n_103,mul_ln194_1_reg_1206_reg_n_104,mul_ln194_1_reg_1206_reg_n_105,mul_ln194_1_reg_1206_reg_n_106,mul_ln194_1_reg_1206_reg_n_107,mul_ln194_1_reg_1206_reg_n_108,mul_ln194_1_reg_1206_reg_n_109,mul_ln194_1_reg_1206_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln194_1_reg_1206_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln194_1_reg_1206_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln194_1_reg_1206_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln194_1_reg_1206_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln194_reg_1200_reg
       (.A({mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln194_reg_1200_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[11:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln194_reg_1200_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln194_reg_1200_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln194_reg_1200_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln194_reg_1200_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln194_reg_1200_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln194_reg_1200_reg_P_UNCONNECTED[47:28],mul_ln194_reg_1200_reg_n_83,mul_ln194_reg_1200_reg_n_84,mul_ln194_reg_1200_reg_n_85,mul_ln194_reg_1200_reg_n_86,mul_ln194_reg_1200_reg_n_87,mul_ln194_reg_1200_reg_n_88,mul_ln194_reg_1200_reg_n_89,mul_ln194_reg_1200_reg_n_90,mul_ln194_reg_1200_reg_n_91,mul_ln194_reg_1200_reg_n_92,mul_ln194_reg_1200_reg_n_93,mul_ln194_reg_1200_reg_n_94,mul_ln194_reg_1200_reg_n_95,mul_ln194_reg_1200_reg_n_96,mul_ln194_reg_1200_reg_n_97,mul_ln194_reg_1200_reg_n_98,mul_ln194_reg_1200_reg_n_99,mul_ln194_reg_1200_reg_n_100,mul_ln194_reg_1200_reg_n_101,mul_ln194_reg_1200_reg_n_102,mul_ln194_reg_1200_reg_n_103,mul_ln194_reg_1200_reg_n_104,mul_ln194_reg_1200_reg_n_105,mul_ln194_reg_1200_reg_n_106,mul_ln194_reg_1200_reg_n_107,mul_ln194_reg_1200_reg_n_108,mul_ln194_reg_1200_reg_n_109,mul_ln194_reg_1200_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln194_reg_1200_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln194_reg_1200_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln194_reg_1200_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln194_reg_1200_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln196_1_reg_1223_reg
       (.A({mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0[15],mul_ln196_1_reg_1223_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln196_1_reg_1223_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[23:12]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln196_1_reg_1223_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln196_1_reg_1223_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln196_1_reg_1223_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln196_1_reg_1223_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln196_1_reg_1223_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln196_1_reg_1223_reg_P_UNCONNECTED[47:28],mul_ln196_1_reg_1223_reg_n_83,mul_ln196_1_reg_1223_reg_n_84,mul_ln196_1_reg_1223_reg_n_85,mul_ln196_1_reg_1223_reg_n_86,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_88,mul_ln196_1_reg_1223_reg_n_89,mul_ln196_1_reg_1223_reg_n_90,mul_ln196_1_reg_1223_reg_n_91,mul_ln196_1_reg_1223_reg_n_92,mul_ln196_1_reg_1223_reg_n_93,mul_ln196_1_reg_1223_reg_n_94,mul_ln196_1_reg_1223_reg_n_95,mul_ln196_1_reg_1223_reg_n_96,mul_ln196_1_reg_1223_reg_n_97,mul_ln196_1_reg_1223_reg_n_98,mul_ln196_1_reg_1223_reg_n_99,mul_ln196_1_reg_1223_reg_n_100,mul_ln196_1_reg_1223_reg_n_101,mul_ln196_1_reg_1223_reg_n_102,mul_ln196_1_reg_1223_reg_n_103,mul_ln196_1_reg_1223_reg_n_104,mul_ln196_1_reg_1223_reg_n_105,mul_ln196_1_reg_1223_reg_n_106,mul_ln196_1_reg_1223_reg_n_107,mul_ln196_1_reg_1223_reg_n_108,mul_ln196_1_reg_1223_reg_n_109,mul_ln196_1_reg_1223_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln196_1_reg_1223_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln196_1_reg_1223_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln196_1_reg_1223_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln196_1_reg_1223_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln196_reg_1217_reg
       (.A({mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln196_reg_1217_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[11:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln196_reg_1217_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln196_reg_1217_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln196_reg_1217_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln196_reg_1217_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln196_reg_1217_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln196_reg_1217_reg_P_UNCONNECTED[47:28],mul_ln196_reg_1217_reg_n_83,mul_ln196_reg_1217_reg_n_84,mul_ln196_reg_1217_reg_n_85,mul_ln196_reg_1217_reg_n_86,mul_ln196_reg_1217_reg_n_87,mul_ln196_reg_1217_reg_n_88,mul_ln196_reg_1217_reg_n_89,mul_ln196_reg_1217_reg_n_90,mul_ln196_reg_1217_reg_n_91,mul_ln196_reg_1217_reg_n_92,mul_ln196_reg_1217_reg_n_93,mul_ln196_reg_1217_reg_n_94,mul_ln196_reg_1217_reg_n_95,mul_ln196_reg_1217_reg_n_96,mul_ln196_reg_1217_reg_n_97,mul_ln196_reg_1217_reg_n_98,mul_ln196_reg_1217_reg_n_99,mul_ln196_reg_1217_reg_n_100,mul_ln196_reg_1217_reg_n_101,mul_ln196_reg_1217_reg_n_102,mul_ln196_reg_1217_reg_n_103,mul_ln196_reg_1217_reg_n_104,mul_ln196_reg_1217_reg_n_105,mul_ln196_reg_1217_reg_n_106,mul_ln196_reg_1217_reg_n_107,mul_ln196_reg_1217_reg_n_108,mul_ln196_reg_1217_reg_n_109,mul_ln196_reg_1217_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln196_reg_1217_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln196_reg_1217_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln196_reg_1217_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln196_reg_1217_reg_UNDERFLOW_UNCONNECTED));
  FDRE \or_ln150_2_reg_1128_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln150_2_reg_1128),
        .Q(or_ln150_2_reg_1128_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_ln150_2_reg_1128_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln150_2_reg_1128_pp0_iter1_reg),
        .Q(or_ln150_2_reg_1128_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_ln150_2_reg_1128_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln150_2_reg_1128_pp0_iter2_reg),
        .Q(\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \or_ln150_2_reg_1128_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln150_2_fu_429_p2),
        .Q(or_ln150_2_reg_1128),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_32),
        .Q(trunc_ln192_1_reg_1248[0]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_22),
        .Q(trunc_ln192_1_reg_1248[10]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_21),
        .Q(trunc_ln192_1_reg_1248[11]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_20),
        .Q(trunc_ln192_1_reg_1248[12]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_19),
        .Q(trunc_ln192_1_reg_1248[13]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_18),
        .Q(trunc_ln192_1_reg_1248[14]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_17),
        .Q(trunc_ln192_1_reg_1248[15]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_16),
        .Q(trunc_ln192_1_reg_1248[16]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_15),
        .Q(trunc_ln192_1_reg_1248[17]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_14),
        .Q(trunc_ln192_1_reg_1248[18]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_13),
        .Q(trunc_ln192_1_reg_1248[19]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_31),
        .Q(trunc_ln192_1_reg_1248[1]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_12),
        .Q(trunc_ln192_1_reg_1248[20]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_11),
        .Q(trunc_ln192_1_reg_1248[21]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_10),
        .Q(trunc_ln192_1_reg_1248[22]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_9),
        .Q(trunc_ln192_1_reg_1248[23]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_30),
        .Q(trunc_ln192_1_reg_1248[2]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_29),
        .Q(trunc_ln192_1_reg_1248[3]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_28),
        .Q(trunc_ln192_1_reg_1248[4]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_27),
        .Q(trunc_ln192_1_reg_1248[5]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_26),
        .Q(trunc_ln192_1_reg_1248[6]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_25),
        .Q(trunc_ln192_1_reg_1248[7]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_24),
        .Q(trunc_ln192_1_reg_1248[8]),
        .R(1'b0));
  FDRE \trunc_ln192_1_reg_1248_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U98_n_23),
        .Q(trunc_ln192_1_reg_1248[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    trunc_ln192_reg_1243_reg
       (.A({mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0[15],mul_ln192_reg_1183_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln192_reg_1243_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[11:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln192_reg_1243_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_87,mul_ln192_1_reg_1189_reg_n_88,mul_ln192_1_reg_1189_reg_n_89,mul_ln192_1_reg_1189_reg_n_90,mul_ln192_1_reg_1189_reg_n_91,mul_ln192_1_reg_1189_reg_n_92,mul_ln192_1_reg_1189_reg_n_93,mul_ln192_1_reg_1189_reg_n_94,mul_ln192_1_reg_1189_reg_n_95,mul_ln192_1_reg_1189_reg_n_96,mul_ln192_1_reg_1189_reg_n_97,mul_ln192_1_reg_1189_reg_n_98,mul_ln192_1_reg_1189_reg_n_99,mul_ln192_1_reg_1189_reg_n_100,mul_ln192_1_reg_1189_reg_n_101,mul_ln192_1_reg_1189_reg_n_102,mul_ln192_1_reg_1189_reg_n_103,mul_ln192_1_reg_1189_reg_n_104,mul_ln192_1_reg_1189_reg_n_105,mul_ln192_1_reg_1189_reg_n_106,mul_ln192_1_reg_1189_reg_n_107,mul_ln192_1_reg_1189_reg_n_108,mul_ln192_1_reg_1189_reg_n_109,mul_ln192_1_reg_1189_reg_n_110}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln192_reg_1243_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln192_reg_1243_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln192_reg_1243_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln192_reg_1243_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_trunc_ln192_reg_1243_reg_P_UNCONNECTED[47:24],trunc_ln192_reg_1243_reg_n_87,trunc_ln192_reg_1243_reg_n_88,trunc_ln192_reg_1243_reg_n_89,trunc_ln192_reg_1243_reg_n_90,trunc_ln192_reg_1243_reg_n_91,trunc_ln192_reg_1243_reg_n_92,trunc_ln192_reg_1243_reg_n_93,trunc_ln192_reg_1243_reg_n_94,trunc_ln192_reg_1243_reg_n_95,trunc_ln192_reg_1243_reg_n_96,trunc_ln192_reg_1243_reg_n_97,trunc_ln192_reg_1243_reg_n_98,trunc_ln192_reg_1243_reg_n_99,trunc_ln192_reg_1243_reg_n_100,trunc_ln192_reg_1243_reg_n_101,trunc_ln192_reg_1243_reg_n_102,trunc_ln192_reg_1243_reg_n_103,trunc_ln192_reg_1243_reg_n_104,trunc_ln192_reg_1243_reg_n_105,trunc_ln192_reg_1243_reg_n_106,trunc_ln192_reg_1243_reg_n_107,trunc_ln192_reg_1243_reg_n_108,trunc_ln192_reg_1243_reg_n_109,trunc_ln192_reg_1243_reg_n_110}),
        .PATTERNBDETECT(NLW_trunc_ln192_reg_1243_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln192_reg_1243_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_trunc_ln192_reg_1243_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln192_reg_1243_reg_UNDERFLOW_UNCONNECTED));
  FDRE \trunc_ln194_1_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_32),
        .Q(trunc_ln194_1_reg_1258[0]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_22),
        .Q(trunc_ln194_1_reg_1258[10]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_21),
        .Q(trunc_ln194_1_reg_1258[11]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_20),
        .Q(trunc_ln194_1_reg_1258[12]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_19),
        .Q(trunc_ln194_1_reg_1258[13]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_18),
        .Q(trunc_ln194_1_reg_1258[14]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_17),
        .Q(trunc_ln194_1_reg_1258[15]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_16),
        .Q(trunc_ln194_1_reg_1258[16]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_15),
        .Q(trunc_ln194_1_reg_1258[17]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_14),
        .Q(trunc_ln194_1_reg_1258[18]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_13),
        .Q(trunc_ln194_1_reg_1258[19]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_31),
        .Q(trunc_ln194_1_reg_1258[1]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_12),
        .Q(trunc_ln194_1_reg_1258[20]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_11),
        .Q(trunc_ln194_1_reg_1258[21]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_10),
        .Q(trunc_ln194_1_reg_1258[22]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_9),
        .Q(trunc_ln194_1_reg_1258[23]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_30),
        .Q(trunc_ln194_1_reg_1258[2]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_29),
        .Q(trunc_ln194_1_reg_1258[3]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_28),
        .Q(trunc_ln194_1_reg_1258[4]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_27),
        .Q(trunc_ln194_1_reg_1258[5]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_26),
        .Q(trunc_ln194_1_reg_1258[6]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_25),
        .Q(trunc_ln194_1_reg_1258[7]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_24),
        .Q(trunc_ln194_1_reg_1258[8]),
        .R(1'b0));
  FDRE \trunc_ln194_1_reg_1258_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U99_n_23),
        .Q(trunc_ln194_1_reg_1258[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    trunc_ln194_reg_1253_reg
       (.A({mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0[15],mul_ln194_reg_1200_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln194_reg_1253_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[11:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln194_reg_1253_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_87,mul_ln194_1_reg_1206_reg_n_88,mul_ln194_1_reg_1206_reg_n_89,mul_ln194_1_reg_1206_reg_n_90,mul_ln194_1_reg_1206_reg_n_91,mul_ln194_1_reg_1206_reg_n_92,mul_ln194_1_reg_1206_reg_n_93,mul_ln194_1_reg_1206_reg_n_94,mul_ln194_1_reg_1206_reg_n_95,mul_ln194_1_reg_1206_reg_n_96,mul_ln194_1_reg_1206_reg_n_97,mul_ln194_1_reg_1206_reg_n_98,mul_ln194_1_reg_1206_reg_n_99,mul_ln194_1_reg_1206_reg_n_100,mul_ln194_1_reg_1206_reg_n_101,mul_ln194_1_reg_1206_reg_n_102,mul_ln194_1_reg_1206_reg_n_103,mul_ln194_1_reg_1206_reg_n_104,mul_ln194_1_reg_1206_reg_n_105,mul_ln194_1_reg_1206_reg_n_106,mul_ln194_1_reg_1206_reg_n_107,mul_ln194_1_reg_1206_reg_n_108,mul_ln194_1_reg_1206_reg_n_109,mul_ln194_1_reg_1206_reg_n_110}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln194_reg_1253_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln194_reg_1253_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln194_reg_1253_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln194_reg_1253_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_trunc_ln194_reg_1253_reg_P_UNCONNECTED[47:24],trunc_ln194_reg_1253_reg_n_87,trunc_ln194_reg_1253_reg_n_88,trunc_ln194_reg_1253_reg_n_89,trunc_ln194_reg_1253_reg_n_90,trunc_ln194_reg_1253_reg_n_91,trunc_ln194_reg_1253_reg_n_92,trunc_ln194_reg_1253_reg_n_93,trunc_ln194_reg_1253_reg_n_94,trunc_ln194_reg_1253_reg_n_95,trunc_ln194_reg_1253_reg_n_96,trunc_ln194_reg_1253_reg_n_97,trunc_ln194_reg_1253_reg_n_98,trunc_ln194_reg_1253_reg_n_99,trunc_ln194_reg_1253_reg_n_100,trunc_ln194_reg_1253_reg_n_101,trunc_ln194_reg_1253_reg_n_102,trunc_ln194_reg_1253_reg_n_103,trunc_ln194_reg_1253_reg_n_104,trunc_ln194_reg_1253_reg_n_105,trunc_ln194_reg_1253_reg_n_106,trunc_ln194_reg_1253_reg_n_107,trunc_ln194_reg_1253_reg_n_108,trunc_ln194_reg_1253_reg_n_109,trunc_ln194_reg_1253_reg_n_110}),
        .PATTERNBDETECT(NLW_trunc_ln194_reg_1253_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln194_reg_1253_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_trunc_ln194_reg_1253_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln194_reg_1253_reg_UNDERFLOW_UNCONNECTED));
  FDRE \trunc_ln196_1_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_32),
        .Q(trunc_ln196_1_reg_1268[0]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_22),
        .Q(trunc_ln196_1_reg_1268[10]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_21),
        .Q(trunc_ln196_1_reg_1268[11]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_20),
        .Q(trunc_ln196_1_reg_1268[12]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_19),
        .Q(trunc_ln196_1_reg_1268[13]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_18),
        .Q(trunc_ln196_1_reg_1268[14]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_17),
        .Q(trunc_ln196_1_reg_1268[15]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_16),
        .Q(trunc_ln196_1_reg_1268[16]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_15),
        .Q(trunc_ln196_1_reg_1268[17]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_14),
        .Q(trunc_ln196_1_reg_1268[18]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_13),
        .Q(trunc_ln196_1_reg_1268[19]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_31),
        .Q(trunc_ln196_1_reg_1268[1]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_12),
        .Q(trunc_ln196_1_reg_1268[20]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_11),
        .Q(trunc_ln196_1_reg_1268[21]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_10),
        .Q(trunc_ln196_1_reg_1268[22]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_9),
        .Q(trunc_ln196_1_reg_1268[23]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_30),
        .Q(trunc_ln196_1_reg_1268[2]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_29),
        .Q(trunc_ln196_1_reg_1268[3]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_28),
        .Q(trunc_ln196_1_reg_1268[4]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_27),
        .Q(trunc_ln196_1_reg_1268[5]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_26),
        .Q(trunc_ln196_1_reg_1268[6]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_25),
        .Q(trunc_ln196_1_reg_1268[7]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_24),
        .Q(trunc_ln196_1_reg_1268[8]),
        .R(1'b0));
  FDRE \trunc_ln196_1_reg_1268_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_12ns_16s_26s_29_4_1_U100_n_23),
        .Q(trunc_ln196_1_reg_1268[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    trunc_ln196_reg_1263_reg
       (.A({mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0[15],mul_ln196_reg_1217_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln196_reg_1263_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[11:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln196_reg_1263_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_87,mul_ln196_1_reg_1223_reg_n_88,mul_ln196_1_reg_1223_reg_n_89,mul_ln196_1_reg_1223_reg_n_90,mul_ln196_1_reg_1223_reg_n_91,mul_ln196_1_reg_1223_reg_n_92,mul_ln196_1_reg_1223_reg_n_93,mul_ln196_1_reg_1223_reg_n_94,mul_ln196_1_reg_1223_reg_n_95,mul_ln196_1_reg_1223_reg_n_96,mul_ln196_1_reg_1223_reg_n_97,mul_ln196_1_reg_1223_reg_n_98,mul_ln196_1_reg_1223_reg_n_99,mul_ln196_1_reg_1223_reg_n_100,mul_ln196_1_reg_1223_reg_n_101,mul_ln196_1_reg_1223_reg_n_102,mul_ln196_1_reg_1223_reg_n_103,mul_ln196_1_reg_1223_reg_n_104,mul_ln196_1_reg_1223_reg_n_105,mul_ln196_1_reg_1223_reg_n_106,mul_ln196_1_reg_1223_reg_n_107,mul_ln196_1_reg_1223_reg_n_108,mul_ln196_1_reg_1223_reg_n_109,mul_ln196_1_reg_1223_reg_n_110}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln196_reg_1263_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln196_reg_1263_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln196_reg_1263_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln196_reg_1263_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_trunc_ln196_reg_1263_reg_P_UNCONNECTED[47:24],trunc_ln196_reg_1263_reg_n_87,trunc_ln196_reg_1263_reg_n_88,trunc_ln196_reg_1263_reg_n_89,trunc_ln196_reg_1263_reg_n_90,trunc_ln196_reg_1263_reg_n_91,trunc_ln196_reg_1263_reg_n_92,trunc_ln196_reg_1263_reg_n_93,trunc_ln196_reg_1263_reg_n_94,trunc_ln196_reg_1263_reg_n_95,trunc_ln196_reg_1263_reg_n_96,trunc_ln196_reg_1263_reg_n_97,trunc_ln196_reg_1263_reg_n_98,trunc_ln196_reg_1263_reg_n_99,trunc_ln196_reg_1263_reg_n_100,trunc_ln196_reg_1263_reg_n_101,trunc_ln196_reg_1263_reg_n_102,trunc_ln196_reg_1263_reg_n_103,trunc_ln196_reg_1263_reg_n_104,trunc_ln196_reg_1263_reg_n_105,trunc_ln196_reg_1263_reg_n_106,trunc_ln196_reg_1263_reg_n_107,trunc_ln196_reg_1263_reg_n_108,trunc_ln196_reg_1263_reg_n_109,trunc_ln196_reg_1263_reg_n_110}),
        .PATTERNBDETECT(NLW_trunc_ln196_reg_1263_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln196_reg_1263_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_trunc_ln196_reg_1263_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln196_reg_1263_reg_UNDERFLOW_UNCONNECTED));
  FDSE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(x_fu_136_reg[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(x_fu_136_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(x_fu_136_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(x_fu_136_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(x_fu_136_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(x_fu_136_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(x_fu_136_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(x_fu_136_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(x_fu_136_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(x_fu_136_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(x_fu_136_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(x_fu_136_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_69),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(x_fu_136_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_68));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
