// Seed: 1343163849
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3
);
  assign id_0 = id_3;
  logic [7:0] id_5 = (id_5);
  assign id_5[1 : 0] = {1 < id_1{1}} ? 1 == 1 : 1;
  string id_6 = "";
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5,
    input tri id_6,
    input tri1 id_7
);
  assign id_1 = 1;
  module_0(
      id_2, id_5, id_5, id_5
  );
endmodule
