	
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.STD_LOGIC_ARITH.ALL;  
use IEEE.STD_LOGIC_UNSIGNED.ALL;  

entity fifo is  
port (  clk : in std_logic;  
        enr : in std_logic;   
        enw : in std_logic;    
        dataout : out std_logic_vector(1 downto 0);   
        datain : in std_logic_vector (1 downto 0);     
        empty : out std_logic;       
        full : out std_logic     
     );  
end fifo;  

architecture Behavioral of fifo is  
type memory_type is array (0 to 3) of std_logic_vector(1 downto 0);  
signal memory : memory_type :=(others => (others => '0')); 
signal readptr,writeptr : std_logic_vector(1 downto 0) :="00";   
begin  
  process(clk)  
  begin   
    if(clk'event and clk='1' and enr ='1') then  
      dataout <= memory(conv_integer(readptr));  
      --error <= '0';  
      readptr <= readptr + '1';        
    end if;  
    if(clk'event and clk='1' and enw ='1') then  
      memory(conv_integer(writeptr)) <= datain;  
      writeptr <= writeptr + '1';     
    end if;  
    if(readptr = "11") then        
      readptr <= "00";  
    end if;  
    if(writeptr = "11") then        
      full <='1';  
      writeptr <= "00";  
    else  
      full <='0';  
    end if;  
    if(writeptr = "00") then     
      empty <='1';  
    else  
      empty <='0';  
    end if;  
  end process;  
end Behavioral;