{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665870257577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665870257584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 16:44:17 2022 " "Processing started: Sat Oct 15 16:44:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665870257584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870257584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlTREN -c ControlTREN " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlTREN -c ControlTREN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870257584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665870258649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665870258649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/vlsi/corri/relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/vlsi/corri/relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-a " "Found design unit 1: relojlento-a" {  } { { "../corri/relojlento.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/corri/relojlento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286742 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "../corri/relojlento.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/corri/relojlento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870286742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controltren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlTREN-a " "Found design unit 1: ControlTREN-a" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlTREN " "Found entity 1: ControlTREN" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870286748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-arqsts " "Found design unit 1: states-arqsts" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286763 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870286763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore-a " "Found design unit 1: moore-a" {  } { { "moore.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/moore.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286784 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/moore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665870286784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870286784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlTREN " "Elaborating entity \"ControlTREN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665870286883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:a " "Elaborating entity \"relojlento\" using architecture \"A:a\" for hierarchy \"relojlento:u1\"" {  } { { "ControlTREN.vhd" "u1" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665870286922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "states states:u2 A:arqsts " "Elaborating entity \"states\" using architecture \"A:arqsts\" for hierarchy \"states:u2\"" {  } { { "ControlTREN.vhd" "u2" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665870286947 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estacion states.vhd(27) " "VHDL Process Statement warning at states.vhd(27): signal \"estacion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665870286967 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alto states.vhd(37) " "VHDL Process Statement warning at states.vhd(37): signal \"alto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "emergencia states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): signal \"emergencia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion states.vhd(45) " "VHDL Process Statement warning at states.vhd(45): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion states.vhd(51) " "VHDL Process Statement warning at states.vhd(51): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_siguiente states.vhd(23) " "VHDL Process Statement warning at states.vhd(23): inferring latch(es) for signal or variable \"estado_siguiente\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alto2 states.vhd(23) " "VHDL Process Statement warning at states.vhd(23): inferring latch(es) for signal or variable \"alto2\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alto1 states.vhd(23) " "VHDL Process Statement warning at states.vhd(23): inferring latch(es) for signal or variable \"alto1\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "izquierda states.vhd(23) " "VHDL Process Statement warning at states.vhd(23): inferring latch(es) for signal or variable \"izquierda\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "derecha states.vhd(23) " "VHDL Process Statement warning at states.vhd(23): inferring latch(es) for signal or variable \"derecha\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "derecha states.vhd(23) " "Inferred latch for \"derecha\" at states.vhd(23)" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "izquierda states.vhd(23) " "Inferred latch for \"izquierda\" at states.vhd(23)" {  } { { "states.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/states.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870286968 "|ControlTREN|states:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "moore moore:u3 A:a " "Elaborating entity \"moore\" using architecture \"A:a\" for hierarchy \"moore:u3\"" {  } { { "ControlTREN.vhd" "u3" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665870286971 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s moore.vhd(24) " "VHDL Process Statement warning at moore.vhd(24): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/moore.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665870286998 "|ControlTREN|moore:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir moore.vhd(36) " "VHDL Process Statement warning at moore.vhd(36): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/moore.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665870286998 "|ControlTREN|moore:u3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[1\] VCC " "Pin \"d0\[1\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[2\] VCC " "Pin \"d0\[2\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[3\] VCC " "Pin \"d0\[3\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[4\] VCC " "Pin \"d0\[4\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[5\] VCC " "Pin \"d0\[5\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[6\] VCC " "Pin \"d0\[6\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[1\] VCC " "Pin \"d1\[1\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[2\] VCC " "Pin \"d1\[2\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[3\] VCC " "Pin \"d1\[3\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[4\] VCC " "Pin \"d1\[4\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[5\] VCC " "Pin \"d1\[5\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[6\] VCC " "Pin \"d1\[6\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[1\] VCC " "Pin \"d2\[1\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[2\] VCC " "Pin \"d2\[2\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[3\] VCC " "Pin \"d2\[3\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[4\] VCC " "Pin \"d2\[4\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[5\] VCC " "Pin \"d2\[5\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[6\] VCC " "Pin \"d2\[6\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] VCC " "Pin \"d3\[1\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[2\] VCC " "Pin \"d3\[2\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[3\] VCC " "Pin \"d3\[3\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[4\] VCC " "Pin \"d3\[4\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[5\] VCC " "Pin \"d3\[5\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[6\] VCC " "Pin \"d3\[6\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[1\] VCC " "Pin \"d4\[1\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[2\] VCC " "Pin \"d4\[2\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[3\] VCC " "Pin \"d4\[3\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[4\] VCC " "Pin \"d4\[4\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[5\] VCC " "Pin \"d4\[5\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[6\] VCC " "Pin \"d4\[6\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[1\] VCC " "Pin \"d5\[1\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[2\] VCC " "Pin \"d5\[2\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[3\] VCC " "Pin \"d5\[3\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[4\] VCC " "Pin \"d5\[4\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[5\] VCC " "Pin \"d5\[5\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[6\] VCC " "Pin \"d5\[6\]\" is stuck at VCC" {  } { { "ControlTREN.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica3/ControlTREN.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665870287812 "|ControlTREN|d5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665870287812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665870287897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665870288777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665870288777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665870289070 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665870289070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665870289070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665870289070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665870289107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 16:44:49 2022 " "Processing ended: Sat Oct 15 16:44:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665870289107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665870289107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665870289107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665870289107 ""}
