MIG: 21:45:22 : Running customizer.xit
MIG: 21:45:22 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 21:45:22 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4416-RCL-PC/coregen/mig_7series_0
MIG: 21:45:22 : synp_flow:  -- synthesis_mode: Other
MIG: 21:45:22 : outputDirectory: c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4416-RCL-PC/coregen/mig_7series_0/_tmp/
MIG: 21:45:22 : vivado_mode: xpg_pa
MIG: 21:45:22 :  locked false  
MIG: 21:45:22 : HDL Language: Verilog
MIG: 21:45:22 : compInfo: true
MIG: 21:45:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 21:45:22 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 21:45:22 : I am in catch area
MIG: 21:45:22 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4416-RCL-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4416-RCL-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 22:10:08 : Prasad before: xmlPropertyPrj --  .prj
MIG: 22:10:08 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 22:10:08 : XML_INPUT_FILE: c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4416-RCL-PC/coregen/mig_7series_0/mig_a.prj
MIG: 22:10:08 : Component_Name: mig_7series_0
MIG: 22:10:08 : Moving mig_7series_0 ...
MIG: 22:10:08 : Moving mig_7series_0.veo ...
MIG: 22:10:08 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:10:08 : Sending back 0
MIG: 22:10:20 : xml_input_file: mig_a.prj
MIG: 22:10:20 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:10:20 : xml_input_file: mig_a.prj
MIG: 22:10:20 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:10:20 : In updateAllModelParams
MIG: 22:10:20 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:10:20 : IGN:         <InputClkFreq>932.835</InputClkFreq> <==>         <InputClkFreq>932.835</InputClkFreq> 
MIG: 22:10:20 : XGUI hdlLanguage: Verilog
MIG: 22:10:20 : xgui vivado_mode: xpg_pa
MIG: 22:10:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:10:20 : Reading C:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 22:10:20 : 1
MIG: 22:10:20 : Inside fn mem: DDR3
MIG: 22:10:20 : QDRII+ Inside fn ui: 233000000
MIG: 22:10:20 : 
MIG: 22:10:20 : 
MIG: 22:10:20 : 233000000
MIG: 22:10:20 : 
MIG: 22:10:20 :  polarity_value: 1
MIG: 22:10:20 : 
MIG: 22:10:20 : 
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:10:20 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:10:20 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:10:20 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 22:10:20 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:10:20 : 64
MIG: 22:10:20 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 22:10:20 : 8
MIG: 22:10:20 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 22:10:20 : 3
MIG: 22:10:20 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 22:10:20 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: ECC ==> OFF
MIG: 22:10:20 : 64
MIG: 22:10:20 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 22:10:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:10:20 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:10:20 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:10:20 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:10:20 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:10:20 : 15
MIG: 22:10:20 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 22:10:20 : 29
MIG: 22:10:20 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 22:10:20 : 0
MIG: 22:10:20 :  Valid Param: DDR3_USE_DM_PORT ==> 0
MIG: 22:10:20 : 
MIG: 22:10:20 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:10:20 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:10:20 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 22:10:20 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 22:10:20 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 22:10:20 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 22:10:20 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:10:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:10:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:10:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:10:21 :  Invalid Param: DDR3_CL ==> 13
MIG: 22:10:21 :  Invalid Param: DDR3_CWL ==> 9
MIG: 22:10:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 22:10:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 22:10:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:10:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:10:21 : 
MIG: 22:10:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:10:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:10:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:10:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 1072
MIG: 22:10:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 22:10:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 22:10:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 22:10:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 22:10:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:10:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:10:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:10:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 22:10:21 :  Invalid Param: DDR3_tFAW ==> 25000
MIG: 22:10:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 22:10:21 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 22:10:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:10:21 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 22:10:21 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 22:10:21 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 22:10:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:10:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:10:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:10:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:10:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:10:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:10:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 22:10:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 22:10:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:10:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 22:10:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 22:10:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:10:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 22:10:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_C00_000
MIG: 22:10:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 22:10:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 22:10:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_139_138_137_136_135_134_133_132_131_130_129_128_127_126_12B
MIG: 22:10:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_125_124
MIG: 22:10:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 22:10:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:10:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 22:10:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 22:10:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_120
MIG: 22:10:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:10:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 22:10:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h121
MIG: 22:10:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_00_01_02_03
MIG: 22:10:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h032_033_034_035_036_037_038_039
MIG: 22:10:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h022_023_024_025_026_027_028_029
MIG: 22:10:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h010_011_012_013_014_015_016_017
MIG: 22:10:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h001_002_003_004_005_006_007_009
MIG: 22:10:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h232_233_234_235_236_237_238_239
MIG: 22:10:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h222_223_224_225_226_227_228_229
MIG: 22:10:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h210_211_212_213_214_215_216_217
MIG: 22:10:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h201_202_203_204_205_206_207_209
MIG: 22:10:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:10:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:10:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:10:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:10:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:10:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 22:10:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 22:10:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:10:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:10:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:10:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:10:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:10:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:10:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:10:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:10:21 :  Invalid Param: DDR3_IODELAY_GRP ==> "MIG_7SERIES_0_IODELAY_MIG"
MIG: 22:10:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 22:10:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "DIFFERENTIAL"
MIG: 22:10:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 22:10:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:10:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:10:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:10:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:10:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:10:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "FALSE"
MIG: 22:10:21 :  Invalid Param: DDR3_tCK ==> 1072
MIG: 22:10:21 : 4
MIG: 22:10:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:10:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 22:10:21 : 
MIG: 22:10:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 22:10:21 : 
MIG: 22:10:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:10:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 22:10:21 : 
MIG: 22:10:21 : 
MIG: 22:10:21 : 
MIG: 22:10:21 : Same Interface
MIG: 22:10:40 : Running synthesis.xit
MIG: 22:10:40 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:10:40 : IGN:         <InputClkFreq>932.835</InputClkFreq> <==>         <InputClkFreq>932.835</InputClkFreq> 
MIG: 22:10:42 : Running implementation.xit
MIG: 22:10:42 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:10:42 : IGN:         <InputClkFreq>932.835</InputClkFreq> <==>         <InputClkFreq>932.835</InputClkFreq> 
MIG: 22:10:44 : Running vlog_synth_rpr.xit
MIG: 22:10:44 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:10:44 : IGN:         <InputClkFreq>932.835</InputClkFreq> <==>         <InputClkFreq>932.835</InputClkFreq> 
MIG: 22:10:46 : Running simulation.xit
MIG: 22:10:46 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:10:46 : IGN:         <InputClkFreq>932.835</InputClkFreq> <==>         <InputClkFreq>932.835</InputClkFreq> 
MIG: 22:10:48 : Running vlog_sim_rpr.xit
MIG: 22:10:48 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:10:48 : IGN:         <InputClkFreq>932.835</InputClkFreq> <==>         <InputClkFreq>932.835</InputClkFreq> 
MIG: 15:14:41 : xml_input_file: mig_a.prj
MIG: 15:14:41 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:14:41 : xml_input_file: mig_a.prj
MIG: 15:14:41 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:14:47 : xml_input_file: mig_a.prj
MIG: 15:14:47 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:14:47 : xml_input_file: mig_a.prj
MIG: 15:14:47 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:14:47 : xml_input_file: ..\..\..\..\..\..\..\..\Desktop\Josh\my32Pt_FFT_2014.1\my32Pt_FFT_2014.1.srcs\sources_1\ip\mig_7series_0\mig_a.prj
MIG: 15:14:47 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:14:47 : xml_input_file: ..\..\..\..\..\..\..\..\Desktop\Josh\my32Pt_FFT_2014.1\my32Pt_FFT_2014.1.srcs\sources_1\ip\mig_7series_0\mig_a.prj
MIG: 15:14:47 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:14:47 : In updateAllModelParams
MIG: 15:14:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:14:47 : IGN:         <InputClkFreq>932.835</InputClkFreq> <==>         <InputClkFreq>932.835</InputClkFreq> 
MIG: 15:14:47 : XGUI hdlLanguage: Verilog
MIG: 15:14:47 : xgui vivado_mode: xpg_pa
MIG: 15:14:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:14:47 : Reading C:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 15:14:48 : 
MIG: 15:14:48 : Inside fn mem: DDR3
MIG: 15:14:48 : QDRII+ Inside fn ui: 233000000
MIG: 15:14:48 : 
MIG: 15:14:48 : 
MIG: 15:14:48 : 
MIG: 15:14:48 : 
MIG: 15:14:48 :  polarity_value: 1
MIG: 15:14:48 : 
MIG: 15:14:48 : 
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:14:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:14:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:14:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:14:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: ECC ==> OFF
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:14:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:14:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:14:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:14:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:14:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_USE_DM_PORT ==> 0
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:14:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:14:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:14:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 15:14:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:14:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:14:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:14:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:14:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:14:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:14:48 :  Invalid Param: DDR3_CL ==> 13
MIG: 15:14:48 :  Invalid Param: DDR3_CWL ==> 9
MIG: 15:14:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:14:48 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:14:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:14:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:14:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:14:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:14:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 1072
MIG: 15:14:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:14:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 15:14:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:14:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:14:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:14:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:14:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:14:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:14:48 :  Invalid Param: DDR3_tFAW ==> 25000
MIG: 15:14:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:14:48 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:14:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:14:48 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 15:14:48 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:14:48 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 15:14:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:14:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:14:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:14:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:14:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:14:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:14:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:14:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:14:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:14:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:14:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 15:14:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_C00_000
MIG: 15:14:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 15:14:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:14:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_139_138_137_136_135_134_133_132_131_130_129_128_127_126_12B
MIG: 15:14:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_125_124
MIG: 15:14:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 15:14:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:14:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 15:14:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 15:14:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_120
MIG: 15:14:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:14:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 15:14:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h121
MIG: 15:14:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_00_01_02_03
MIG: 15:14:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h032_033_034_035_036_037_038_039
MIG: 15:14:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h022_023_024_025_026_027_028_029
MIG: 15:14:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h010_011_012_013_014_015_016_017
MIG: 15:14:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h001_002_003_004_005_006_007_009
MIG: 15:14:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h232_233_234_235_236_237_238_239
MIG: 15:14:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h222_223_224_225_226_227_228_229
MIG: 15:14:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h210_211_212_213_214_215_216_217
MIG: 15:14:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h201_202_203_204_205_206_207_209
MIG: 15:14:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:14:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:14:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:14:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:14:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:14:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:14:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:14:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:14:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:14:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:14:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:14:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:14:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:14:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:14:48 :  Invalid Param: DDR3_IODELAY_GRP ==> "MIG_7SERIES_0_IODELAY_MIG"
MIG: 15:14:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:14:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:14:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:14:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:14:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:14:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:14:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:14:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:14:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "FALSE"
MIG: 15:14:48 :  Invalid Param: DDR3_tCK ==> 1072
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:14:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:14:48 : 
MIG: 15:14:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:14:48 : 
MIG: 15:14:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:14:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:14:48 : 
MIG: 15:14:48 : 
MIG: 15:14:48 : 
MIG: 15:14:48 : Same Interface
MIG: 15:15:00 : Running customizer.xit
MIG: 15:15:00 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:15:00 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9380-RCL-PC/coregen/mig_7series_0
MIG: 15:15:00 : synp_flow:  -- synthesis_mode: Other
MIG: 15:15:00 : outputDirectory: c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9380-RCL-PC/coregen/mig_7series_0/_tmp/
MIG: 15:15:00 : vivado_mode: xpg_pa
MIG: 15:15:00 :  locked false  
MIG: 15:15:00 : HDL Language: Verilog
MIG: 15:15:00 : compInfo: false
MIG: 15:15:00 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:15:00 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:15:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 15:15:00 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 15:15:00 : I am in catch area
MIG: 15:15:00 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9380-RCL-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9380-RCL-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 15:27:31 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 15:27:31 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 15:27:31 : XML_INPUT_FILE: c:/Users/Windows/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9380-RCL-PC/coregen/mig_7series_0/mig_b.prj
MIG: 15:27:31 : Component_Name: mig_7series_0
MIG: 15:27:31 : Moving mig_7series_0 ...
MIG: 15:27:31 : Moving mig_7series_0.veo ...
MIG: 15:27:31 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:27:31 : Sending back 0
MIG: 15:27:34 : xml_input_file: mig_b.prj
MIG: 15:27:34 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:27:34 : xml_input_file: mig_b.prj
MIG: 15:27:34 : Absolute path of xml_input_file: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:27:34 : In updateAllModelParams
MIG: 15:27:34 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:27:34 : IGN:         <InputClkFreq>800</InputClkFreq> <==>         <InputClkFreq>800</InputClkFreq> 
MIG: 15:27:34 : XGUI hdlLanguage: Verilog
MIG: 15:27:34 : xgui vivado_mode: xpg_pa
MIG: 15:27:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:27:34 : Reading C:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 15:27:34 : 
MIG: 15:27:34 : Inside fn mem: DDR3
MIG: 15:27:34 : QDRII+ Inside fn ui: 200000000
MIG: 15:27:34 : 
MIG: 15:27:34 : 
MIG: 15:27:34 : 200000000
MIG: 15:27:34 : 
MIG: 15:27:34 :  polarity_value: 1
MIG: 15:27:34 : 
MIG: 15:27:34 : 
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:27:34 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:27:34 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:27:34 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:27:34 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:27:34 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: ECC ==> OFF
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:27:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:27:34 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:27:34 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:27:34 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:27:34 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:27:34 : 14
MIG: 15:27:34 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:27:34 : 28
MIG: 15:27:34 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:27:34 : 
MIG: 15:27:34 :  Valid Param: DDR3_USE_DM_PORT ==> 0
MIG: 15:27:35 : 
MIG: 15:27:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:27:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:27:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:27:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:27:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:27:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:27:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:27:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:27:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:27:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:27:35 :  Invalid Param: DDR3_CL ==> 11
MIG: 15:27:35 :  Invalid Param: DDR3_CWL ==> 8
MIG: 15:27:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:27:35 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:27:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:27:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:27:35 : 
MIG: 15:27:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:27:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:27:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:27:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 1250
MIG: 15:27:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:27:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 15:27:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:27:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:27:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:27:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:27:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:27:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:27:35 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:27:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:27:35 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:27:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:27:35 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:27:35 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:27:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:27:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:27:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:27:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:27:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:27:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:27:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:27:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:27:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:27:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:27:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:27:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:27:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:27:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 15:27:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFE_C00_000
MIG: 15:27:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 15:27:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:27:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_139_138_137_136_135_134_133_132_131_130_129_128_127_126
MIG: 15:27:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_12A_125
MIG: 15:27:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h123
MIG: 15:27:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:27:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 15:27:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 15:27:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_121
MIG: 15:27:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:27:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h124
MIG: 15:27:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h122
MIG: 15:27:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_00_01_02_03
MIG: 15:27:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h032_033_034_035_036_037_038_039
MIG: 15:27:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h022_023_024_025_026_027_028_029
MIG: 15:27:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h010_011_012_013_014_015_016_017
MIG: 15:27:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h001_002_003_004_005_006_007_009
MIG: 15:27:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h232_233_234_235_236_237_238_239
MIG: 15:27:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h222_223_224_225_226_227_228_229
MIG: 15:27:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h210_211_212_213_214_215_216_217
MIG: 15:27:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h201_202_203_204_205_206_207_209
MIG: 15:27:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:27:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:27:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:27:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:27:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:27:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:27:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:27:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:27:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:27:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:27:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:27:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:27:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:27:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:27:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:27:35 :  Invalid Param: DDR3_IODELAY_GRP ==> "MIG_7SERIES_0_IODELAY_MIG"
MIG: 15:27:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:27:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:27:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:27:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:27:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:27:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:27:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:27:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:27:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "FALSE"
MIG: 15:27:35 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 15:27:35 : 
MIG: 15:27:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:27:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:27:35 : 
MIG: 15:27:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:27:35 : 
MIG: 15:27:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:27:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:27:35 : 
MIG: 15:27:35 : 
MIG: 15:27:35 : 
MIG: 15:27:35 : Same Interface
MIG: 15:27:42 : ################# RUNNING MIG BATCH ###################
MIG: 15:27:43 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 15:27:43 : synp_flow:  -- synthesis_mode: Other
MIG: 15:27:43 : outputDirectory: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:27:43 : vivado_mode: xpg_pa
MIG: 15:27:43 :  locked false  
MIG: 15:27:43 : HDL Language: Verilog
MIG: 15:27:43 : compInfo: false
MIG: 15:27:43 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:27:43 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:27:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 15:27:43 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 15:27:43 : I am in catch area
MIG: 15:27:43 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:28:09 : XML_INPUT_FILE: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:28:09 : Component_Name: mig_7series_0
MIG: 15:28:09 : Moving mig_7series_0 ...
MIG: 15:28:10 : Moving mig_7series_0.veo ...
MIG: 15:28:10 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:28:28 : Running synthesis.xit
MIG: 15:28:28 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:28 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 15:28:28 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:28 : outputDirectory: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:28:28 : vivado_mode: xpg_pa
MIG: 15:28:28 :  locked false  
MIG: 15:28:28 : HDL Language: Verilog
MIG: 15:28:28 : compInfo: false
MIG: 15:28:28 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:28:28 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:28:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 15:28:28 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 15:28:28 : I am in catch area
MIG: 15:28:28 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:28:54 : XML_INPUT_FILE: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:28:54 : Component_Name: mig_7series_0
MIG: 15:28:54 : Moving mig_7series_0 ...
MIG: 15:28:55 : Moving mig_7series_0.veo ...
MIG: 15:28:55 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:28:57 : Running implementation.xit
MIG: 15:28:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:28:57 : IGN:         <InputClkFreq>800</InputClkFreq> <==>         <InputClkFreq>800</InputClkFreq> 
MIG: 15:28:58 : Running vlog_synth_rpr.xit
MIG: 15:28:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:28:59 : IGN:         <InputClkFreq>800</InputClkFreq> <==>         <InputClkFreq>800</InputClkFreq> 
MIG: 15:29:01 : Running simulation.xit
MIG: 15:29:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:01 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 15:29:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:01 : outputDirectory: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:29:01 : vivado_mode: xpg_pa
MIG: 15:29:01 :  locked false  
MIG: 15:29:01 : HDL Language: Verilog
MIG: 15:29:01 : compInfo: false
MIG: 15:29:01 : Vivado Options xc7vx485t ffg1761 -2
MIG: 15:29:01 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 15:29:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 15:29:01 : xilinx_path: C:/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 15:29:01 : I am in catch area
MIG: 15:29:01 : Running C:/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:29:27 : XML_INPUT_FILE: c:/Users/Windows/Desktop/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:29:27 : Component_Name: mig_7series_0
MIG: 15:29:27 : Moving mig_7series_0 ...
MIG: 15:29:28 : Moving mig_7series_0.veo ...
MIG: 15:29:28 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:29:29 : Running vlog_sim_rpr.xit
MIG: 15:29:29 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:29:29 : IGN:         <InputClkFreq>800</InputClkFreq> <==>         <InputClkFreq>800</InputClkFreq> 
MIG: 17:02:47 : xml_input_file: mig_b.prj
MIG: 17:02:47 : Absolute path of xml_input_file: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:02:47 : xml_input_file: mig_b.prj
MIG: 17:02:47 : Absolute path of xml_input_file: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:02:47 : In updateAllModelParams
MIG: 17:02:47 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:47 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 17:02:47 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:47 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:02:47 : vivado_mode: xpg_pa
MIG: 17:02:47 :  locked false  
MIG: 17:02:47 : HDL Language: Verilog
MIG: 17:02:47 : compInfo: true
MIG: 17:02:47 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:02:47 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:02:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:02:47 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:02:47 : I am in catch area
MIG: 17:02:47 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:03:03 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:03:03 : Component_Name: mig_7series_0
MIG: 17:03:03 : Moving mig_7series_0 ...
MIG: 17:03:03 : Moving mig_7series_0.veo ...
MIG: 17:03:03 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:03:03 : XGUI hdlLanguage: Verilog
MIG: 17:03:03 : xgui vivado_mode: xpg_pa
MIG: 17:03:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:03:03 : Reading C:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 17:03:04 : 1
MIG: 17:03:04 : Inside fn mem: DDR3
MIG: 17:03:04 : QDRII+ Inside fn ui: 200000000
MIG: 17:03:04 : cntrl:  memtype: DDR3
MIG: 17:03:04 : 800
MIG: 17:03:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:03:04 : 
MIG: 17:03:04 : 
MIG: 17:03:04 : 200000000
MIG: 17:03:04 : 
MIG: 17:03:04 :  polarity_value: 1
MIG: 17:03:04 : 
MIG: 17:03:04 : 
MIG: 17:03:04 : cntrl:  memtype: DDR3
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:03:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:03:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:03:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:03:04 : 64
MIG: 17:03:04 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:03:04 : 8
MIG: 17:03:04 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:03:04 : 3
MIG: 17:03:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:03:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: ECC ==> OFF
MIG: 17:03:04 : 64
MIG: 17:03:04 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:03:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:03:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:03:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:03:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:03:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:03:04 : 28
MIG: 17:03:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:03:04 : 0
MIG: 17:03:04 :  Valid Param: DDR3_USE_DM_PORT ==> 0
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:03:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:03:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:03:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:03:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:03:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:03:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:03:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:03:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:03:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:03:04 :  Invalid Param: DDR3_CL ==> 11
MIG: 17:03:04 :  Invalid Param: DDR3_CWL ==> 8
MIG: 17:03:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:03:04 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:03:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:03:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:03:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:03:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:03:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 1250
MIG: 17:03:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:03:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 17:03:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:03:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:03:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:03:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:03:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:03:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:03:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 17:03:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:03:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:03:04 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:03:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:03:04 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:03:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:03:04 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:03:04 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:03:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:03:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:03:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:03:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:03:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:03:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:03:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:03:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:03:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:03:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:03:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:03:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 17:03:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFE_C00_000
MIG: 17:03:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 17:03:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:03:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_139_138_137_136_135_134_133_132_131_130_129_128_127_126
MIG: 17:03:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_12A_125
MIG: 17:03:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h123
MIG: 17:03:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:03:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 17:03:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 17:03:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_121
MIG: 17:03:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:03:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h124
MIG: 17:03:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h122
MIG: 17:03:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_00_01_02_03
MIG: 17:03:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h032_033_034_035_036_037_038_039
MIG: 17:03:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h022_023_024_025_026_027_028_029
MIG: 17:03:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h010_011_012_013_014_015_016_017
MIG: 17:03:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h001_002_003_004_005_006_007_009
MIG: 17:03:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h232_233_234_235_236_237_238_239
MIG: 17:03:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h222_223_224_225_226_227_228_229
MIG: 17:03:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h210_211_212_213_214_215_216_217
MIG: 17:03:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h201_202_203_204_205_206_207_209
MIG: 17:03:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:03:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:03:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:03:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:03:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:03:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:03:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:03:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:03:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:03:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:03:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:03:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:03:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:03:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:03:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 17:03:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 17:03:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 17:03:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 17:03:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 17:03:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 17:03:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:03:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:03:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:03:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:03:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:03:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:03:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:03:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:03:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 17:03:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:03:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "FALSE"
MIG: 17:03:04 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 17:03:04 : 4
MIG: 17:03:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:03:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:03:04 : 
MIG: 17:03:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:03:04 : 
MIG: 17:03:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:03:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:03:04 : 
MIG: 17:03:04 : 
MIG: 17:03:04 : 
MIG: 17:03:04 : Same Interface
MIG: 17:03:06 : xml_input_file: mig_b.prj
MIG: 17:03:06 : Absolute path of xml_input_file: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:03:06 : In updateAllModelParams
MIG: 17:03:06 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:03:06 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 17:03:06 : ################# RUNNING MIG BATCH ###################
MIG: 17:03:06 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 17:03:06 : synp_flow:  -- synthesis_mode: Other
MIG: 17:03:06 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:03:06 : vivado_mode: xpg_pa
MIG: 17:03:06 :  locked false  
MIG: 17:03:06 : HDL Language: Verilog
MIG: 17:03:06 : compInfo: true
MIG: 17:03:06 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:03:06 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:03:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:03:06 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:03:06 : I am in catch area
MIG: 17:03:06 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:03:18 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:03:18 : Component_Name: mig_7series_0
MIG: 17:03:18 : Moving mig_7series_0 ...
MIG: 17:03:18 : Moving mig_7series_0.veo ...
MIG: 17:03:18 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:03:18 : XGUI hdlLanguage: Verilog
MIG: 17:03:18 : xgui vivado_mode: xpg_pa
MIG: 17:03:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:03:18 : Reading C:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 17:03:19 : 
MIG: 17:03:19 : Inside fn mem: DDR3
MIG: 17:03:19 : QDRII+ Inside fn ui: 200000000
MIG: 17:03:19 : cntrl:  memtype: DDR3
MIG: 17:03:19 : 
MIG: 17:03:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:03:19 : 
MIG: 17:03:19 : 
MIG: 17:03:19 : 
MIG: 17:03:19 : 
MIG: 17:03:19 :  polarity_value: 1
MIG: 17:03:19 : 
MIG: 17:03:19 : 
MIG: 17:03:19 : cntrl:  memtype: DDR3
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:03:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:03:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:03:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:03:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: ECC ==> OFF
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:03:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:03:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:03:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:03:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:03:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_USE_DM_PORT ==> 0
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:03:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:03:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:03:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:03:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:03:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:03:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:03:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:03:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:03:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:03:19 :  Invalid Param: DDR3_CL ==> 11
MIG: 17:03:19 :  Invalid Param: DDR3_CWL ==> 8
MIG: 17:03:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:03:19 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:03:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:03:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:03:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:03:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:03:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 1250
MIG: 17:03:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:03:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 17:03:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:03:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:03:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:03:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:03:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:03:19 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:03:19 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 17:03:19 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:03:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:03:19 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:03:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:03:19 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:03:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:03:19 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:03:19 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:03:19 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:03:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:03:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:03:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:03:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:03:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:03:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:03:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:03:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:03:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:03:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:03:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 17:03:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFE_C00_000
MIG: 17:03:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FC_3FC_0FF_2FE
MIG: 17:03:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:03:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_139_138_137_136_135_134_133_132_131_130_129_128_127_126
MIG: 17:03:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12B_12A_125
MIG: 17:03:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h123
MIG: 17:03:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:03:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 17:03:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 17:03:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_121
MIG: 17:03:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:03:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h124
MIG: 17:03:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h122
MIG: 17:03:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_00_01_02_03
MIG: 17:03:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h032_033_034_035_036_037_038_039
MIG: 17:03:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h022_023_024_025_026_027_028_029
MIG: 17:03:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h010_011_012_013_014_015_016_017
MIG: 17:03:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h001_002_003_004_005_006_007_009
MIG: 17:03:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h232_233_234_235_236_237_238_239
MIG: 17:03:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h222_223_224_225_226_227_228_229
MIG: 17:03:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h210_211_212_213_214_215_216_217
MIG: 17:03:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h201_202_203_204_205_206_207_209
MIG: 17:03:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:03:19 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:03:19 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:03:19 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:03:19 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:03:19 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:03:19 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:03:19 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:03:19 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:03:19 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:03:19 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:03:19 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:03:19 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:03:19 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:03:19 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 17:03:19 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 17:03:19 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 17:03:19 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 17:03:19 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 17:03:19 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 17:03:19 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:03:19 :  Invalid Param: DDR3_REFCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:03:19 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:03:19 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:03:19 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:03:19 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:03:19 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:03:19 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:03:19 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 17:03:19 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:03:19 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "FALSE"
MIG: 17:03:19 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:03:19 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:03:19 : 
MIG: 17:03:19 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:03:19 : 
MIG: 17:03:19 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:03:19 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:03:19 : 
MIG: 17:03:19 : 
MIG: 17:03:19 : 
MIG: 17:03:19 : Same Interface
MIG: 17:04:34 : Running synthesis.xit
MIG: 17:04:35 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:04:35 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 17:04:35 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:35 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 17:04:35 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:35 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:04:35 : vivado_mode: xpg_pa
MIG: 17:04:35 :  locked false  
MIG: 17:04:35 : HDL Language: Verilog
MIG: 17:04:35 : compInfo: false
MIG: 17:04:35 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:04:35 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:04:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:04:35 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:04:35 : I am in catch area
MIG: 17:04:35 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:04:46 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:04:46 : Component_Name: mig_7series_0
MIG: 17:04:46 : Moving mig_7series_0 ...
MIG: 17:04:46 : Moving mig_7series_0.veo ...
MIG: 17:04:46 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:04:47 : Running vlog_synth_rpr.xit
MIG: 17:04:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:04:47 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 17:04:47 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:47 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 17:04:47 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:47 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:04:47 : vivado_mode: xpg_pa
MIG: 17:04:47 :  locked false  
MIG: 17:04:47 : HDL Language: Verilog
MIG: 17:04:47 : compInfo: false
MIG: 17:04:47 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:04:47 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:04:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:04:47 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:04:47 : I am in catch area
MIG: 17:04:47 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:04:58 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:04:58 : Component_Name: mig_7series_0
MIG: 17:04:58 : Moving mig_7series_0 ...
MIG: 17:04:58 : Moving mig_7series_0.veo ...
MIG: 17:04:58 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:04:58 : Running simulation.xit
MIG: 17:04:58 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:04:58 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 17:04:58 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:58 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 17:04:58 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:58 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:04:58 : vivado_mode: xpg_pa
MIG: 17:04:58 :  locked false  
MIG: 17:04:58 : HDL Language: Verilog
MIG: 17:04:58 : compInfo: false
MIG: 17:04:58 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:04:58 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:04:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:04:58 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:04:58 : I am in catch area
MIG: 17:04:58 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:05:10 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:05:10 : Component_Name: mig_7series_0
MIG: 17:05:10 : Moving mig_7series_0 ...
MIG: 17:05:10 : Moving mig_7series_0.veo ...
MIG: 17:05:10 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:05:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:05:10 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:05:10 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 17:05:10 : ################# RUNNING MIG BATCH ###################
MIG: 17:05:10 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 17:05:10 : synp_flow:  -- synthesis_mode: Other
MIG: 17:05:10 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:05:10 : vivado_mode: xpg_pa
MIG: 17:05:10 :  locked false  
MIG: 17:05:10 : HDL Language: Verilog
MIG: 17:05:10 : compInfo: false
MIG: 17:05:10 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:05:10 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:05:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:05:10 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:05:10 : I am in catch area
MIG: 17:05:10 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:05:21 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:05:21 : Component_Name: mig_7series_0
MIG: 17:05:21 : Moving mig_7series_0 ...
MIG: 17:05:21 : Moving mig_7series_0.veo ...
MIG: 17:05:21 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:05:21 : Running implementation.xit
MIG: 17:05:22 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:05:22 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 17:05:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:05:22 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 17:05:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:05:22 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:05:22 : vivado_mode: xpg_pa
MIG: 17:05:22 :  locked false  
MIG: 17:05:22 : HDL Language: Verilog
MIG: 17:05:22 : compInfo: false
MIG: 17:05:22 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:05:22 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:05:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:05:22 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:05:22 : I am in catch area
MIG: 17:05:22 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:05:33 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT_2014.1/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:05:33 : Component_Name: mig_7series_0
MIG: 17:05:33 : Moving mig_7series_0 ...
MIG: 17:05:33 : Moving mig_7series_0.veo ...
MIG: 17:05:33 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:05:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:38 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 16:05:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:38 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 16:05:38 : vivado_mode: xpg_pa
MIG: 16:05:38 :  locked false  
MIG: 16:05:38 : HDL Language: Verilog
MIG: 16:05:38 : compInfo: false
MIG: 16:05:38 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:05:38 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:05:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:05:38 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:05:38 : I am in catch area
MIG: 16:05:38 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 16:05:52 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 16:05:52 : Component_Name: mig_7series_0
MIG: 16:05:52 : Moving mig_7series_0 ...
MIG: 16:05:52 : Moving mig_7series_0.veo ...
MIG: 16:05:52 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:05:53 : Running synthesis.xit
MIG: 16:05:53 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:05:53 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 16:05:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:53 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 16:05:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:53 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 16:05:53 : vivado_mode: xpg_pa
MIG: 16:05:53 :  locked false  
MIG: 16:05:53 : HDL Language: Verilog
MIG: 16:05:53 : compInfo: false
MIG: 16:05:53 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:05:53 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:05:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:05:53 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:05:53 : I am in catch area
MIG: 16:05:53 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 16:06:04 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 16:06:04 : Component_Name: mig_7series_0
MIG: 16:06:04 : Moving mig_7series_0 ...
MIG: 16:06:04 : Moving mig_7series_0.veo ...
MIG: 16:06:04 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:06:04 : Running vlog_synth_rpr.xit
MIG: 16:06:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:06:04 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 16:06:04 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:04 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 16:06:04 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:04 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 16:06:04 : vivado_mode: xpg_pa
MIG: 16:06:04 :  locked false  
MIG: 16:06:04 : HDL Language: Verilog
MIG: 16:06:04 : compInfo: false
MIG: 16:06:04 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:06:04 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:06:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:06:04 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:06:04 : I am in catch area
MIG: 16:06:04 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 16:06:16 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 16:06:16 : Component_Name: mig_7series_0
MIG: 16:06:16 : Moving mig_7series_0 ...
MIG: 16:06:16 : Moving mig_7series_0.veo ...
MIG: 16:06:16 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:06:16 : Running simulation.xit
MIG: 16:06:16 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:06:16 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 16:06:16 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:16 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 16:06:16 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:16 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 16:06:16 : vivado_mode: xpg_pa
MIG: 16:06:16 :  locked false  
MIG: 16:06:16 : HDL Language: Verilog
MIG: 16:06:16 : compInfo: false
MIG: 16:06:16 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:06:16 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:06:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:06:16 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:06:16 : I am in catch area
MIG: 16:06:16 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 16:06:28 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 16:06:28 : Component_Name: mig_7series_0
MIG: 16:06:28 : Moving mig_7series_0 ...
MIG: 16:06:28 : Moving mig_7series_0.veo ...
MIG: 16:06:28 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:06:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:06:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:06:28 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 16:06:28 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:28 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 16:06:28 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:28 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 16:06:28 : vivado_mode: xpg_pa
MIG: 16:06:28 :  locked false  
MIG: 16:06:28 : HDL Language: Verilog
MIG: 16:06:28 : compInfo: false
MIG: 16:06:28 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:06:28 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:06:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:06:28 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:06:28 : I am in catch area
MIG: 16:06:28 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 16:06:40 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 16:06:40 : Component_Name: mig_7series_0
MIG: 16:06:40 : Moving mig_7series_0 ...
MIG: 16:06:40 : Moving mig_7series_0.veo ...
MIG: 16:06:40 : Moving mig_7series_0_xmdf.tcl ...
MIG: 16:06:40 : Running implementation.xit
MIG: 16:06:40 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 16:06:40 : ERR:     <Version>2.0</Version> <==>     <Version>2.4</Version> 
MIG: 16:06:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:40 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0
MIG: 16:06:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:40 : outputDirectory: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 16:06:40 : vivado_mode: xpg_pa
MIG: 16:06:40 :  locked false  
MIG: 16:06:40 : HDL Language: Verilog
MIG: 16:06:40 : compInfo: false
MIG: 16:06:40 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:06:40 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:06:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:06:40 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:06:40 : I am in catch area
MIG: 16:06:40 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 16:06:51 : XML_INPUT_FILE: c:/Users/jmack2545.ENGR-RCL08G/Documents/Josh/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 16:06:51 : Component_Name: mig_7series_0
MIG: 16:06:51 : Moving mig_7series_0 ...
MIG: 16:06:51 : Moving mig_7series_0.veo ...
MIG: 16:06:51 : Moving mig_7series_0_xmdf.tcl ...
