

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Wed May 25 01:48:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_66_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_86_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_87_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_92_7_VITIS_LOOP_93_8  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_99_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_103_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_104_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_115_12                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|   1858|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    0|    2801|   2354|    -|
|Memory           |      130|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    959|    -|
|Register         |        -|    -|    2992|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      134|    8|    5793|   5331|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       47|    3|       5|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |control_s_axi_U          |control_s_axi         |        0|   0|  354|  556|    0|
    |gmem2_m_axi_U            |gmem2_m_axi           |        2|   0|  537|  677|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  537|  677|    0|
    |mul_31ns_32ns_63_2_1_U7  |mul_31ns_32ns_63_2_1  |        0|   0|  165|   50|    0|
    |mul_31s_31s_31_2_1_U3    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U6    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U8    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U9    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_7ns_31_2_1_U2    |mul_31s_7ns_31_2_1    |        0|   0|  141|   48|    0|
    |mul_32ns_7ns_38_2_1_U5   |mul_32ns_7ns_38_2_1   |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U4    |mul_32s_32s_32_2_1    |        0|   0|  165|   50|    0|
    |mul_32s_34ns_65_2_1_U1   |mul_32s_34ns_65_2_1   |        0|   0|  173|   54|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        4|   0| 2801| 2354|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_11ns_16ns_16_4_1_U11  |mac_muladd_10ns_11ns_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U12    |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U17    |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mul_mul_16s_16s_29_4_1_U13            |mul_mul_16s_16s_29_4_1            |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U10           |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U14           |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U15           |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    |mul_mul_6ns_11ns_16_4_1_U16           |mul_mul_6ns_11ns_16_4_1           |       i0 * i1|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |dbbuf_V_U  |dbbuf_V  |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |wbuf_V_U   |wbuf_V   |       64|  0|   0|    0|  50000|   16|     1|       800000|
    |dwbuf_V_U  |wbuf_V   |       64|  0|   0|    0|  50000|   16|     1|       800000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |         |      130|  0|   0|    0| 102000|   64|     4|      1632000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_1223_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln104_fu_1284_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln105_fu_1303_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln1116_fu_1454_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln115_fu_1523_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln116_fu_1540_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln117_fu_1551_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln43_fu_835_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln49_fu_883_p2                 |         +|   0|  0|  45|          38|           6|
    |add_ln53_fu_877_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln65_fu_1313_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln66_fu_1373_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln67_fu_1392_p2                |         +|   0|  0|  23|          16|          16|
    |add_ln72_fu_1401_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln74_fu_1424_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln76_fu_1434_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_959_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln87_fu_1027_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln88_fu_1046_p2                |         +|   0|  0|  23|          16|          16|
    |add_ln92_1_fu_1122_p2              |         +|   0|  0|  13|          10|          10|
    |add_ln92_2_fu_1055_p2              |         +|   0|  0|  70|          63|           1|
    |add_ln92_fu_1066_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln93_fu_1131_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln99_fu_1189_p2                |         +|   0|  0|  38|          31|           1|
    |dbbuf_V_d0                         |         +|   0|  0|  23|          16|          16|
    |empty_45_fu_1329_p2                |         +|   0|  0|  38|          31|          31|
    |empty_46_fu_1341_p2                |         +|   0|  0|  39|          32|          32|
    |empty_52_fu_983_p2                 |         +|   0|  0|  38|          31|          31|
    |empty_53_fu_995_p2                 |         +|   0|  0|  39|          32|          32|
    |empty_59_fu_1239_p2                |         +|   0|  0|  38|          31|          31|
    |empty_60_fu_1251_p2                |         +|   0|  0|  39|          32|          32|
    |num_iters_fu_806_p2                |         +|   0|  0|  34|          27|           1|
    |sub_ln41_1_fu_790_p2               |         -|   0|  0|  34|           1|          27|
    |sub_ln41_fu_769_p2                 |         -|   0|  0|  72|           1|          65|
    |sub_ln53_fu_932_p2                 |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state32_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state57_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state62                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_pp5_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state92_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state94_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state98_pp7_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state99_pp7_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1664                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1676                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2622                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2626                  |       and|   0|  0|   2|           1|           1|
    |cmp36262_fu_945_p2                 |      icmp|   0|  0|  18|          32|           1|
    |cmp37257_fu_863_p2                 |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln103_fu_1229_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln104_fu_1294_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln115_1_fu_1529_p2            |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln115_fu_1489_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln43_1_fu_841_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln43_fu_796_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln49_fu_889_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln53_fu_919_p2                |      icmp|   0|  0|  20|          39|          39|
    |icmp_ln65_fu_1319_p2               |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln66_fu_1383_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln72_fu_1407_p2               |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln76_fu_1440_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln86_fu_965_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln87_fu_1037_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln92_fu_1061_p2               |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln93_fu_1072_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_fu_1199_p2               |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp7_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state93_io                |        or|   0|  0|   2|           1|           1|
    |select_ln41_1_fu_801_p3            |    select|   0|  0|  27|           1|          27|
    |select_ln41_fu_784_p3              |    select|   0|  0|  27|           1|          27|
    |select_ln92_2_fu_1093_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln92_3_fu_1105_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln92_fu_1077_p3             |    select|   0|  0|  32|           1|           1|
    |ub_fu_937_p3                       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp7                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1858|        1639|        1187|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  337|         72|    1|         72|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter4                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter5                  |   14|          3|    1|          3|
    |ap_enable_reg_pp7_iter4                  |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_725_p4             |    9|          2|   31|         62|
    |ap_phi_mux_i_5_phi_fu_615_p4             |    9|          2|   31|         62|
    |ap_phi_mux_indvar_flatten_phi_fu_604_p4  |    9|          2|   63|        126|
    |ap_phi_mux_j_3_phi_fu_626_p4             |    9|          2|   32|         64|
    |ap_phi_mux_rhs_phi_fu_715_p4             |    9|          2|   16|         32|
    |bbuf_V_address0                          |   14|          3|   10|         30|
    |dwbuf_V_address0                         |   25|          5|   16|         80|
    |dwbuf_V_d0                               |   14|          3|   16|         48|
    |dx_Addr_A_orig                           |   14|          3|   32|         96|
    |dx_WEN_A                                 |    9|          2|    2|          4|
    |dy_Addr_A_orig                           |   20|          4|   32|        128|
    |gmem2_AWADDR                             |   14|          3|   32|         96|
    |gmem2_WDATA                              |   14|          3|   16|         48|
    |gmem2_blk_n_AW                           |    9|          2|    1|          2|
    |gmem2_blk_n_B                            |    9|          2|    1|          2|
    |gmem2_blk_n_W                            |    9|          2|    1|          2|
    |gmem_ARADDR                              |   20|          4|   32|        128|
    |gmem_ARLEN                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |i_1_reg_721                              |    9|          2|   31|         62|
    |i_2_reg_667                              |    9|          2|   31|         62|
    |i_3_reg_577                              |    9|          2|   31|         62|
    |i_4_reg_690                              |    9|          2|   31|         62|
    |i_5_reg_611                              |    9|          2|   31|         62|
    |i_6_reg_633                              |    9|          2|   31|         62|
    |i_7_reg_644                              |    9|          2|   31|         62|
    |i_reg_543                                |    9|          2|   31|         62|
    |indvar_flatten_reg_600                   |    9|          2|   63|        126|
    |j_1_reg_589                              |    9|          2|   31|         62|
    |j_2_reg_701                              |    9|          2|   32|         64|
    |j_3_reg_622                              |    9|          2|   32|         64|
    |j_4_reg_656                              |    9|          2|   31|         62|
    |j_reg_679                                |    9|          2|   31|         62|
    |k_reg_554                                |    9|          2|   32|         64|
    |phi_mul_reg_565                          |    9|          2|   38|         76|
    |rhs_reg_712                              |    9|          2|   16|         32|
    |wbuf_V_address0                          |   20|          4|   16|         64|
    |x_Addr_A_orig                            |   20|          4|   32|        128|
    |y_Din_A                                  |   14|          3|   16|         48|
    |y_WEN_A                                  |    9|          2|    2|          4|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  959|        207| 1036|       2569|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_2030                     |  31|   0|   31|          0|
    |add_ln1116_reg_2173                    |  16|   0|   16|          0|
    |add_ln115_reg_2233                     |  31|   0|   31|          0|
    |add_ln49_reg_1785                      |  38|   0|   38|          0|
    |add_ln53_reg_1779                      |  32|   0|   32|          0|
    |add_ln65_reg_2073                      |  31|   0|   31|          0|
    |add_ln67_reg_2116                      |  16|   0|   16|          0|
    |add_ln67_reg_2116_pp5_iter1_reg        |  16|   0|   16|          0|
    |add_ln72_reg_2126                      |  31|   0|   31|          0|
    |add_ln86_reg_1842                      |  31|   0|   31|          0|
    |add_ln88_reg_1890                      |  16|   0|   16|          0|
    |add_ln88_reg_1890_pp1_iter1_reg        |  16|   0|   16|          0|
    |add_ln92_2_reg_1905                    |  63|   0|   63|          0|
    |add_ln93_reg_1955                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |  71|   0|   71|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter4                |   1|   0|    1|          0|
    |b_read_reg_1665                        |  32|   0|   32|          0|
    |cmp36262_reg_1826                      |   1|   0|    1|          0|
    |cmp37257_reg_1755                      |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_2009                  |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_2009_pp3_iter1_reg    |  10|   0|   10|          0|
    |dbbuf_V_load_reg_2020                  |  16|   0|   16|          0|
    |debug_dx_read_reg_1655                 |  32|   0|   32|          0|
    |debug_x_read_reg_1660                  |  32|   0|   32|          0|
    |debugip_read_reg_1651                  |   1|   0|    1|          0|
    |dwbuf_V_addr_1_reg_1975                |  16|   0|   16|          0|
    |dwbuf_V_addr_1_reg_1975_pp2_iter2_reg  |  16|   0|   16|          0|
    |dwt_read_reg_1670                      |  32|   0|   32|          0|
    |dx_load_reg_2264                       |  16|   0|   16|          0|
    |empty_44_reg_2081                      |  31|   0|   31|          0|
    |empty_51_reg_1855                      |  31|   0|   31|          0|
    |empty_58_reg_2038                      |  31|   0|   31|          0|
    |fwprop_read_reg_1619                   |   1|   0|    1|          0|
    |gmem2_addr_1_reg_2258                  |  32|   0|   32|          0|
    |gmem2_addr_reg_2247                    |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_2121              |  16|   0|   16|          0|
    |gmem_addr_1_reg_2086                   |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1895              |  16|   0|   16|          0|
    |gmem_addr_2_reg_1860                   |  32|   0|   32|          0|
    |gmem_addr_3_reg_2043                   |  32|   0|   32|          0|
    |gmem_addr_read_reg_1742                |  16|   0|   16|          0|
    |i_1_reg_721                            |  31|   0|   31|          0|
    |i_2_reg_667                            |  31|   0|   31|          0|
    |i_3_reg_577                            |  31|   0|   31|          0|
    |i_4_reg_690                            |  31|   0|   31|          0|
    |i_5_reg_611                            |  31|   0|   31|          0|
    |i_6_reg_633                            |  31|   0|   31|          0|
    |i_7_reg_644                            |  31|   0|   31|          0|
    |i_reg_543                              |  31|   0|   31|          0|
    |icmp_ln104_reg_2064                    |   1|   0|    1|          0|
    |icmp_ln104_reg_2064_pp4_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln115_1_reg_2238                  |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1733                   |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1733_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln43_reg_1708                     |   1|   0|    1|          0|
    |icmp_ln66_reg_2112                     |   1|   0|    1|          0|
    |icmp_ln66_reg_2112_pp5_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln76_reg_2169                     |   1|   0|    1|          0|
    |icmp_ln87_reg_1886                     |   1|   0|    1|          0|
    |icmp_ln87_reg_1886_pp1_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln92_reg_1910                     |   1|   0|    1|          0|
    |icmp_ln99_reg_2005                     |   1|   0|    1|          0|
    |icmp_ln99_reg_2005_pp3_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten_reg_600                 |  63|   0|   63|          0|
    |j_1_reg_589                            |  31|   0|   31|          0|
    |j_2_reg_701                            |  32|   0|   32|          0|
    |j_3_reg_622                            |  32|   0|   32|          0|
    |j_4_reg_656                            |  31|   0|   31|          0|
    |j_reg_679                              |  31|   0|   31|          0|
    |k_reg_554                              |  32|   0|   32|          0|
    |mul150_reg_2208                        |  32|   0|   32|          0|
    |mul_ln105_reg_2054                     |  16|   0|   16|          0|
    |mul_ln1116_reg_2159                    |  16|   0|   16|          0|
    |mul_ln41_reg_1692                      |  65|   0|   65|          0|
    |mul_ln53_1_reg_1798                    |  31|   0|   31|          0|
    |mul_ln53_2_reg_1810                    |  38|   0|   38|          0|
    |mul_ln53_reg_1769                      |  31|   0|   31|          0|
    |mul_ln67_reg_2102                      |  16|   0|   16|          0|
    |mul_ln88_reg_1876                      |  16|   0|   16|          0|
    |mul_ln92_reg_1900                      |  63|   0|   63|          0|
    |num_iters_reg_1712                     |  27|   0|   27|          0|
    |phi_mul_reg_565                        |  38|   0|   38|          0|
    |reg_732                                |  16|   0|   16|          0|
    |reg_737                                |  16|   0|   16|          0|
    |rhs_reg_712                            |  16|   0|   16|          0|
    |select_ln92_2_reg_1919                 |  10|   0|   10|          0|
    |select_ln92_3_reg_1930                 |  31|   0|   31|          0|
    |select_ln92_reg_1914                   |  32|   0|   32|          0|
    |sext_ln115_1_reg_2228                  |  32|   0|   32|          0|
    |sext_ln115_reg_2223                    |  32|   0|   32|          0|
    |sext_ln49_1_reg_1764                   |  32|   0|   32|          0|
    |sext_ln49_reg_1759                     |  39|   0|   39|          0|
    |sub_ln41_1_reg_1703                    |  27|   0|   27|          0|
    |tmp_2_reg_1697                         |  27|   0|   27|          0|
    |tmp_reg_1681                           |   1|   0|    1|          0|
    |trunc_ln103_reg_2025                   |  31|   0|   31|          0|
    |trunc_ln1118_reg_1935                  |  16|   0|   16|          0|
    |trunc_ln115_reg_2218                   |  31|   0|   31|          0|
    |trunc_ln43_reg_1723                    |  31|   0|   31|          0|
    |trunc_ln44_reg_1737                    |  10|   0|   10|          0|
    |trunc_ln44_reg_1737_pp0_iter1_reg      |  10|   0|   10|          0|
    |trunc_ln49_reg_1747                    |  31|   0|   31|          0|
    |trunc_ln54_reg_1815                    |  10|   0|   10|          0|
    |trunc_ln65_reg_1836                    |  31|   0|   31|          0|
    |trunc_ln67_reg_2092                    |   6|   0|    6|          0|
    |trunc_ln72_reg_2134                    |  10|   0|   10|          0|
    |trunc_ln86_reg_1830                    |  31|   0|   31|          0|
    |trunc_ln88_reg_1866                    |   6|   0|    6|          0|
    |ub_reg_1821                            |  32|   0|   32|          0|
    |wt_read_reg_1676                       |  32|   0|   32|          0|
    |xdim_read_reg_1635                     |  32|   0|   32|          0|
    |y_addr_reg_2149                        |  10|   0|   10|          0|
    |ydim_read_reg_1623                     |  32|   0|   32|          0|
    |zext_ln1118_reg_1940                   |  16|   0|   32|         16|
    |zext_ln92_reg_1774                     |  32|   0|   63|         31|
    |gmem2_addr_1_reg_2258                  |  64|  32|   32|          0|
    |icmp_ln115_1_reg_2238                  |  64|  32|    1|          0|
    |icmp_ln76_reg_2169                     |  64|  32|    1|          0|
    |icmp_ln92_reg_1910                     |  64|  32|    1|          0|
    |zext_ln1118_reg_1940                   |  64|  32|   32|         16|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2992| 160| 2786|         63|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|x_Addr_A               |  out|   32|        bram|             x|         array|
|x_EN_A                 |  out|    1|        bram|             x|         array|
|x_WEN_A                |  out|    2|        bram|             x|         array|
|x_Din_A                |  out|   16|        bram|             x|         array|
|x_Dout_A               |   in|   16|        bram|             x|         array|
|x_Clk_A                |  out|    1|        bram|             x|         array|
|x_Rst_A                |  out|    1|        bram|             x|         array|
|dx_Addr_A              |  out|   32|        bram|            dx|         array|
|dx_EN_A                |  out|    1|        bram|            dx|         array|
|dx_WEN_A               |  out|    2|        bram|            dx|         array|
|dx_Din_A               |  out|   16|        bram|            dx|         array|
|dx_Dout_A              |   in|   16|        bram|            dx|         array|
|dx_Clk_A               |  out|    1|        bram|            dx|         array|
|dx_Rst_A               |  out|    1|        bram|            dx|         array|
|y_Addr_A               |  out|   32|        bram|             y|         array|
|y_EN_A                 |  out|    1|        bram|             y|         array|
|y_WEN_A                |  out|    2|        bram|             y|         array|
|y_Din_A                |  out|   16|        bram|             y|         array|
|y_Dout_A               |   in|   16|        bram|             y|         array|
|y_Clk_A                |  out|    1|        bram|             y|         array|
|y_Rst_A                |  out|    1|        bram|             y|         array|
|dy_Addr_A              |  out|   32|        bram|            dy|         array|
|dy_EN_A                |  out|    1|        bram|            dy|         array|
|dy_WEN_A               |  out|    2|        bram|            dy|         array|
|dy_Din_A               |  out|   16|        bram|            dy|         array|
|dy_Dout_A              |   in|   16|        bram|            dy|         array|
|dy_Clk_A               |  out|    1|        bram|            dy|         array|
|dy_Rst_A               |  out|    1|        bram|            dy|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 6
  * Pipeline-7: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 8, States = { 36 37 38 39 40 41 42 43 }
  Pipeline-3 : II = 1, D = 3, States = { 45 46 47 }
  Pipeline-4 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-6 : II = 1, D = 6, States = { 81 82 83 84 85 86 }
  Pipeline-7 : II = 2, D = 10, States = { 90 91 92 93 94 95 96 97 98 99 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 88 100 
18 --> 19 
19 --> 20 
20 --> 44 21 49 63 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 44 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 36 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 17 
50 --> 51 
51 --> 52 62 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 64 77 
64 --> 65 
65 --> 66 76 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 63 
77 --> 78 49 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 87 86 
86 --> 81 
87 --> 77 
88 --> 89 
89 --> 100 90 
90 --> 100 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 90 
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 101 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 102 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 103 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 104 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 105 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 106 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 107 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 108 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 109 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 110 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 111 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 112 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:38]   --->   Operation 112 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:39]   --->   Operation 113 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 114 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 115 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 116 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 117 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i65 %sext_ln41, i65 5497558139" [fcc_combined/main.cpp:41]   --->   Operation 117 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 118 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 119 [1/1] (3.54ns)   --->   "%sub_ln41 = sub i65 0, i65 %mul_ln41" [fcc_combined/main.cpp:41]   --->   Operation 119 'sub' 'sub_ln41' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln41, i32 38, i32 64" [fcc_combined/main.cpp:41]   --->   Operation 120 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%select_ln41 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 121 'select' 'select_ln41' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln41_1 = sub i27 0, i27 %select_ln41" [fcc_combined/main.cpp:41]   --->   Operation 122 'sub' 'sub_ln41_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:43]   --->   Operation 123 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32"   --->   Operation 124 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_0, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_21, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_22, i32 0, i32 0, void @empty_13, i32 2, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_23, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_20"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_30, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln41_1 = select i1 %tmp, i27 %sub_ln41_1, i27 %tmp_2" [fcc_combined/main.cpp:41]   --->   Operation 166 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln41_1, i27 1" [fcc_combined/main.cpp:41]   --->   Operation 167 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge287, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 168 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:43]   --->   Operation 169 'partselect' 'trunc_ln' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln" [fcc_combined/main.cpp:43]   --->   Operation 170 'sext' 'sext_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [fcc_combined/main.cpp:43]   --->   Operation 171 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 172 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 173 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 174 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 175 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 176 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 177 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 178 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:43]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [fcc_combined/main.cpp:43]   --->   Operation 180 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln43, void %.split27, i31 0, void %.lr.ph286" [fcc_combined/main.cpp:43]   --->   Operation 181 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i, i31 1" [fcc_combined/main.cpp:43]   --->   Operation 182 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln43_1 = icmp_eq  i31 %i, i31 %trunc_ln43" [fcc_combined/main.cpp:43]   --->   Operation 184 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 185 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %.split27, void %._crit_edge287.loopexit" [fcc_combined/main.cpp:43]   --->   Operation 186 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %i" [fcc_combined/main.cpp:44]   --->   Operation 187 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 188 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [fcc_combined/main.cpp:44]   --->   Operation 188 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [fcc_combined/main.cpp:43]   --->   Operation 189 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 190 'zext' 'zext_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln44" [fcc_combined/main.cpp:44]   --->   Operation 191 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:44]   --->   Operation 192 'store' 'store_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge287"   --->   Operation 194 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %xdim_read" [fcc_combined/main.cpp:49]   --->   Operation 195 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [2/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 196 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 197 [1/1] (2.47ns)   --->   "%cmp37257 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 197 'icmp' 'cmp37257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i32 %ydim_read" [fcc_combined/main.cpp:49]   --->   Operation 198 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i27 %num_iters" [fcc_combined/main.cpp:49]   --->   Operation 199 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln53 = mul i31 %trunc_ln49, i31 50" [fcc_combined/main.cpp:53]   --->   Operation 200 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i32 %xdim_read" [fcc_combined/main.cpp:92]   --->   Operation 201 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [fcc_combined/main.cpp:49]   --->   Operation 202 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge287, i32 %add_ln53, void %._crit_edge276" [fcc_combined/main.cpp:53]   --->   Operation 203 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge287, i38 %add_ln49, void %._crit_edge276" [fcc_combined/main.cpp:49]   --->   Operation 204 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %k, i32 1" [fcc_combined/main.cpp:53]   --->   Operation 205 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (2.79ns)   --->   "%add_ln49 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:49]   --->   Operation 206 'add' 'add_ln49' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %k, i32 %sext_ln49_1" [fcc_combined/main.cpp:49]   --->   Operation 207 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:49]   --->   Operation 208 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %k" [fcc_combined/main.cpp:49]   --->   Operation 209 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 210 [2/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 210 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %debugip_read, void %._crit_edge, void" [fcc_combined/main.cpp:113]   --->   Operation 211 'br' 'br_ln113' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 212 [2/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 212 'mul' 'mul150' <Predicate = (icmp_ln49 & debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln53_1 = mul i31 %mul_ln53, i31 %trunc_ln49_1" [fcc_combined/main.cpp:53]   --->   Operation 213 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %add_ln53" [fcc_combined/main.cpp:53]   --->   Operation 214 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [2/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 215 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 216 [1/2] (6.91ns)   --->   "%mul_ln53_2 = mul i38 %zext_ln53, i38 50" [fcc_combined/main.cpp:53]   --->   Operation 216 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:49]   --->   Operation 217 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i38 %mul_ln53_2" [fcc_combined/main.cpp:53]   --->   Operation 218 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (2.51ns)   --->   "%icmp_ln53 = icmp_slt  i39 %sext_ln49, i39 %zext_ln53_1" [fcc_combined/main.cpp:53]   --->   Operation 219 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 220 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:54]   --->   Operation 221 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %ydim_read, i32 %trunc_ln54_1" [fcc_combined/main.cpp:53]   --->   Operation 222 'sub' 'sub_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln53, i32 %sub_ln53, i32 50" [fcc_combined/main.cpp:53]   --->   Operation 223 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 224 [1/1] (2.47ns)   --->   "%cmp36262 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:53]   --->   Operation 224 'icmp' 'cmp36262' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:63]   --->   Operation 225 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %cmp36262, void %._crit_edge241, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 226 'br' 'br_ln86' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %ub" [fcc_combined/main.cpp:86]   --->   Operation 227 'trunc' 'trunc_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (1.58ns)   --->   "%br_ln86 = br void" [fcc_combined/main.cpp:86]   --->   Operation 228 'br' 'br_ln86' <Predicate = (!fwprop_read & cmp36262)> <Delay = 1.58>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 229 'br' 'br_ln65' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %ub" [fcc_combined/main.cpp:65]   --->   Operation 230 'trunc' 'trunc_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (1.58ns)   --->   "%br_ln65 = br void" [fcc_combined/main.cpp:65]   --->   Operation 231 'br' 'br_ln65' <Predicate = (fwprop_read & cmp36262)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln86, void %._crit_edge226, i31 0, void %.lr.ph230" [fcc_combined/main.cpp:86]   --->   Operation 232 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:86]   --->   Operation 233 'add' 'add_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i31 %i_3, i31 %trunc_ln86" [fcc_combined/main.cpp:86]   --->   Operation 234 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 235 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %.split8, void %.lr.ph240.preheader" [fcc_combined/main.cpp:86]   --->   Operation 236 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [2/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 237 'mul' 'empty_51' <Predicate = (!icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i31 %trunc_ln86" [fcc_combined/main.cpp:92]   --->   Operation 238 'zext' 'zext_ln92_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 239 [2/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 239 'mul' 'mul_ln92' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 240 [1/2] (6.91ns)   --->   "%empty_51 = mul i31 %i_3, i31 %trunc_ln49" [fcc_combined/main.cpp:86]   --->   Operation 240 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:86]   --->   Operation 241 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (2.52ns)   --->   "%empty_52 = add i31 %empty_51, i31 %mul_ln53_1" [fcc_combined/main.cpp:86]   --->   Operation 242 'add' 'empty_52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_52, i1 0" [fcc_combined/main.cpp:86]   --->   Operation 243 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (2.55ns)   --->   "%empty_53 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:86]   --->   Operation 244 'add' 'empty_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %cmp37257, void %._crit_edge226, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 245 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_53, i32 1, i32 31" [fcc_combined/main.cpp:87]   --->   Operation 246 'partselect' 'trunc_ln1' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:87]   --->   Operation 247 'sext' 'sext_ln87' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln87" [fcc_combined/main.cpp:87]   --->   Operation 248 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37257)> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i31 %i_3" [fcc_combined/main.cpp:88]   --->   Operation 249 'trunc' 'trunc_ln88' <Predicate = (cmp37257)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 250 [7/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 250 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 251 [6/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 251 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 252 [5/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 252 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 253 [4/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 253 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %trunc_ln88" [fcc_combined/main.cpp:88]   --->   Operation 254 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 255 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 255 'mul' 'mul_ln88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 256 [3/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 256 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 257 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 257 'mul' 'mul_ln88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 258 [2/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 258 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 259 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 259 'mul' 'mul_ln88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 260 [1/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 260 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 261 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln88 = mul i16 %zext_ln88, i16 1000" [fcc_combined/main.cpp:88]   --->   Operation 261 'mul' 'mul_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln87 = br void" [fcc_combined/main.cpp:87]   --->   Operation 262 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 263 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln87, void %.split6, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:87]   --->   Operation 263 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 264 [1/1] (2.52ns)   --->   "%add_ln87 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:87]   --->   Operation 264 'add' 'add_ln87' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 265 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:87]   --->   Operation 265 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 266 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 267 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 268 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 268 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split6, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:87]   --->   Operation 269 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i31 %j_1" [fcc_combined/main.cpp:88]   --->   Operation 270 'trunc' 'trunc_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_31 : Operation 271 [1/1] (2.07ns)   --->   "%add_ln88 = add i16 %mul_ln88, i16 %trunc_ln88_1" [fcc_combined/main.cpp:88]   --->   Operation 271 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 272 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_2" [fcc_combined/main.cpp:88]   --->   Operation 272 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln87)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:87]   --->   Operation 273 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i16 %add_ln88" [fcc_combined/main.cpp:88]   --->   Operation 274 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln88_1" [fcc_combined/main.cpp:88]   --->   Operation 275 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_33 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln88 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:88]   --->   Operation 276 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_33 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 277 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge226"   --->   Operation 278 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_34 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 279 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 280 [1/2] (6.91ns)   --->   "%mul_ln92 = mul i63 %zext_ln92_1, i63 %zext_ln92" [fcc_combined/main.cpp:92]   --->   Operation 280 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 281 [1/1] (1.58ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:92]   --->   Operation 281 'br' 'br_ln92' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 4.85>
ST_36 : Operation 282 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph240.preheader, i63 %add_ln92_2, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 282 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 283 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %.lr.ph240.preheader, i31 %select_ln92_3, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 283 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph240.preheader, i32 %add_ln93, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:93]   --->   Operation 284 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 285 [1/1] (3.49ns)   --->   "%add_ln92_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:92]   --->   Operation 285 'add' 'add_ln92_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 286 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (2.78ns)   --->   "%icmp_ln92 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln92" [fcc_combined/main.cpp:92]   --->   Operation 287 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge236.loopexit, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:92]   --->   Operation 288 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (2.52ns)   --->   "%add_ln92 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:92]   --->   Operation 289 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 290 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:93]   --->   Operation 290 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 291 [1/1] (0.69ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i32 0, i32 %j_3" [fcc_combined/main.cpp:92]   --->   Operation 291 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %add_ln92" [fcc_combined/main.cpp:92]   --->   Operation 292 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 293 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.68ns)   --->   "%select_ln92_2 = select i1 %icmp_ln93, i10 %trunc_ln92, i10 %trunc_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 294 'select' 'select_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "%select_ln92_1_v_cast = zext i10 %select_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 295 'zext' 'select_ln92_1_v_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 296 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln92_1_v_cast, i16 1000" [fcc_combined/main.cpp:92]   --->   Operation 296 'mul' 'mul_ln1118' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 297 [1/1] (0.73ns)   --->   "%select_ln92_3 = select i1 %icmp_ln93, i31 %add_ln92, i31 %i_5" [fcc_combined/main.cpp:92]   --->   Operation 297 'select' 'select_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln92"   --->   Operation 298 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118"   --->   Operation 299 'zext' 'zext_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 300 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 301 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 301 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 37 <SV = 21> <Delay = 3.41>
ST_37 : Operation 302 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln92_1_v_cast, i16 1000" [fcc_combined/main.cpp:92]   --->   Operation 302 'mul' 'mul_ln1118' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 303 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i10 %select_ln92_2, i10 %trunc_ln54" [fcc_combined/main.cpp:92]   --->   Operation 303 'add' 'add_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i10 %add_ln92_1" [fcc_combined/main.cpp:92]   --->   Operation 304 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 305 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 306 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 306 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 307 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 307 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 308 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %select_ln92, i32 1" [fcc_combined/main.cpp:93]   --->   Operation 308 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 2.10>
ST_38 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i10 %select_ln92_2" [fcc_combined/main.cpp:92]   --->   Operation 309 'zext' 'zext_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 310 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln92_1_v_cast, i16 1000" [fcc_combined/main.cpp:92]   --->   Operation 310 'mul' 'mul_ln1118' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln92_3" [fcc_combined/main.cpp:92]   --->   Operation 311 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 312 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 312 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 313 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 313 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 314 'add' 'add_ln1118' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 315 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 315 'load' 'x_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 316 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 316 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 317 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:92]   --->   Operation 317 'load' 'dy_load_2' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:92]   --->   Operation 318 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 319 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 319 'add' 'add_ln1118' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 320 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 321 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 322 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 323 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 323 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_39 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_2"   --->   Operation 324 'sext' 'sext_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 325 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 325 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 326 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 326 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 40 <SV = 24> <Delay = 5.40>
ST_40 : Operation 327 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:92]   --->   Operation 327 'load' 'dy_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_40 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i16 %dy_load_1" [fcc_combined/main.cpp:92]   --->   Operation 328 'sext' 'sext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_40 : Operation 329 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 329 'load' 'wbuf_V_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_40 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 330 'sext' 'sext_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_40 : Operation 331 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 331 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 332 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 332 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 333 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 333 'load' 'lhs' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 41 <SV = 25> <Delay = 2.15>
ST_41 : Operation 334 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 334 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 335 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln92_1"   --->   Operation 335 'mul' 'mul_ln1192' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 336 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 336 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 337 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 337 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 338 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 338 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 339 'add' 'ret_V_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 340 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 341 'store' 'store_ln708' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 43 <SV = 27> <Delay = 3.25>
ST_43 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_7_VITIS_LOOP_93_8_str"   --->   Operation 342 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 343 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 343 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:93]   --->   Operation 344 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 345 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln92"   --->   Operation 345 'mul' 'mul_ln1115' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28"   --->   Operation 346 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 347 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:94]   --->   Operation 347 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln94 = store i16 %trunc_ln708_1, i10 %dx_addr_1" [fcc_combined/main.cpp:94]   --->   Operation 348 'store' 'store_ln94' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 349 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 1.58>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge241"   --->   Operation 350 'br' 'br_ln0' <Predicate = (cmp36262)> <Delay = 0.00>
ST_44 : Operation 351 [1/1] (1.58ns)   --->   "%br_ln99 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:99]   --->   Operation 351 'br' 'br_ln99' <Predicate = true> <Delay = 1.58>

State 45 <SV = 22> <Delay = 3.25>
ST_45 : Operation 352 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %._crit_edge241, i31 %add_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:99]   --->   Operation 352 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 353 [1/1] (2.52ns)   --->   "%add_ln99 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:99]   --->   Operation 353 'add' 'add_ln99' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 354 [1/1] (0.00ns)   --->   "%i_6_cast = zext i31 %i_6" [fcc_combined/main.cpp:99]   --->   Operation 354 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 355 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 355 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 356 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_eq  i32 %i_6_cast, i32 %ydim_read" [fcc_combined/main.cpp:99]   --->   Operation 356 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 357 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 357 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:99]   --->   Operation 358 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_6"   --->   Operation 359 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 360 'zext' 'zext_ln703' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 361 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 361 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 362 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 362 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_45 : Operation 363 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 363 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 364 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 364 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 23> <Delay = 3.25>
ST_46 : Operation 365 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 365 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 366 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 366 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 47 <SV = 24> <Delay = 7.01>
ST_47 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fcc_combined/main.cpp:99]   --->   Operation 367 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 368 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 368 'load' 'dy_load' <Predicate = (!icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 369 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 369 'add' 'add_ln703' <Predicate = (!icmp_ln99)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 370 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 370 'store' 'store_ln703' <Predicate = (!icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 371 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 48 <SV = 23> <Delay = 1.58>
ST_48 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp36262, void %._crit_edge276, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 372 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %ub" [fcc_combined/main.cpp:103]   --->   Operation 373 'trunc' 'trunc_ln103' <Predicate = (cmp36262)> <Delay = 0.00>
ST_48 : Operation 374 [1/1] (1.58ns)   --->   "%br_ln103 = br void" [fcc_combined/main.cpp:103]   --->   Operation 374 'br' 'br_ln103' <Predicate = (cmp36262)> <Delay = 1.58>

State 49 <SV = 24> <Delay = 6.91>
ST_49 : Operation 375 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln103, void %._crit_edge251, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:103]   --->   Operation 375 'phi' 'i_7' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_49 : Operation 376 [1/1] (2.52ns)   --->   "%add_ln103 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:103]   --->   Operation 376 'add' 'add_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 377 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_eq  i31 %i_7, i31 %trunc_ln103" [fcc_combined/main.cpp:103]   --->   Operation 377 'icmp' 'icmp_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 378 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 378 'speclooptripcount' 'empty_57' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_49 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split16, void %._crit_edge276.loopexit" [fcc_combined/main.cpp:103]   --->   Operation 379 'br' 'br_ln103' <Predicate = (!fwprop_read & cmp36262)> <Delay = 0.00>
ST_49 : Operation 380 [2/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 380 'mul' 'empty_58' <Predicate = (!fwprop_read & cmp36262 & !icmp_ln103)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36262 & icmp_ln103)> <Delay = 0.00>
ST_49 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 382 'br' 'br_ln0' <Predicate = (icmp_ln103) | (!cmp36262) | (fwprop_read)> <Delay = 0.00>

State 50 <SV = 25> <Delay = 6.91>
ST_50 : Operation 383 [1/2] (6.91ns)   --->   "%empty_58 = mul i31 %i_7, i31 %trunc_ln49" [fcc_combined/main.cpp:103]   --->   Operation 383 'mul' 'empty_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 5.07>
ST_51 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:103]   --->   Operation 384 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 385 [1/1] (2.52ns)   --->   "%empty_59 = add i31 %empty_58, i31 %mul_ln53_1" [fcc_combined/main.cpp:103]   --->   Operation 385 'add' 'empty_59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_59, i1 0" [fcc_combined/main.cpp:103]   --->   Operation 386 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 387 [1/1] (2.55ns)   --->   "%empty_60 = add i32 %tmp_6, i32 %dwt_read" [fcc_combined/main.cpp:103]   --->   Operation 387 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %cmp37257, void %._crit_edge251, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 388 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_60, i32 1, i32 31" [fcc_combined/main.cpp:104]   --->   Operation 389 'partselect' 'trunc_ln3' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i31 %trunc_ln3" [fcc_combined/main.cpp:104]   --->   Operation 390 'sext' 'sext_ln104' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 391 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln104" [fcc_combined/main.cpp:104]   --->   Operation 391 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i31 %i_7" [fcc_combined/main.cpp:105]   --->   Operation 392 'trunc' 'trunc_ln105' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %trunc_ln105" [fcc_combined/main.cpp:105]   --->   Operation 393 'zext' 'zext_ln105' <Predicate = (cmp37257)> <Delay = 0.00>
ST_51 : Operation 394 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 394 'mul' 'mul_ln105' <Predicate = (cmp37257)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 395 [1/1] (7.30ns)   --->   "%empty_61 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 395 'writereq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 396 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 396 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 28> <Delay = 2.15>
ST_53 : Operation 397 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 397 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 29> <Delay = 1.58>
ST_54 : Operation 398 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 1000" [fcc_combined/main.cpp:105]   --->   Operation 398 'mul' 'mul_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 399 [1/1] (1.58ns)   --->   "%br_ln104 = br void" [fcc_combined/main.cpp:104]   --->   Operation 399 'br' 'br_ln104' <Predicate = true> <Delay = 1.58>

State 55 <SV = 30> <Delay = 5.33>
ST_55 : Operation 400 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln104, void %.split14, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:104]   --->   Operation 400 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 401 [1/1] (2.52ns)   --->   "%add_ln104 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:104]   --->   Operation 401 'add' 'add_ln104' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 402 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:104]   --->   Operation 402 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 403 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 403 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 404 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:104]   --->   Operation 404 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 405 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 405 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split14, void %._crit_edge251.loopexit" [fcc_combined/main.cpp:104]   --->   Operation 406 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i31 %j_4" [fcc_combined/main.cpp:105]   --->   Operation 407 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_55 : Operation 408 [1/1] (2.07ns)   --->   "%add_ln105 = add i16 %mul_ln105, i16 %trunc_ln105_1" [fcc_combined/main.cpp:105]   --->   Operation 408 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i16 %add_ln105" [fcc_combined/main.cpp:105]   --->   Operation 409 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_55 : Operation 410 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln105_1" [fcc_combined/main.cpp:105]   --->   Operation 410 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_55 : Operation 411 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 411 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 56 <SV = 31> <Delay = 3.25>
ST_56 : Operation 412 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:105]   --->   Operation 412 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 413 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [fcc_combined/main.cpp:104]   --->   Operation 413 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_57 : Operation 414 [1/1] (7.30ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:105]   --->   Operation 414 'write' 'write_ln105' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 416 [5/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 416 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 417 [4/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 417 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 33> <Delay = 7.30>
ST_60 : Operation 418 [3/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 418 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 34> <Delay = 7.30>
ST_61 : Operation 419 [2/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 419 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 35> <Delay = 7.30>
ST_62 : Operation 420 [1/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [fcc_combined/main.cpp:103]   --->   Operation 420 'writeresp' 'empty_63' <Predicate = (cmp37257)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln103 = br void %._crit_edge251" [fcc_combined/main.cpp:103]   --->   Operation 421 'br' 'br_ln103' <Predicate = (cmp37257)> <Delay = 0.00>
ST_62 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 422 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 18> <Delay = 6.91>
ST_63 : Operation 423 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln65, void %._crit_edge261, i31 0, void %.lr.ph265" [fcc_combined/main.cpp:65]   --->   Operation 423 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 424 [1/1] (2.52ns)   --->   "%add_ln65 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:65]   --->   Operation 424 'add' 'add_ln65' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 425 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i31 %i_2, i31 %trunc_ln65" [fcc_combined/main.cpp:65]   --->   Operation 425 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 426 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 426 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split20, void %.lr.ph275.preheader" [fcc_combined/main.cpp:65]   --->   Operation 427 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 428 [2/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 428 'mul' 'empty_44' <Predicate = (!icmp_ln65)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 429 [1/1] (1.58ns)   --->   "%br_ln72 = br void %.lr.ph275" [fcc_combined/main.cpp:72]   --->   Operation 429 'br' 'br_ln72' <Predicate = (icmp_ln65)> <Delay = 1.58>

State 64 <SV = 19> <Delay = 6.91>
ST_64 : Operation 430 [1/2] (6.91ns)   --->   "%empty_44 = mul i31 %i_2, i31 %trunc_ln49" [fcc_combined/main.cpp:65]   --->   Operation 430 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 5.07>
ST_65 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:65]   --->   Operation 431 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 432 [1/1] (2.52ns)   --->   "%empty_45 = add i31 %empty_44, i31 %mul_ln53_1" [fcc_combined/main.cpp:65]   --->   Operation 432 'add' 'empty_45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_45, i1 0" [fcc_combined/main.cpp:65]   --->   Operation 433 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 434 [1/1] (2.55ns)   --->   "%empty_46 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:65]   --->   Operation 434 'add' 'empty_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %cmp37257, void %._crit_edge261, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 435 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_46, i32 1, i32 31" [fcc_combined/main.cpp:66]   --->   Operation 436 'partselect' 'trunc_ln7' <Predicate = (cmp37257)> <Delay = 0.00>
ST_65 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:66]   --->   Operation 437 'sext' 'sext_ln66' <Predicate = (cmp37257)> <Delay = 0.00>
ST_65 : Operation 438 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 438 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37257)> <Delay = 0.00>
ST_65 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i31 %i_2" [fcc_combined/main.cpp:67]   --->   Operation 439 'trunc' 'trunc_ln67' <Predicate = (cmp37257)> <Delay = 0.00>

State 66 <SV = 21> <Delay = 7.30>
ST_66 : Operation 440 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 440 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 22> <Delay = 7.30>
ST_67 : Operation 441 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 441 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 23> <Delay = 7.30>
ST_68 : Operation 442 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 442 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 24> <Delay = 7.30>
ST_69 : Operation 443 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 443 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i6 %trunc_ln67" [fcc_combined/main.cpp:67]   --->   Operation 444 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 445 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 445 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 25> <Delay = 7.30>
ST_70 : Operation 446 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 446 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 447 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 447 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 26> <Delay = 7.30>
ST_71 : Operation 448 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 448 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 449 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 449 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 27> <Delay = 7.30>
ST_72 : Operation 450 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 450 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 451 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln67 = mul i16 %zext_ln67, i16 1000" [fcc_combined/main.cpp:67]   --->   Operation 451 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [fcc_combined/main.cpp:66]   --->   Operation 452 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 73 <SV = 28> <Delay = 2.52>
ST_73 : Operation 453 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln66, void %.split18, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:66]   --->   Operation 453 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 454 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %j, i31 1" [fcc_combined/main.cpp:66]   --->   Operation 454 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 455 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:66]   --->   Operation 455 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 456 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 457 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 457 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 458 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 458 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split18, void %._crit_edge261.loopexit" [fcc_combined/main.cpp:66]   --->   Operation 459 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i31 %j" [fcc_combined/main.cpp:67]   --->   Operation 460 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_73 : Operation 461 [1/1] (2.07ns)   --->   "%add_ln67 = add i16 %mul_ln67, i16 %trunc_ln67_1" [fcc_combined/main.cpp:67]   --->   Operation 461 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 7.30>
ST_74 : Operation 462 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_1" [fcc_combined/main.cpp:67]   --->   Operation 462 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 30> <Delay = 3.25>
ST_75 : Operation 463 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:66]   --->   Operation 463 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_75 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i16 %add_ln67" [fcc_combined/main.cpp:67]   --->   Operation 464 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_75 : Operation 465 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln67_1" [fcc_combined/main.cpp:67]   --->   Operation 465 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_75 : Operation 466 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:67]   --->   Operation 466 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_75 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 467 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 76 <SV = 29> <Delay = 0.00>
ST_76 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge261"   --->   Operation 468 'br' 'br_ln0' <Predicate = (cmp37257)> <Delay = 0.00>
ST_76 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 469 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 19> <Delay = 2.52>
ST_77 : Operation 470 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln72, void %._crit_edge271.loopexit, i31 0, void %.lr.ph275.preheader" [fcc_combined/main.cpp:72]   --->   Operation 470 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 471 [1/1] (2.52ns)   --->   "%add_ln72 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:72]   --->   Operation 471 'add' 'add_ln72' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 472 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp_eq  i31 %i_4, i31 %trunc_ln65" [fcc_combined/main.cpp:72]   --->   Operation 472 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 473 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 473 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split23, void %._crit_edge276.loopexit54" [fcc_combined/main.cpp:72]   --->   Operation 474 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %i_4" [fcc_combined/main.cpp:72]   --->   Operation 475 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_4"   --->   Operation 476 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116"   --->   Operation 477 'zext' 'zext_ln1116' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_77 : Operation 478 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 478 'mul' 'mul_ln1116' <Predicate = (!icmp_ln72)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge276"   --->   Operation 479 'br' 'br_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 78 <SV = 20> <Delay = 2.15>
ST_78 : Operation 480 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 480 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 21> <Delay = 4.98>
ST_79 : Operation 481 [1/1] (1.73ns)   --->   "%add_ln74 = add i10 %trunc_ln72, i10 %trunc_ln54" [fcc_combined/main.cpp:74]   --->   Operation 481 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %add_ln74" [fcc_combined/main.cpp:74]   --->   Operation 482 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 483 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 483 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 484 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 484 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_79 : Operation 485 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln74" [fcc_combined/main.cpp:74]   --->   Operation 485 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 486 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 486 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 22> <Delay = 6.50>
ST_80 : Operation 487 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:72]   --->   Operation 487 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 488 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:74]   --->   Operation 488 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 489 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 490 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 490 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 491 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:76]   --->   Operation 491 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 81 <SV = 23> <Delay = 2.55>
ST_81 : Operation 492 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split23, i32 %add_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:76]   --->   Operation 492 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 493 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:76]   --->   Operation 493 'add' 'add_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 494 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:76]   --->   Operation 494 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:76]   --->   Operation 495 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 496 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %trunc_ln1116_1"   --->   Operation 497 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 498 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %mul_ln1116, i16 %trunc_ln1116_1"   --->   Operation 498 'add' 'add_ln1116' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 499 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1116_1"   --->   Operation 499 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_81 : Operation 500 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 500 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 82 <SV = 24> <Delay = 3.25>
ST_82 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i16 %add_ln1116"   --->   Operation 501 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_82 : Operation 502 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 502 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_82 : Operation 503 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 503 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_82 : Operation 504 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 504 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 83 <SV = 25> <Delay = 4.30>
ST_83 : Operation 505 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 505 'load' 'r_V' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_83 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 506 'sext' 'sext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_83 : Operation 507 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 507 'load' 'x_load_1' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_83 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load_1"   --->   Operation 508 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_83 : Operation 509 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 509 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 26> <Delay = 1.05>
ST_84 : Operation 510 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 510 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 27> <Delay = 2.10>
ST_85 : Operation 511 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split23, i16 %trunc_ln2, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:74]   --->   Operation 511 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 512 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 512 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 513 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 513 'mul' 'mul_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 514 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 514 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_85 : Operation 515 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 515 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 28> <Delay = 5.35>
ST_86 : Operation 516 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:76]   --->   Operation 516 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_86 : Operation 517 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 517 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 518 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_86 : Operation 519 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %trunc_ln2, i10 %y_addr" [fcc_combined/main.cpp:77]   --->   Operation 519 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_86 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 520 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 87 <SV = 28> <Delay = 0.00>
ST_87 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph275"   --->   Operation 521 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 88 <SV = 15> <Delay = 6.91>
ST_88 : Operation 522 [1/2] (6.91ns)   --->   "%mul150 = mul i32 %ydim_read, i32 %xdim_read"   --->   Operation 522 'mul' 'mul150' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 16> <Delay = 2.47>
ST_89 : Operation 523 [1/1] (2.47ns)   --->   "%icmp_ln115 = icmp_sgt  i32 %mul150, i32 0" [fcc_combined/main.cpp:115]   --->   Operation 523 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:115]   --->   Operation 524 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %mul150" [fcc_combined/main.cpp:115]   --->   Operation 525 'trunc' 'trunc_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 526 'partselect' 'trunc_ln4' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:115]   --->   Operation 527 'sext' 'sext_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [fcc_combined/main.cpp:115]   --->   Operation 528 'partselect' 'trunc_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i31 %trunc_ln115_1" [fcc_combined/main.cpp:115]   --->   Operation 529 'sext' 'sext_ln115_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_89 : Operation 530 [1/1] (1.58ns)   --->   "%br_ln115 = br void" [fcc_combined/main.cpp:115]   --->   Operation 530 'br' 'br_ln115' <Predicate = (icmp_ln115)> <Delay = 1.58>

State 90 <SV = 17> <Delay = 2.52>
ST_90 : Operation 531 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln115, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:116]   --->   Operation 531 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 532 [1/1] (2.52ns)   --->   "%add_ln115 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:115]   --->   Operation 532 'add' 'add_ln115' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 533 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 533 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 534 [1/1] (2.47ns)   --->   "%icmp_ln115_1 = icmp_eq  i31 %i_1, i31 %trunc_ln115" [fcc_combined/main.cpp:115]   --->   Operation 534 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 535 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 535 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_1, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:115]   --->   Operation 536 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %i_1" [fcc_combined/main.cpp:116]   --->   Operation 537 'zext' 'zext_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 538 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:116]   --->   Operation 538 'getelementptr' 'x_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 539 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 539 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_90 : Operation 540 [1/1] (2.52ns)   --->   "%add_ln116 = add i32 %zext_ln116, i32 %sext_ln115" [fcc_combined/main.cpp:116]   --->   Operation 540 'add' 'add_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 541 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln116" [fcc_combined/main.cpp:116]   --->   Operation 541 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 542 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln116" [fcc_combined/main.cpp:117]   --->   Operation 542 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_90 : Operation 543 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 543 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_90 : Operation 544 [1/1] (2.52ns)   --->   "%add_ln117 = add i32 %zext_ln116, i32 %sext_ln115_1" [fcc_combined/main.cpp:117]   --->   Operation 544 'add' 'add_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 545 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln117" [fcc_combined/main.cpp:117]   --->   Operation 545 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 91 <SV = 18> <Delay = 1.68>
ST_91 : Operation 546 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 546 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_91 : Operation 547 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 547 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 92 <SV = 19> <Delay = 7.30>
ST_92 : Operation 548 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr" [fcc_combined/main.cpp:116]   --->   Operation 548 'load' 'x_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_92 : Operation 549 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i32 %gmem2_addr, i32 1" [fcc_combined/main.cpp:116]   --->   Operation 549 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 550 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [fcc_combined/main.cpp:117]   --->   Operation 550 'load' 'dx_load' <Predicate = (!icmp_ln115_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 93 <SV = 20> <Delay = 7.30>
ST_93 : Operation 551 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.i16P1A, i32 %gmem2_addr, i16 %x_load, i2 3" [fcc_combined/main.cpp:116]   --->   Operation 551 'write' 'write_ln116' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 552 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i32 %gmem2_addr_1, i32 1" [fcc_combined/main.cpp:117]   --->   Operation 552 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 21> <Delay = 7.30>
ST_94 : Operation 553 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 553 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 554 [1/1] (7.30ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.m_axi.i16P1A, i32 %gmem2_addr_1, i16 %dx_load, i2 3" [fcc_combined/main.cpp:117]   --->   Operation 554 'write' 'write_ln117' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 22> <Delay = 7.30>
ST_95 : Operation 555 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 555 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 556 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 556 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 23> <Delay = 7.30>
ST_96 : Operation 557 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 557 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 558 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 558 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 24> <Delay = 7.30>
ST_97 : Operation 559 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 559 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 560 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 560 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 25> <Delay = 7.30>
ST_98 : Operation 561 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr" [fcc_combined/main.cpp:116]   --->   Operation 561 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 562 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 562 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 26> <Delay = 7.30>
ST_99 : Operation 563 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [fcc_combined/main.cpp:115]   --->   Operation 563 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_99 : Operation 564 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem2_addr_1" [fcc_combined/main.cpp:117]   --->   Operation 564 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln115_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 565 'br' 'br_ln0' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>

State 100 <SV = 18> <Delay = 0.00>
ST_100 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 566 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln115)> <Delay = 0.00>
ST_100 : Operation 567 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [fcc_combined/main.cpp:123]   --->   Operation 567 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ debug_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debugip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fwprop_read          (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
ydim_read            (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
xdim_read            (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
debugip_read         (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
debug_dx_read        (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
debug_x_read         (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
b_read               (read             ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwt_read             (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
wt_read              (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
wbuf_V               (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
bbuf_V               (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
dwbuf_V              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
dbbuf_V              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
tmp                  (bitselect        ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln41            (sext             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln41             (mul              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (partselect       ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln41             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln41          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln41_1           (sub              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43            (icmp             ) [ 00000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln41_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
num_iters            (add              ) [ 00000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln43            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 00000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43           (trunc            ) [ 00000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43              (br               ) [ 00000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43             (add              ) [ 00000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43_1          (icmp             ) [ 00000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_42             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln44           (trunc            ) [ 00000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read       (read             ) [ 00000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln43    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln49           (trunc            ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
cmp37257             (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
sext_ln49            (sext             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
sext_ln49_1          (sext             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul_ln53             (mul              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln92            (zext             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln49              (br               ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
k                    (phi              ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul              (phi              ) [ 00000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53             (add              ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
add_ln49             (add              ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln49            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln49              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln49_1         (trunc            ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln113             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln53_1           (mul              ) [ 00000000000000000001111111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln53            (zext             ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln53_2           (mul              ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln49    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln54           (trunc            ) [ 00000000000000000000011111111111111111111111000000000000000000011111111111111111111111110000000000000]
trunc_ln54_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln53             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ub                   (select           ) [ 00000000000000000000011111111111111111111111111110000000000000000000000000000000000000000000000000000]
cmp36262             (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln63              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln86           (trunc            ) [ 00000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000]
br_ln86              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln65              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln65           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000000000]
br_ln65              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_3                  (phi              ) [ 00000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln86            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_50             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_1          (zext             ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
empty_51             (mul              ) [ 00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln86    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_53             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln87              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln87            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 00000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln88           (trunc            ) [ 00000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88            (zext             ) [ 00000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
empty_54             (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln88             (mul              ) [ 00000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000]
br_ln87              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_1                  (phi              ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
add_ln87             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_1_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln87            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_55             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln87              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln88_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln88             (add              ) [ 00000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read     (read             ) [ 00000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln87    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul_ln92             (mul              ) [ 00000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000]
br_ln92              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
indvar_flatten       (phi              ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
i_5                  (phi              ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
j_3                  (phi              ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
add_ln92_2           (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln92            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln92              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln93            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln92          (select           ) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln92_2        (select           ) [ 00000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
select_ln92_1_v_cast (zext             ) [ 00000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
select_ln92_3        (select           ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
trunc_ln1118         (trunc            ) [ 00000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
zext_ln1118          (zext             ) [ 00000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000]
x_addr_2             (getelementptr    ) [ 00000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
add_ln92_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr_1            (getelementptr    ) [ 00000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
add_ln93             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln92_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1118           (mul              ) [ 00000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000]
dy_addr              (getelementptr    ) [ 00000000000000000000000000000000000011011000000000000000000000000000000000000000000000000000000000000]
x_load_2             (load             ) [ 00000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000]
dy_load_2            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln92_1          (sext             ) [ 00000000000000000000000000000000000011001100000000000000000000000000000000000000000000000000000000000]
add_ln1118           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2        (getelementptr    ) [ 00000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000011001110000000000000000000000000000000000000000000000000000000000]
sext_ln1192          (sext             ) [ 00000000000000000000000000000000000011001100000000000000000000000000000000000000000000000000000000000]
dy_load_1            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln92            (sext             ) [ 00000000000000000000000000000000000011000111000000000000000000000000000000000000000000000000000000000]
wbuf_V_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1115          (sext             ) [ 00000000000000000000000000000000000011000111000000000000000000000000000000000000000000000000000000000]
lhs                  (load             ) [ 00000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000]
mul_ln1192           (mul              ) [ 00000000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000000000]
lhs_1                (bitconcatenate   ) [ 00000000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000000000]
ret_V_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_2        (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln93    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1115           (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1        (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_addr_1            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln94           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_6                  (phi              ) [ 00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
add_ln99             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_6_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln99            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_56             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln703           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dbbuf_V_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
dy_addr_2            (getelementptr    ) [ 00000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
dbbuf_V_load         (load             ) [ 00000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000]
specloopname_ln99    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_load              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln103             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln103          (trunc            ) [ 00000000000000000111100000000000000000000000000001111111111111111111111111111111111111110000000000000]
br_ln103             (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_7                  (phi              ) [ 00000000000000000111100000000000000000000000000001110000000000011111111111111111111111110000000000000]
add_ln103            (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln103           (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_57             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln103             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_58             (mul              ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
specloopname_ln103   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_59             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln104             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln104           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000]
trunc_ln105          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln105           (zext             ) [ 00000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000]
empty_61             (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln105            (mul              ) [ 00000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000]
br_ln104             (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_4                  (phi              ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
add_ln104            (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_4_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln104           (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_62             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln104             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln105_1        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln105            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln105_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
dwbuf_V_load         (load             ) [ 00000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000]
specloopname_ln104   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln105          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_63             (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln103             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_2                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000]
add_ln65             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln65            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_43             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln65              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln72              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_44             (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
specloopname_ln65    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln66            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000]
trunc_ln67           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
zext_ln67            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000]
empty_47             (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln67             (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
br_ln66              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j                    (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
add_ln66             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_48             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln67_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
gmem_addr_1_read     (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000]
specloopname_ln66    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln67           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
i_4                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
add_ln72             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln72            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
empty_49             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln72              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln72           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
trunc_ln1116         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln74             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
y_addr               (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000]
specloopname_ln72    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_load          (load             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
store_ln74           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1116           (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000]
br_ln76              (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
j_2                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
add_ln76             (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
icmp_ln76            (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln76              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1116_1       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1116           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
x_addr_1             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000]
zext_ln1116_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000]
r_V                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000000]
x_load_1             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727_1         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000000]
rhs                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln727            (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000000000000]
rhs_1                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000000000000]
specloopname_ln76    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2            (partselect       ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
store_ln77           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0               (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul150               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
icmp_ln115           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111]
br_ln115             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln115          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
trunc_ln4            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
trunc_ln115_1        (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_1         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
br_ln115             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
i_1                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
add_ln115            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln115_1         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
empty_64             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln116           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr               (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000]
add_ln116            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100]
dx_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000]
add_ln117            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
x_load               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000]
gmem2_addr_req       (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_load              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000]
write_ln116          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1_req     (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln117          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_resp      (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln115   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1_resp    (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln123            (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dwt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="db">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="debug_x">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_x"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="debug_dx">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_dx"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="debugip">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debugip"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xdim">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ydim">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fwprop">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_7_VITIS_LOOP_93_8_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="wbuf_V_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bbuf_V_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dwbuf_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dbbuf_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="fwprop_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="ydim_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xdim_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="debugip_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debugip_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="debug_dx_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_dx_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="debug_x_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_x_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="b_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="dwt_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="wt_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_readreq_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="4"/>
<pin id="288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="gmem_addr_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="8"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_readreq_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="1"/>
<pin id="298" dir="0" index="2" bw="32" slack="21"/>
<pin id="299" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_54/24 "/>
</bind>
</comp>

<comp id="301" class="1004" name="gmem_addr_2_read_read_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="9"/>
<pin id="304" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/32 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_writeresp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="1"/>
<pin id="309" dir="0" index="2" bw="32" slack="27"/>
<pin id="310" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_61/52 empty_63/58 "/>
</bind>
</comp>

<comp id="312" class="1004" name="write_ln105_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="6"/>
<pin id="315" dir="0" index="2" bw="16" slack="1"/>
<pin id="316" dir="0" index="3" bw="1" slack="0"/>
<pin id="317" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/57 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_readreq_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="1"/>
<pin id="324" dir="0" index="2" bw="32" slack="21"/>
<pin id="325" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_47/66 "/>
</bind>
</comp>

<comp id="327" class="1004" name="gmem_addr_1_read_read_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="9"/>
<pin id="330" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/74 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_writeresp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="2"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_req/92 gmem2_addr_resp/94 "/>
</bind>
</comp>

<comp id="339" class="1004" name="write_ln116_write_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="3"/>
<pin id="342" dir="0" index="2" bw="16" slack="1"/>
<pin id="343" dir="0" index="3" bw="1" slack="0"/>
<pin id="344" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/93 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_writeresp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="3"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_1_req/93 gmem2_addr_1_resp/95 "/>
</bind>
</comp>

<comp id="355" class="1004" name="write_ln117_write_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="4"/>
<pin id="358" dir="0" index="2" bw="16" slack="2"/>
<pin id="359" dir="0" index="3" bw="1" slack="0"/>
<pin id="360" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/94 "/>
</bind>
</comp>

<comp id="364" class="1004" name="bbuf_V_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="10" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="1"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/14 bbuf_V_load/79 "/>
</bind>
</comp>

<comp id="376" class="1004" name="dwbuf_V_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/33 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln88/33 lhs/39 store_ln708/42 dwbuf_V_load/55 "/>
</bind>
</comp>

<comp id="388" class="1004" name="x_addr_2_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="16" slack="0"/>
<pin id="392" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/36 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_2/36 x_load_1/81 x_load/90 "/>
</bind>
</comp>

<comp id="401" class="1004" name="dy_addr_1_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="10" slack="0"/>
<pin id="405" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_1/37 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load_2/37 dy_load_1/38 dy_load/45 "/>
</bind>
</comp>

<comp id="414" class="1004" name="dy_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="10" slack="0"/>
<pin id="418" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/38 "/>
</bind>
</comp>

<comp id="422" class="1004" name="wbuf_V_addr_2_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="16" slack="0"/>
<pin id="426" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/39 "/>
</bind>
</comp>

<comp id="428" class="1004" name="dwbuf_V_addr_1_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="16" slack="0"/>
<pin id="432" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/39 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="1"/>
<pin id="437" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="wbuf_V_load/39 store_ln67/75 r_V/82 "/>
</bind>
</comp>

<comp id="441" class="1004" name="dx_addr_1_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="16" slack="7"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr_1/43 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln94/43 dx_load/90 "/>
</bind>
</comp>

<comp id="454" class="1004" name="dbbuf_V_addr_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="10" slack="0"/>
<pin id="458" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/45 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="2"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="0" index="2" bw="0" slack="0"/>
<pin id="465" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="466" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="468" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/45 store_ln703/47 "/>
</bind>
</comp>

<comp id="470" class="1004" name="dy_addr_2_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="10" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_2/45 "/>
</bind>
</comp>

<comp id="478" class="1004" name="dwbuf_V_addr_2_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="16" slack="0"/>
<pin id="482" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/55 "/>
</bind>
</comp>

<comp id="485" class="1004" name="wbuf_V_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="16" slack="0"/>
<pin id="489" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/75 "/>
</bind>
</comp>

<comp id="492" class="1004" name="bbuf_V_addr_1_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="10" slack="0"/>
<pin id="496" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/79 "/>
</bind>
</comp>

<comp id="499" class="1004" name="y_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="10" slack="0"/>
<pin id="503" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/79 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="1"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/80 store_ln77/86 "/>
</bind>
</comp>

<comp id="512" class="1004" name="x_addr_1_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="16" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/81 "/>
</bind>
</comp>

<comp id="520" class="1004" name="wbuf_V_addr_1_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/82 "/>
</bind>
</comp>

<comp id="527" class="1004" name="x_addr_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="31" slack="0"/>
<pin id="531" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/90 "/>
</bind>
</comp>

<comp id="535" class="1004" name="dx_addr_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="31" slack="0"/>
<pin id="539" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/90 "/>
</bind>
</comp>

<comp id="543" class="1005" name="i_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="31" slack="1"/>
<pin id="545" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="31" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="554" class="1005" name="k_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="k_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="32" slack="0"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/17 "/>
</bind>
</comp>

<comp id="565" class="1005" name="phi_mul_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="38" slack="1"/>
<pin id="567" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="phi_mul_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="38" slack="0"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/17 "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_3_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="31" slack="1"/>
<pin id="579" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="i_3_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="31" slack="0"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="1" slack="1"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="589" class="1005" name="j_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="31" slack="1"/>
<pin id="591" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="593" class="1004" name="j_1_phi_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="31" slack="0"/>
<pin id="595" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="1" slack="1"/>
<pin id="597" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/31 "/>
</bind>
</comp>

<comp id="600" class="1005" name="indvar_flatten_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="63" slack="1"/>
<pin id="602" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="indvar_flatten_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="63" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/36 "/>
</bind>
</comp>

<comp id="611" class="1005" name="i_5_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="31" slack="1"/>
<pin id="613" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="615" class="1004" name="i_5_phi_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="31" slack="0"/>
<pin id="619" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/36 "/>
</bind>
</comp>

<comp id="622" class="1005" name="j_3_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="626" class="1004" name="j_3_phi_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="32" slack="1"/>
<pin id="630" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/36 "/>
</bind>
</comp>

<comp id="633" class="1005" name="i_6_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="1"/>
<pin id="635" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="i_6_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="31" slack="0"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/45 "/>
</bind>
</comp>

<comp id="644" class="1005" name="i_7_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="31" slack="1"/>
<pin id="646" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="648" class="1004" name="i_7_phi_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="31" slack="0"/>
<pin id="650" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="1" slack="1"/>
<pin id="652" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/49 "/>
</bind>
</comp>

<comp id="656" class="1005" name="j_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="31" slack="1"/>
<pin id="658" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="j_4_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="31" slack="0"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="1" slack="1"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/55 "/>
</bind>
</comp>

<comp id="667" class="1005" name="i_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="31" slack="1"/>
<pin id="669" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="671" class="1004" name="i_2_phi_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="31" slack="0"/>
<pin id="673" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="2" bw="1" slack="1"/>
<pin id="675" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="676" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/63 "/>
</bind>
</comp>

<comp id="679" class="1005" name="j_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="1"/>
<pin id="681" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="j_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="0"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="1" slack="1"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/73 "/>
</bind>
</comp>

<comp id="690" class="1005" name="i_4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="1"/>
<pin id="692" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="694" class="1004" name="i_4_phi_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="31" slack="0"/>
<pin id="696" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="1" slack="1"/>
<pin id="698" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/77 "/>
</bind>
</comp>

<comp id="701" class="1005" name="j_2_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="705" class="1004" name="j_2_phi_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="708" dir="0" index="2" bw="32" slack="0"/>
<pin id="709" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="710" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/81 "/>
</bind>
</comp>

<comp id="712" class="1005" name="rhs_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="714" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="715" class="1004" name="rhs_phi_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="5"/>
<pin id="717" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="718" dir="0" index="2" bw="16" slack="1"/>
<pin id="719" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="720" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/85 "/>
</bind>
</comp>

<comp id="721" class="1005" name="i_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="31" slack="1"/>
<pin id="723" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="725" class="1004" name="i_1_phi_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="0"/>
<pin id="727" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="1" slack="1"/>
<pin id="729" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="730" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/90 "/>
</bind>
</comp>

<comp id="732" class="1005" name="reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_load_2 x_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs dwbuf_V_load "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="6" slack="0"/>
<pin id="746" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln41_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="34" slack="0"/>
<pin id="756" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="27" slack="0"/>
<pin id="761" dir="0" index="1" bw="65" slack="0"/>
<pin id="762" dir="0" index="2" bw="7" slack="0"/>
<pin id="763" dir="0" index="3" bw="8" slack="0"/>
<pin id="764" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sub_ln41_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="65" slack="1"/>
<pin id="772" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="27" slack="0"/>
<pin id="776" dir="0" index="1" bw="65" slack="0"/>
<pin id="777" dir="0" index="2" bw="7" slack="0"/>
<pin id="778" dir="0" index="3" bw="8" slack="0"/>
<pin id="779" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="select_ln41_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="3"/>
<pin id="786" dir="0" index="1" bw="27" slack="0"/>
<pin id="787" dir="0" index="2" bw="27" slack="1"/>
<pin id="788" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="sub_ln41_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="27" slack="0"/>
<pin id="793" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41_1/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln43_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="3"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln41_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="4"/>
<pin id="803" dir="0" index="1" bw="27" slack="1"/>
<pin id="804" dir="0" index="2" bw="27" slack="2"/>
<pin id="805" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="num_iters_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="27" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="27" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iters/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="31" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="4"/>
<pin id="815" dir="0" index="2" bw="1" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sext_ln43_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="31" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="gmem_addr_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln43_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="10"/>
<pin id="834" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln43_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="31" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/12 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln43_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="31" slack="0"/>
<pin id="843" dir="0" index="1" bw="31" slack="1"/>
<pin id="844" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln44_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="31" slack="0"/>
<pin id="848" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/12 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln44_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="2"/>
<pin id="852" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/14 "/>
</bind>
</comp>

<comp id="854" class="1004" name="trunc_ln49_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="12"/>
<pin id="856" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="grp_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="0"/>
<pin id="859" dir="0" index="1" bw="7" slack="0"/>
<pin id="860" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="cmp37257_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="13"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp37257/16 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln49_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="13"/>
<pin id="870" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/16 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln49_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="27" slack="9"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/16 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln92_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="13"/>
<pin id="876" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/16 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln53_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/17 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln49_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="38" slack="0"/>
<pin id="885" dir="0" index="1" bw="7" slack="0"/>
<pin id="886" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/17 "/>
</bind>
</comp>

<comp id="889" class="1004" name="icmp_ln49_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="1"/>
<pin id="892" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/17 "/>
</bind>
</comp>

<comp id="894" class="1004" name="trunc_ln49_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/17 "/>
</bind>
</comp>

<comp id="898" class="1004" name="grp_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="31" slack="1"/>
<pin id="900" dir="0" index="1" bw="31" slack="0"/>
<pin id="901" dir="1" index="2" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_1/17 "/>
</bind>
</comp>

<comp id="903" class="1004" name="grp_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="14"/>
<pin id="905" dir="0" index="1" bw="32" slack="14"/>
<pin id="906" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul150/17 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln53_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/18 "/>
</bind>
</comp>

<comp id="910" class="1004" name="grp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="0" index="1" bw="7" slack="0"/>
<pin id="913" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_2/18 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln53_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="38" slack="1"/>
<pin id="918" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/20 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_ln53_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="38" slack="4"/>
<pin id="921" dir="0" index="1" bw="38" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/20 "/>
</bind>
</comp>

<comp id="924" class="1004" name="trunc_ln54_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="38" slack="3"/>
<pin id="926" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/20 "/>
</bind>
</comp>

<comp id="928" class="1004" name="trunc_ln54_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="38" slack="3"/>
<pin id="930" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/20 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sub_ln53_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="17"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/20 "/>
</bind>
</comp>

<comp id="937" class="1004" name="ub_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="32" slack="0"/>
<pin id="941" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ub/20 "/>
</bind>
</comp>

<comp id="945" class="1004" name="cmp36262_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36262/20 "/>
</bind>
</comp>

<comp id="951" class="1004" name="trunc_ln86_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/20 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln65_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/20 "/>
</bind>
</comp>

<comp id="959" class="1004" name="add_ln86_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="31" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/21 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln86_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="31" slack="0"/>
<pin id="967" dir="0" index="1" bw="31" slack="1"/>
<pin id="968" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/21 "/>
</bind>
</comp>

<comp id="970" class="1004" name="grp_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="31" slack="0"/>
<pin id="972" dir="0" index="1" bw="31" slack="6"/>
<pin id="973" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_51/21 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln92_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="31" slack="1"/>
<pin id="977" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/21 "/>
</bind>
</comp>

<comp id="978" class="1004" name="grp_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="31" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="5"/>
<pin id="981" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln92/21 "/>
</bind>
</comp>

<comp id="983" class="1004" name="empty_52_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="31" slack="1"/>
<pin id="985" dir="0" index="1" bw="31" slack="5"/>
<pin id="986" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/23 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_5_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="31" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="995" class="1004" name="empty_53_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="20"/>
<pin id="998" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/23 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="trunc_ln1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="31" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="0" index="3" bw="6" slack="0"/>
<pin id="1005" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/23 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln87_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="31" slack="0"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/23 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="gmem_addr_2_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/23 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="trunc_ln88_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="31" slack="2"/>
<pin id="1022" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/23 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln88_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="4"/>
<pin id="1026" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/27 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln87_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="31" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/31 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="j_1_cast_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="31" slack="0"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/31 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln87_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="0" index="1" bw="32" slack="28"/>
<pin id="1040" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/31 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="trunc_ln88_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="31" slack="0"/>
<pin id="1044" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88_1/31 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln88_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="1"/>
<pin id="1048" dir="0" index="1" bw="16" slack="0"/>
<pin id="1049" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/31 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="zext_ln88_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="2"/>
<pin id="1053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/33 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln92_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="63" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/36 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="icmp_ln92_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="63" slack="0"/>
<pin id="1063" dir="0" index="1" bw="63" slack="1"/>
<pin id="1064" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/36 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln92_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="31" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/36 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="icmp_ln93_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="20"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/36 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="select_ln92_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="32" slack="0"/>
<pin id="1080" dir="0" index="2" bw="32" slack="0"/>
<pin id="1081" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/36 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="trunc_ln92_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="31" slack="0"/>
<pin id="1087" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/36 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="trunc_ln92_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="31" slack="0"/>
<pin id="1091" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/36 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="select_ln92_2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="10" slack="0"/>
<pin id="1096" dir="0" index="2" bw="10" slack="0"/>
<pin id="1097" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_2/36 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="select_ln92_1_v_cast_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="0"/>
<pin id="1103" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln92_1_v_cast/36 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="select_ln92_3_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="31" slack="0"/>
<pin id="1108" dir="0" index="2" bw="31" slack="0"/>
<pin id="1109" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_3/36 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="trunc_ln1118_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="0"/>
<pin id="1115" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/36 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln1118_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="0"/>
<pin id="1119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/36 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln92_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="10" slack="1"/>
<pin id="1124" dir="0" index="1" bw="10" slack="4"/>
<pin id="1125" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/37 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln92_2_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="0"/>
<pin id="1128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/37 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="add_ln93_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/37 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="zext_ln92_3_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="10" slack="2"/>
<pin id="1138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_3/38 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sext_ln92_1_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="0"/>
<pin id="1142" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_1/39 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="zext_ln1118_1_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="0"/>
<pin id="1146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/39 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="sext_ln1192_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="1"/>
<pin id="1151" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/39 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln92_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="0"/>
<pin id="1155" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/40 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln1115_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/40 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="lhs_1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="29" slack="0"/>
<pin id="1163" dir="0" index="1" bw="16" slack="1"/>
<pin id="1164" dir="0" index="2" bw="1" slack="0"/>
<pin id="1165" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/41 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="trunc_ln708_2_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="0"/>
<pin id="1171" dir="0" index="1" bw="29" slack="0"/>
<pin id="1172" dir="0" index="2" bw="5" slack="0"/>
<pin id="1173" dir="0" index="3" bw="6" slack="0"/>
<pin id="1174" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/42 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="trunc_ln708_1_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="0"/>
<pin id="1181" dir="0" index="1" bw="29" slack="0"/>
<pin id="1182" dir="0" index="2" bw="5" slack="0"/>
<pin id="1183" dir="0" index="3" bw="6" slack="0"/>
<pin id="1184" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/43 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="add_ln99_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="31" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/45 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="i_6_cast_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="31" slack="0"/>
<pin id="1197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_6_cast/45 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="icmp_ln99_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="0"/>
<pin id="1201" dir="0" index="1" bw="32" slack="22"/>
<pin id="1202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/45 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="trunc_ln703_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="31" slack="0"/>
<pin id="1206" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/45 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="zext_ln703_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="10" slack="0"/>
<pin id="1210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/45 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="add_ln703_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="0"/>
<pin id="1216" dir="0" index="1" bw="16" slack="1"/>
<pin id="1217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/47 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="trunc_ln103_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="6"/>
<pin id="1222" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/48 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="add_ln103_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="31" slack="0"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/49 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="icmp_ln103_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="31" slack="0"/>
<pin id="1231" dir="0" index="1" bw="31" slack="1"/>
<pin id="1232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/49 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="grp_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="31" slack="0"/>
<pin id="1236" dir="0" index="1" bw="31" slack="12"/>
<pin id="1237" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_58/49 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="empty_59_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="31" slack="1"/>
<pin id="1241" dir="0" index="1" bw="31" slack="11"/>
<pin id="1242" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/51 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_6_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="0" index="1" bw="31" slack="0"/>
<pin id="1246" dir="0" index="2" bw="1" slack="0"/>
<pin id="1247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/51 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="empty_60_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="0"/>
<pin id="1253" dir="0" index="1" bw="32" slack="26"/>
<pin id="1254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/51 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="trunc_ln3_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="31" slack="0"/>
<pin id="1258" dir="0" index="1" bw="32" slack="0"/>
<pin id="1259" dir="0" index="2" bw="1" slack="0"/>
<pin id="1260" dir="0" index="3" bw="6" slack="0"/>
<pin id="1261" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/51 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="sext_ln104_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="31" slack="0"/>
<pin id="1268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/51 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="gmem_addr_3_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/51 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="trunc_ln105_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="31" slack="2"/>
<pin id="1278" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/51 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln105_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="6" slack="0"/>
<pin id="1282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/51 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="add_ln104_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="31" slack="0"/>
<pin id="1286" dir="0" index="1" bw="1" slack="0"/>
<pin id="1287" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/55 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="j_4_cast_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="31" slack="0"/>
<pin id="1292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/55 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="icmp_ln104_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="0"/>
<pin id="1296" dir="0" index="1" bw="32" slack="30"/>
<pin id="1297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/55 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="trunc_ln105_1_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="31" slack="0"/>
<pin id="1301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_1/55 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="add_ln105_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="16" slack="1"/>
<pin id="1305" dir="0" index="1" bw="16" slack="0"/>
<pin id="1306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/55 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="zext_ln105_1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="16" slack="0"/>
<pin id="1310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/55 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="add_ln65_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="31" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/63 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="icmp_ln65_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="31" slack="0"/>
<pin id="1321" dir="0" index="1" bw="31" slack="1"/>
<pin id="1322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/63 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="grp_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="31" slack="0"/>
<pin id="1326" dir="0" index="1" bw="31" slack="6"/>
<pin id="1327" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_44/63 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="empty_45_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="31" slack="1"/>
<pin id="1331" dir="0" index="1" bw="31" slack="5"/>
<pin id="1332" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/65 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="tmp_4_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="0"/>
<pin id="1335" dir="0" index="1" bw="31" slack="0"/>
<pin id="1336" dir="0" index="2" bw="1" slack="0"/>
<pin id="1337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/65 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="empty_46_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="0" index="1" bw="32" slack="20"/>
<pin id="1344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_46/65 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="trunc_ln7_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="31" slack="0"/>
<pin id="1348" dir="0" index="1" bw="32" slack="0"/>
<pin id="1349" dir="0" index="2" bw="1" slack="0"/>
<pin id="1350" dir="0" index="3" bw="6" slack="0"/>
<pin id="1351" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/65 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="sext_ln66_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="31" slack="0"/>
<pin id="1358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/65 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="gmem_addr_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="0"/>
<pin id="1362" dir="0" index="1" bw="32" slack="0"/>
<pin id="1363" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/65 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="trunc_ln67_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="31" slack="2"/>
<pin id="1368" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/65 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="zext_ln67_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="6" slack="4"/>
<pin id="1372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/69 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="add_ln66_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="31" slack="0"/>
<pin id="1375" dir="0" index="1" bw="1" slack="0"/>
<pin id="1376" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/73 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="j_cast_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="31" slack="0"/>
<pin id="1381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/73 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="icmp_ln66_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="0"/>
<pin id="1385" dir="0" index="1" bw="32" slack="28"/>
<pin id="1386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/73 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="trunc_ln67_1_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="31" slack="0"/>
<pin id="1390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/73 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="add_ln67_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="16" slack="1"/>
<pin id="1394" dir="0" index="1" bw="16" slack="0"/>
<pin id="1395" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/73 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="zext_ln67_1_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="16" slack="2"/>
<pin id="1399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/75 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="add_ln72_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="31" slack="0"/>
<pin id="1403" dir="0" index="1" bw="1" slack="0"/>
<pin id="1404" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/77 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="icmp_ln72_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="31" slack="0"/>
<pin id="1409" dir="0" index="1" bw="31" slack="2"/>
<pin id="1410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/77 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="trunc_ln72_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="31" slack="0"/>
<pin id="1414" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/77 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="trunc_ln1116_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="31" slack="0"/>
<pin id="1418" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/77 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="zext_ln1116_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="6" slack="0"/>
<pin id="1422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/77 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="add_ln74_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="10" slack="2"/>
<pin id="1426" dir="0" index="1" bw="10" slack="4"/>
<pin id="1427" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/79 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="zext_ln74_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="10" slack="0"/>
<pin id="1430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/79 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="add_ln76_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="0"/>
<pin id="1436" dir="0" index="1" bw="1" slack="0"/>
<pin id="1437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/81 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="icmp_ln76_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="0"/>
<pin id="1442" dir="0" index="1" bw="32" slack="23"/>
<pin id="1443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/81 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="trunc_ln1116_1_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="0"/>
<pin id="1447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116_1/81 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="zext_ln1116_1_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="16" slack="0"/>
<pin id="1451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/81 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="add_ln1116_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="16" slack="1"/>
<pin id="1456" dir="0" index="1" bw="16" slack="0"/>
<pin id="1457" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/81 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="zext_ln1116_2_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="16" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/82 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="sext_ln727_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="16" slack="0"/>
<pin id="1465" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/83 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="sext_ln727_1_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="0"/>
<pin id="1469" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/83 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="rhs_1_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="29" slack="0"/>
<pin id="1473" dir="0" index="1" bw="16" slack="0"/>
<pin id="1474" dir="0" index="2" bw="1" slack="0"/>
<pin id="1475" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/85 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="trunc_ln2_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="16" slack="0"/>
<pin id="1481" dir="0" index="1" bw="29" slack="0"/>
<pin id="1482" dir="0" index="2" bw="5" slack="0"/>
<pin id="1483" dir="0" index="3" bw="6" slack="0"/>
<pin id="1484" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/86 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="icmp_ln115_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="1"/>
<pin id="1491" dir="0" index="1" bw="32" slack="0"/>
<pin id="1492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/89 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="trunc_ln115_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="1"/>
<pin id="1496" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/89 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="trunc_ln4_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="31" slack="0"/>
<pin id="1499" dir="0" index="1" bw="32" slack="16"/>
<pin id="1500" dir="0" index="2" bw="1" slack="0"/>
<pin id="1501" dir="0" index="3" bw="6" slack="0"/>
<pin id="1502" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/89 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="sext_ln115_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="31" slack="0"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/89 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="trunc_ln115_1_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="31" slack="0"/>
<pin id="1512" dir="0" index="1" bw="32" slack="16"/>
<pin id="1513" dir="0" index="2" bw="1" slack="0"/>
<pin id="1514" dir="0" index="3" bw="6" slack="0"/>
<pin id="1515" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_1/89 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="sext_ln115_1_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="31" slack="0"/>
<pin id="1521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/89 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="add_ln115_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="31" slack="0"/>
<pin id="1525" dir="0" index="1" bw="1" slack="0"/>
<pin id="1526" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/90 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="icmp_ln115_1_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="31" slack="0"/>
<pin id="1531" dir="0" index="1" bw="31" slack="1"/>
<pin id="1532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/90 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="zext_ln116_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="31" slack="0"/>
<pin id="1536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/90 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="add_ln116_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="31" slack="0"/>
<pin id="1542" dir="0" index="1" bw="31" slack="1"/>
<pin id="1543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/90 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="gmem2_addr_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="0"/>
<pin id="1547" dir="0" index="1" bw="32" slack="0"/>
<pin id="1548" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/90 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="add_ln117_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="31" slack="0"/>
<pin id="1553" dir="0" index="1" bw="31" slack="1"/>
<pin id="1554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/90 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="gmem2_addr_1_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="0"/>
<pin id="1558" dir="0" index="1" bw="32" slack="0"/>
<pin id="1559" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/90 "/>
</bind>
</comp>

<comp id="1562" class="1007" name="grp_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="6" slack="0"/>
<pin id="1564" dir="0" index="1" bw="16" slack="0"/>
<pin id="1565" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln88/27 "/>
</bind>
</comp>

<comp id="1568" class="1007" name="grp_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="10" slack="0"/>
<pin id="1570" dir="0" index="1" bw="16" slack="0"/>
<pin id="1571" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1572" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/36 add_ln1118/38 "/>
</bind>
</comp>

<comp id="1576" class="1007" name="grp_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="16" slack="0"/>
<pin id="1578" dir="0" index="1" bw="16" slack="0"/>
<pin id="1579" dir="0" index="2" bw="29" slack="0"/>
<pin id="1580" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/39 ret_V_1/41 "/>
</bind>
</comp>

<comp id="1585" class="1007" name="grp_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="16" slack="0"/>
<pin id="1587" dir="0" index="1" bw="16" slack="0"/>
<pin id="1588" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/40 "/>
</bind>
</comp>

<comp id="1592" class="1007" name="grp_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="6" slack="0"/>
<pin id="1594" dir="0" index="1" bw="16" slack="0"/>
<pin id="1595" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln105/51 "/>
</bind>
</comp>

<comp id="1598" class="1007" name="grp_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="6" slack="0"/>
<pin id="1600" dir="0" index="1" bw="16" slack="0"/>
<pin id="1601" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln67/69 "/>
</bind>
</comp>

<comp id="1604" class="1007" name="grp_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="6" slack="0"/>
<pin id="1606" dir="0" index="1" bw="16" slack="0"/>
<pin id="1607" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1116/77 "/>
</bind>
</comp>

<comp id="1610" class="1007" name="grp_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="16" slack="0"/>
<pin id="1612" dir="0" index="1" bw="16" slack="0"/>
<pin id="1613" dir="0" index="2" bw="29" slack="0"/>
<pin id="1614" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/83 ret_V/85 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="fwprop_read_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="1" slack="17"/>
<pin id="1621" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1623" class="1005" name="ydim_read_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="1"/>
<pin id="1625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="1635" class="1005" name="xdim_read_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="12"/>
<pin id="1637" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="1651" class="1005" name="debugip_read_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="14"/>
<pin id="1653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="debugip_read "/>
</bind>
</comp>

<comp id="1655" class="1005" name="debug_dx_read_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="16"/>
<pin id="1657" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="debug_dx_read "/>
</bind>
</comp>

<comp id="1660" class="1005" name="debug_x_read_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="32" slack="16"/>
<pin id="1662" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="debug_x_read "/>
</bind>
</comp>

<comp id="1665" class="1005" name="b_read_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="4"/>
<pin id="1667" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1670" class="1005" name="dwt_read_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="20"/>
<pin id="1672" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1676" class="1005" name="wt_read_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="20"/>
<pin id="1678" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="1681" class="1005" name="tmp_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="3"/>
<pin id="1683" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1687" class="1005" name="sext_ln41_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="65" slack="1"/>
<pin id="1689" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="mul_ln41_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="65" slack="1"/>
<pin id="1694" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_2_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="27" slack="1"/>
<pin id="1699" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="sub_ln41_1_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="27" slack="1"/>
<pin id="1705" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln41_1 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="icmp_ln43_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="1" slack="1"/>
<pin id="1710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="num_iters_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="27" slack="9"/>
<pin id="1714" dir="1" index="1" bw="27" slack="9"/>
</pin_list>
<bind>
<opset="num_iters "/>
</bind>
</comp>

<comp id="1717" class="1005" name="gmem_addr_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="16" slack="1"/>
<pin id="1719" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1723" class="1005" name="trunc_ln43_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="31" slack="1"/>
<pin id="1725" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="add_ln43_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="31" slack="0"/>
<pin id="1730" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="icmp_ln43_1_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="1" slack="1"/>
<pin id="1735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43_1 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="trunc_ln44_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="10" slack="2"/>
<pin id="1739" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="gmem_addr_read_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="16" slack="1"/>
<pin id="1744" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1747" class="1005" name="trunc_ln49_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="31" slack="1"/>
<pin id="1749" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="cmp37257_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="1" slack="7"/>
<pin id="1757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp37257 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="sext_ln49_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="39" slack="4"/>
<pin id="1761" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="sext_ln49_1_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="32" slack="1"/>
<pin id="1766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_1 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="mul_ln53_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="31" slack="1"/>
<pin id="1771" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="zext_ln92_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="63" slack="5"/>
<pin id="1776" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln92 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="add_ln53_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="32" slack="0"/>
<pin id="1781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="add_ln49_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="38" slack="0"/>
<pin id="1787" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="trunc_ln49_1_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="31" slack="1"/>
<pin id="1795" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49_1 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="mul_ln53_1_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="31" slack="5"/>
<pin id="1800" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln53_1 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="zext_ln53_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="38" slack="1"/>
<pin id="1807" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="mul_ln53_2_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="38" slack="1"/>
<pin id="1812" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53_2 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="trunc_ln54_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="10" slack="4"/>
<pin id="1817" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="ub_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="6"/>
<pin id="1823" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ub "/>
</bind>
</comp>

<comp id="1826" class="1005" name="cmp36262_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="1" slack="4"/>
<pin id="1828" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp36262 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="trunc_ln86_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="31" slack="1"/>
<pin id="1832" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="trunc_ln65_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="31" slack="1"/>
<pin id="1838" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="add_ln86_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="31" slack="0"/>
<pin id="1844" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="zext_ln92_1_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="63" slack="1"/>
<pin id="1852" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln92_1 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="empty_51_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="31" slack="1"/>
<pin id="1857" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="gmem_addr_2_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="16" slack="1"/>
<pin id="1862" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="trunc_ln88_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="6" slack="4"/>
<pin id="1868" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln88 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="zext_ln88_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="16" slack="1"/>
<pin id="1873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="mul_ln88_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="16" slack="1"/>
<pin id="1878" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln88 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="add_ln87_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="31" slack="0"/>
<pin id="1883" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="icmp_ln87_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="1" slack="1"/>
<pin id="1888" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="add_ln88_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="16" slack="2"/>
<pin id="1892" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="gmem_addr_2_read_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="16" slack="1"/>
<pin id="1897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1900" class="1005" name="mul_ln92_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="63" slack="1"/>
<pin id="1902" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln92 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="add_ln92_2_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="63" slack="0"/>
<pin id="1907" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln92_2 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="icmp_ln92_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="1" slack="1"/>
<pin id="1912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="select_ln92_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="32" slack="1"/>
<pin id="1916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="select_ln92_2_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="10" slack="1"/>
<pin id="1921" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_2 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="select_ln92_1_v_cast_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="16" slack="1"/>
<pin id="1927" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_1_v_cast "/>
</bind>
</comp>

<comp id="1930" class="1005" name="select_ln92_3_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="31" slack="0"/>
<pin id="1932" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln92_3 "/>
</bind>
</comp>

<comp id="1935" class="1005" name="trunc_ln1118_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="16" slack="2"/>
<pin id="1937" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="zext_ln1118_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="32" slack="7"/>
<pin id="1942" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="x_addr_2_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="10" slack="1"/>
<pin id="1947" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="dy_addr_1_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="10" slack="1"/>
<pin id="1952" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_1 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="add_ln93_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="32" slack="1"/>
<pin id="1957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="dy_addr_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="10" slack="1"/>
<pin id="1962" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="1965" class="1005" name="sext_ln92_1_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="29" slack="1"/>
<pin id="1967" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln92_1 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="wbuf_V_addr_2_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="16" slack="1"/>
<pin id="1972" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="dwbuf_V_addr_1_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="16" slack="1"/>
<pin id="1977" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="sext_ln1192_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="29" slack="1"/>
<pin id="1982" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="sext_ln92_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="29" slack="1"/>
<pin id="1987" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln92 "/>
</bind>
</comp>

<comp id="1990" class="1005" name="sext_ln1115_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="29" slack="1"/>
<pin id="1992" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1115 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="lhs_1_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="29" slack="1"/>
<pin id="1997" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="add_ln99_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="31" slack="0"/>
<pin id="2002" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="icmp_ln99_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="1" slack="1"/>
<pin id="2007" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="2009" class="1005" name="dbbuf_V_addr_reg_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="10" slack="1"/>
<pin id="2011" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="2015" class="1005" name="dy_addr_2_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="10" slack="1"/>
<pin id="2017" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_2 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="dbbuf_V_load_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="16" slack="1"/>
<pin id="2022" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_load "/>
</bind>
</comp>

<comp id="2025" class="1005" name="trunc_ln103_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="31" slack="1"/>
<pin id="2027" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln103 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="add_ln103_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="31" slack="0"/>
<pin id="2032" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="2038" class="1005" name="empty_58_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="31" slack="1"/>
<pin id="2040" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="2043" class="1005" name="gmem_addr_3_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="16" slack="1"/>
<pin id="2045" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="zext_ln105_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="16" slack="1"/>
<pin id="2051" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="mul_ln105_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="16" slack="1"/>
<pin id="2056" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln105 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="add_ln104_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="31" slack="0"/>
<pin id="2061" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="icmp_ln104_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="1" slack="1"/>
<pin id="2066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="dwbuf_V_addr_2_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="16" slack="1"/>
<pin id="2070" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2073" class="1005" name="add_ln65_reg_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="31" slack="0"/>
<pin id="2075" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="2081" class="1005" name="empty_44_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="31" slack="1"/>
<pin id="2083" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="gmem_addr_1_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="16" slack="1"/>
<pin id="2088" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2092" class="1005" name="trunc_ln67_reg_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="6" slack="4"/>
<pin id="2094" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="2097" class="1005" name="zext_ln67_reg_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="16" slack="1"/>
<pin id="2099" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln67 "/>
</bind>
</comp>

<comp id="2102" class="1005" name="mul_ln67_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="16" slack="1"/>
<pin id="2104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln67 "/>
</bind>
</comp>

<comp id="2107" class="1005" name="add_ln66_reg_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="31" slack="0"/>
<pin id="2109" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="icmp_ln66_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="1" slack="1"/>
<pin id="2114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="add_ln67_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="16" slack="2"/>
<pin id="2118" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="gmem_addr_1_read_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="16" slack="1"/>
<pin id="2123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="2126" class="1005" name="add_ln72_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="31" slack="0"/>
<pin id="2128" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="2134" class="1005" name="trunc_ln72_reg_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="10" slack="2"/>
<pin id="2136" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln72 "/>
</bind>
</comp>

<comp id="2139" class="1005" name="zext_ln1116_reg_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="16" slack="1"/>
<pin id="2141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="2144" class="1005" name="bbuf_V_addr_1_reg_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="10" slack="1"/>
<pin id="2146" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2149" class="1005" name="y_addr_reg_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="10" slack="1"/>
<pin id="2151" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="2154" class="1005" name="bbuf_V_load_reg_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="16" slack="5"/>
<pin id="2156" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="2159" class="1005" name="mul_ln1116_reg_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="16" slack="1"/>
<pin id="2161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1116 "/>
</bind>
</comp>

<comp id="2164" class="1005" name="add_ln76_reg_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="32" slack="0"/>
<pin id="2166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="2169" class="1005" name="icmp_ln76_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="1" slack="1"/>
<pin id="2171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="2173" class="1005" name="add_ln1116_reg_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="16" slack="1"/>
<pin id="2175" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="2178" class="1005" name="x_addr_1_reg_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="10" slack="1"/>
<pin id="2180" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="2183" class="1005" name="wbuf_V_addr_1_reg_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="16" slack="1"/>
<pin id="2185" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="sext_ln727_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="29" slack="1"/>
<pin id="2190" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="2193" class="1005" name="sext_ln727_1_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="29" slack="1"/>
<pin id="2195" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="2198" class="1005" name="rhs_1_reg_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="29" slack="1"/>
<pin id="2200" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="2203" class="1005" name="trunc_ln2_reg_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="16" slack="1"/>
<pin id="2205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2208" class="1005" name="mul150_reg_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="32" slack="1"/>
<pin id="2210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul150 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="icmp_ln115_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="1" slack="1"/>
<pin id="2216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="2218" class="1005" name="trunc_ln115_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="31" slack="1"/>
<pin id="2220" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln115 "/>
</bind>
</comp>

<comp id="2223" class="1005" name="sext_ln115_reg_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="32" slack="1"/>
<pin id="2225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln115 "/>
</bind>
</comp>

<comp id="2228" class="1005" name="sext_ln115_1_reg_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="32" slack="1"/>
<pin id="2230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln115_1 "/>
</bind>
</comp>

<comp id="2233" class="1005" name="add_ln115_reg_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="31" slack="0"/>
<pin id="2235" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="2238" class="1005" name="icmp_ln115_1_reg_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="1" slack="1"/>
<pin id="2240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115_1 "/>
</bind>
</comp>

<comp id="2242" class="1005" name="x_addr_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="10" slack="1"/>
<pin id="2244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="2247" class="1005" name="gmem2_addr_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="16" slack="2"/>
<pin id="2249" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="2253" class="1005" name="dx_addr_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="10" slack="1"/>
<pin id="2255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dx_addr "/>
</bind>
</comp>

<comp id="2258" class="1005" name="gmem2_addr_1_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="16" slack="3"/>
<pin id="2260" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="2264" class="1005" name="dx_load_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="16" slack="2"/>
<pin id="2266" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="dx_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="120" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="140" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="120" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="140" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="188" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="318"><net_src comp="192" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="194" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="320"><net_src comp="196" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="326"><net_src comp="120" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="140" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="206" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="208" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="194" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="206" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="210" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="361"><net_src comp="208" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="194" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="363"><net_src comp="210" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="4" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="18" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="18" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="54" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="422" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="446"><net_src comp="6" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="469"><net_src comp="454" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="475"><net_src comp="18" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="54" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="478" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="504"><net_src comp="16" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="370" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="4" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="525"><net_src comp="54" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="532"><net_src comp="4" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="527" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="540"><net_src comp="6" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="535" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="546"><net_src comp="122" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="54" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="148" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="569" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="580"><net_src comp="122" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="588"><net_src comp="581" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="592"><net_src comp="122" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="166" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="54" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="122" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="122" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="644" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="655"><net_src comp="648" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="659"><net_src comp="122" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="670"><net_src comp="122" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="667" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="678"><net_src comp="671" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="682"><net_src comp="122" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="693"><net_src comp="122" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="704"><net_src comp="54" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="724"><net_src comp="122" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="721" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="395" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="740"><net_src comp="382" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="747"><net_src comp="38" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="236" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="40" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="42" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="44" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="46" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="48" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="773"><net_src comp="50" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="780"><net_src comp="44" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="769" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="46" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="48" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="789"><net_src comp="774" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="52" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="784" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="54" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="810"><net_src comp="801" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="116" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="818"><net_src comp="118" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="36" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="820"><net_src comp="40" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="824"><net_src comp="812" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="0" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="831"><net_src comp="825" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="839"><net_src comp="547" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="124" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="547" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="547" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="850" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="861"><net_src comp="854" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="146" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="54" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="881"><net_src comp="558" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="36" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="569" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="150" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="558" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="558" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="150" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="923"><net_src comp="916" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="565" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="565" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="928" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="919" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="932" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="154" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="937" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="54" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="937" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="937" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="581" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="124" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="581" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="581" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="982"><net_src comp="975" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="992"><net_src comp="158" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="983" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="160" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="999"><net_src comp="987" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1006"><net_src comp="118" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="995" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1008"><net_src comp="36" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1009"><net_src comp="40" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1013"><net_src comp="1000" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="0" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="577" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1031"><net_src comp="593" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="124" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="593" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="593" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="1051" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1059"><net_src comp="604" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="168" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="604" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1070"><net_src comp="615" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="124" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="626" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1082"><net_src comp="1072" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="54" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="626" pin="4"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="1066" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="615" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1098"><net_src comp="1072" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1085" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=2"/></net>

<net id="1104"><net_src comp="1093" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1110"><net_src comp="1072" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="1066" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="615" pin="4"/><net_sink comp="1105" pin=2"/></net>

<net id="1116"><net_src comp="1077" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1120"><net_src comp="1113" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1129"><net_src comp="1122" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1135"><net_src comp="36" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="1136" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1143"><net_src comp="408" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="1144" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1152"><net_src comp="732" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="408" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="434" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1166"><net_src comp="170" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="737" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="172" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1175"><net_src comp="174" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="176" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1177"><net_src comp="178" pin="0"/><net_sink comp="1169" pin=3"/></net>

<net id="1178"><net_src comp="1169" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="1185"><net_src comp="174" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="176" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1187"><net_src comp="178" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1188"><net_src comp="1179" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="1193"><net_src comp="637" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="124" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1198"><net_src comp="637" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1207"><net_src comp="637" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1204" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1218"><net_src comp="408" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="1227"><net_src comp="648" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="124" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1233"><net_src comp="648" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1238"><net_src comp="648" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1248"><net_src comp="158" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1239" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="160" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="1243" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1262"><net_src comp="118" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="1251" pin="2"/><net_sink comp="1256" pin=1"/></net>

<net id="1264"><net_src comp="36" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1265"><net_src comp="40" pin="0"/><net_sink comp="1256" pin=3"/></net>

<net id="1269"><net_src comp="1256" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1274"><net_src comp="0" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1266" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1279"><net_src comp="644" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="660" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="124" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1293"><net_src comp="660" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1298"><net_src comp="1290" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="660" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1307"><net_src comp="1299" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1311"><net_src comp="1303" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1317"><net_src comp="671" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="124" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="671" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1328"><net_src comp="671" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1338"><net_src comp="158" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1339"><net_src comp="1329" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1340"><net_src comp="160" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1345"><net_src comp="1333" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1352"><net_src comp="118" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1353"><net_src comp="1341" pin="2"/><net_sink comp="1346" pin=1"/></net>

<net id="1354"><net_src comp="36" pin="0"/><net_sink comp="1346" pin=2"/></net>

<net id="1355"><net_src comp="40" pin="0"/><net_sink comp="1346" pin=3"/></net>

<net id="1359"><net_src comp="1346" pin="4"/><net_sink comp="1356" pin=0"/></net>

<net id="1364"><net_src comp="0" pin="0"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="1356" pin="1"/><net_sink comp="1360" pin=1"/></net>

<net id="1369"><net_src comp="667" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1377"><net_src comp="683" pin="4"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="124" pin="0"/><net_sink comp="1373" pin=1"/></net>

<net id="1382"><net_src comp="683" pin="4"/><net_sink comp="1379" pin=0"/></net>

<net id="1387"><net_src comp="1379" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1391"><net_src comp="683" pin="4"/><net_sink comp="1388" pin=0"/></net>

<net id="1396"><net_src comp="1388" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1400"><net_src comp="1397" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1405"><net_src comp="694" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="124" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1411"><net_src comp="694" pin="4"/><net_sink comp="1407" pin=0"/></net>

<net id="1415"><net_src comp="694" pin="4"/><net_sink comp="1412" pin=0"/></net>

<net id="1419"><net_src comp="694" pin="4"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1431"><net_src comp="1424" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1438"><net_src comp="705" pin="4"/><net_sink comp="1434" pin=0"/></net>

<net id="1439"><net_src comp="36" pin="0"/><net_sink comp="1434" pin=1"/></net>

<net id="1444"><net_src comp="705" pin="4"/><net_sink comp="1440" pin=0"/></net>

<net id="1448"><net_src comp="705" pin="4"/><net_sink comp="1445" pin=0"/></net>

<net id="1452"><net_src comp="1445" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1458"><net_src comp="1445" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1462"><net_src comp="1459" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1466"><net_src comp="434" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1470"><net_src comp="395" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1476"><net_src comp="170" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1477"><net_src comp="715" pin="4"/><net_sink comp="1471" pin=1"/></net>

<net id="1478"><net_src comp="172" pin="0"/><net_sink comp="1471" pin=2"/></net>

<net id="1485"><net_src comp="174" pin="0"/><net_sink comp="1479" pin=0"/></net>

<net id="1486"><net_src comp="176" pin="0"/><net_sink comp="1479" pin=2"/></net>

<net id="1487"><net_src comp="178" pin="0"/><net_sink comp="1479" pin=3"/></net>

<net id="1488"><net_src comp="1479" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="1493"><net_src comp="54" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1503"><net_src comp="118" pin="0"/><net_sink comp="1497" pin=0"/></net>

<net id="1504"><net_src comp="36" pin="0"/><net_sink comp="1497" pin=2"/></net>

<net id="1505"><net_src comp="40" pin="0"/><net_sink comp="1497" pin=3"/></net>

<net id="1509"><net_src comp="1497" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1516"><net_src comp="118" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="36" pin="0"/><net_sink comp="1510" pin=2"/></net>

<net id="1518"><net_src comp="40" pin="0"/><net_sink comp="1510" pin=3"/></net>

<net id="1522"><net_src comp="1510" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1527"><net_src comp="725" pin="4"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="124" pin="0"/><net_sink comp="1523" pin=1"/></net>

<net id="1533"><net_src comp="725" pin="4"/><net_sink comp="1529" pin=0"/></net>

<net id="1537"><net_src comp="725" pin="4"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1544"><net_src comp="1534" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1549"><net_src comp="2" pin="0"/><net_sink comp="1545" pin=0"/></net>

<net id="1550"><net_src comp="1540" pin="2"/><net_sink comp="1545" pin=1"/></net>

<net id="1555"><net_src comp="1534" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1560"><net_src comp="2" pin="0"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1551" pin="2"/><net_sink comp="1556" pin=1"/></net>

<net id="1566"><net_src comp="1024" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1567"><net_src comp="162" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1573"><net_src comp="1101" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1574"><net_src comp="162" pin="0"/><net_sink comp="1568" pin=1"/></net>

<net id="1575"><net_src comp="1568" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1581"><net_src comp="1149" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1582"><net_src comp="1140" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1583"><net_src comp="1161" pin="3"/><net_sink comp="1576" pin=2"/></net>

<net id="1584"><net_src comp="1576" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1589"><net_src comp="1157" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1590"><net_src comp="1153" pin="1"/><net_sink comp="1585" pin=1"/></net>

<net id="1591"><net_src comp="1585" pin="2"/><net_sink comp="1179" pin=1"/></net>

<net id="1596"><net_src comp="1280" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="162" pin="0"/><net_sink comp="1592" pin=1"/></net>

<net id="1602"><net_src comp="1370" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1603"><net_src comp="162" pin="0"/><net_sink comp="1598" pin=1"/></net>

<net id="1608"><net_src comp="1420" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="1609"><net_src comp="162" pin="0"/><net_sink comp="1604" pin=1"/></net>

<net id="1615"><net_src comp="1467" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1616"><net_src comp="1463" pin="1"/><net_sink comp="1610" pin=1"/></net>

<net id="1617"><net_src comp="1471" pin="3"/><net_sink comp="1610" pin=2"/></net>

<net id="1618"><net_src comp="1610" pin="3"/><net_sink comp="1479" pin=1"/></net>

<net id="1622"><net_src comp="230" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1626"><net_src comp="236" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1629"><net_src comp="1623" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1630"><net_src comp="1623" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1631"><net_src comp="1623" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1632"><net_src comp="1623" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1633"><net_src comp="1623" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1634"><net_src comp="1623" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1638"><net_src comp="242" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1641"><net_src comp="1635" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1642"><net_src comp="1635" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1643"><net_src comp="1635" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1644"><net_src comp="1635" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1645"><net_src comp="1635" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1646"><net_src comp="1635" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1647"><net_src comp="1635" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1648"><net_src comp="1635" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1649"><net_src comp="1635" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1650"><net_src comp="1635" pin="1"/><net_sink comp="1440" pin=1"/></net>

<net id="1654"><net_src comp="248" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1658"><net_src comp="254" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="1663"><net_src comp="260" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="1668"><net_src comp="266" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1673"><net_src comp="272" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1679"><net_src comp="278" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1684"><net_src comp="742" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1686"><net_src comp="1681" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1690"><net_src comp="750" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1695"><net_src comp="753" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1700"><net_src comp="759" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1706"><net_src comp="790" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1711"><net_src comp="796" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1715"><net_src comp="806" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1720"><net_src comp="825" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1722"><net_src comp="1717" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1726"><net_src comp="832" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1731"><net_src comp="835" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1736"><net_src comp="841" pin="2"/><net_sink comp="1733" pin=0"/></net>

<net id="1740"><net_src comp="846" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1745"><net_src comp="290" pin="2"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1750"><net_src comp="854" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1752"><net_src comp="1747" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1753"><net_src comp="1747" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1754"><net_src comp="1747" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1758"><net_src comp="863" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1762"><net_src comp="868" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1767"><net_src comp="871" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1772"><net_src comp="857" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1777"><net_src comp="874" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1782"><net_src comp="877" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1784"><net_src comp="1779" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1788"><net_src comp="883" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="1796"><net_src comp="894" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1801"><net_src comp="898" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1803"><net_src comp="1798" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1804"><net_src comp="1798" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1808"><net_src comp="907" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1813"><net_src comp="910" pin="2"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1818"><net_src comp="924" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1820"><net_src comp="1815" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1824"><net_src comp="937" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1829"><net_src comp="945" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1833"><net_src comp="951" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1835"><net_src comp="1830" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1839"><net_src comp="955" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1841"><net_src comp="1836" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1845"><net_src comp="959" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1853"><net_src comp="975" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1858"><net_src comp="970" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1863"><net_src comp="1014" pin="2"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1865"><net_src comp="1860" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1869"><net_src comp="1020" pin="1"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1874"><net_src comp="1024" pin="1"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1879"><net_src comp="1562" pin="2"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1884"><net_src comp="1027" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1889"><net_src comp="1037" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1893"><net_src comp="1046" pin="2"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1898"><net_src comp="301" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1903"><net_src comp="978" pin="2"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1908"><net_src comp="1055" pin="2"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1913"><net_src comp="1061" pin="2"/><net_sink comp="1910" pin=0"/></net>

<net id="1917"><net_src comp="1077" pin="3"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1922"><net_src comp="1093" pin="3"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1924"><net_src comp="1919" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1928"><net_src comp="1101" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1933"><net_src comp="1105" pin="3"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="1938"><net_src comp="1113" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1943"><net_src comp="1117" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1948"><net_src comp="388" pin="3"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1953"><net_src comp="401" pin="3"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1958"><net_src comp="1131" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="1963"><net_src comp="414" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1968"><net_src comp="1140" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1973"><net_src comp="422" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1978"><net_src comp="428" pin="3"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1983"><net_src comp="1149" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1988"><net_src comp="1153" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1585" pin=1"/></net>

<net id="1993"><net_src comp="1157" pin="1"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1998"><net_src comp="1161" pin="3"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="2003"><net_src comp="1189" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="2008"><net_src comp="1199" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2012"><net_src comp="454" pin="3"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="2014"><net_src comp="2009" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="2018"><net_src comp="470" pin="3"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="2023"><net_src comp="460" pin="7"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="2028"><net_src comp="1220" pin="1"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="2033"><net_src comp="1223" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="2041"><net_src comp="1234" pin="2"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="2046"><net_src comp="1270" pin="2"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="2048"><net_src comp="2043" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="2052"><net_src comp="1280" pin="1"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="2057"><net_src comp="1592" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="2062"><net_src comp="1284" pin="2"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="2067"><net_src comp="1294" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2071"><net_src comp="478" pin="3"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="2076"><net_src comp="1313" pin="2"/><net_sink comp="2073" pin=0"/></net>

<net id="2077"><net_src comp="2073" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="2084"><net_src comp="1324" pin="2"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="2089"><net_src comp="1360" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="2091"><net_src comp="2086" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="2095"><net_src comp="1366" pin="1"/><net_sink comp="2092" pin=0"/></net>

<net id="2096"><net_src comp="2092" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="2100"><net_src comp="1370" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="2105"><net_src comp="1598" pin="2"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="2110"><net_src comp="1373" pin="2"/><net_sink comp="2107" pin=0"/></net>

<net id="2111"><net_src comp="2107" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="2115"><net_src comp="1383" pin="2"/><net_sink comp="2112" pin=0"/></net>

<net id="2119"><net_src comp="1392" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="2124"><net_src comp="327" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="2129"><net_src comp="1401" pin="2"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="2137"><net_src comp="1412" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="2142"><net_src comp="1420" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="2147"><net_src comp="492" pin="3"/><net_sink comp="2144" pin=0"/></net>

<net id="2148"><net_src comp="2144" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="2152"><net_src comp="499" pin="3"/><net_sink comp="2149" pin=0"/></net>

<net id="2153"><net_src comp="2149" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="2157"><net_src comp="370" pin="3"/><net_sink comp="2154" pin=0"/></net>

<net id="2158"><net_src comp="2154" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="2162"><net_src comp="1604" pin="2"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="2167"><net_src comp="1434" pin="2"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="2172"><net_src comp="1440" pin="2"/><net_sink comp="2169" pin=0"/></net>

<net id="2176"><net_src comp="1454" pin="2"/><net_sink comp="2173" pin=0"/></net>

<net id="2177"><net_src comp="2173" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="2181"><net_src comp="512" pin="3"/><net_sink comp="2178" pin=0"/></net>

<net id="2182"><net_src comp="2178" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="2186"><net_src comp="520" pin="3"/><net_sink comp="2183" pin=0"/></net>

<net id="2187"><net_src comp="2183" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="2191"><net_src comp="1463" pin="1"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="1610" pin=1"/></net>

<net id="2196"><net_src comp="1467" pin="1"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="2201"><net_src comp="1471" pin="3"/><net_sink comp="2198" pin=0"/></net>

<net id="2202"><net_src comp="2198" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="2206"><net_src comp="1479" pin="4"/><net_sink comp="2203" pin=0"/></net>

<net id="2207"><net_src comp="2203" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="2211"><net_src comp="903" pin="2"/><net_sink comp="2208" pin=0"/></net>

<net id="2212"><net_src comp="2208" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="2213"><net_src comp="2208" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="2217"><net_src comp="1489" pin="2"/><net_sink comp="2214" pin=0"/></net>

<net id="2221"><net_src comp="1494" pin="1"/><net_sink comp="2218" pin=0"/></net>

<net id="2222"><net_src comp="2218" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="2226"><net_src comp="1506" pin="1"/><net_sink comp="2223" pin=0"/></net>

<net id="2227"><net_src comp="2223" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="2231"><net_src comp="1519" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="2232"><net_src comp="2228" pin="1"/><net_sink comp="1551" pin=1"/></net>

<net id="2236"><net_src comp="1523" pin="2"/><net_sink comp="2233" pin=0"/></net>

<net id="2237"><net_src comp="2233" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="2241"><net_src comp="1529" pin="2"/><net_sink comp="2238" pin=0"/></net>

<net id="2245"><net_src comp="527" pin="3"/><net_sink comp="2242" pin=0"/></net>

<net id="2246"><net_src comp="2242" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="2250"><net_src comp="1545" pin="2"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="2252"><net_src comp="2247" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="2256"><net_src comp="535" pin="3"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="2261"><net_src comp="1556" pin="2"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="2263"><net_src comp="2258" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="2267"><net_src comp="448" pin="3"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="355" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {52 57 58 59 60 61 62 }
	Port: gmem2 | {92 93 94 95 96 97 98 99 }
	Port: dx | {43 }
	Port: y | {80 86 }
 - Input state : 
	Port: fcc_combined : gmem | {5 6 7 8 9 10 11 13 24 25 26 27 28 29 30 32 66 67 68 69 70 71 72 74 }
	Port: fcc_combined : x | {36 37 38 81 82 83 90 91 92 }
	Port: fcc_combined : dx | {90 91 92 }
	Port: fcc_combined : wt | {1 }
	Port: fcc_combined : dwt | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : dy | {37 38 39 40 45 46 47 }
	Port: fcc_combined : debug_x | {1 }
	Port: fcc_combined : debug_dx | {1 }
	Port: fcc_combined : debugip | {1 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln41 : 1
	State 3
		tmp_2 : 1
	State 4
		tmp_1 : 1
		select_ln41 : 2
		sub_ln41_1 : 3
	State 5
		num_iters : 1
		sext_ln43 : 1
		gmem_addr : 2
		empty : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln43 : 1
		icmp_ln43_1 : 1
		br_ln43 : 2
		trunc_ln44 : 1
	State 13
	State 14
		bbuf_V_addr : 1
		store_ln44 : 2
	State 15
		mul_ln53 : 1
	State 16
	State 17
		add_ln53 : 1
		add_ln49 : 1
		icmp_ln49 : 1
		br_ln49 : 2
		trunc_ln49_1 : 1
		mul_ln53_1 : 2
	State 18
		mul_ln53_2 : 1
	State 19
	State 20
		icmp_ln53 : 1
		sub_ln53 : 1
		ub : 2
		cmp36262 : 3
		br_ln86 : 4
		trunc_ln86 : 3
		br_ln65 : 4
		trunc_ln65 : 3
	State 21
		add_ln86 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		empty_51 : 1
		mul_ln92 : 1
	State 22
	State 23
		tmp_5 : 1
		empty_53 : 2
		trunc_ln1 : 3
		sext_ln87 : 4
		gmem_addr_2 : 5
	State 24
	State 25
	State 26
	State 27
		mul_ln88 : 1
	State 28
	State 29
	State 30
	State 31
		add_ln87 : 1
		j_1_cast : 1
		icmp_ln87 : 2
		br_ln87 : 3
		trunc_ln88_1 : 1
		add_ln88 : 2
	State 32
	State 33
		dwbuf_V_addr : 1
		store_ln88 : 2
	State 34
	State 35
	State 36
		add_ln92_2 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		add_ln92 : 1
		icmp_ln93 : 1
		select_ln92 : 2
		trunc_ln92 : 2
		trunc_ln92_1 : 1
		select_ln92_2 : 3
		select_ln92_1_v_cast : 4
		mul_ln1118 : 5
		select_ln92_3 : 2
		trunc_ln1118 : 3
		zext_ln1118 : 4
		x_addr_2 : 5
		x_load_2 : 6
	State 37
		zext_ln92_2 : 1
		dy_addr_1 : 2
		dy_load_2 : 3
	State 38
		dy_addr : 1
		dy_load_1 : 2
		add_ln1118 : 1
	State 39
		sext_ln92_1 : 1
		zext_ln1118_1 : 1
		wbuf_V_addr_2 : 2
		dwbuf_V_addr_1 : 2
		wbuf_V_load : 3
		mul_ln1192 : 2
		lhs : 3
	State 40
		sext_ln92 : 1
		sext_ln1115 : 1
		mul_ln1115 : 2
	State 41
		ret_V_1 : 1
	State 42
		trunc_ln708_2 : 1
		store_ln708 : 2
	State 43
		trunc_ln708_1 : 1
		store_ln94 : 2
	State 44
	State 45
		add_ln99 : 1
		i_6_cast : 1
		icmp_ln99 : 2
		br_ln99 : 3
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dy_addr_2 : 3
		dy_load : 4
	State 46
	State 47
		add_ln703 : 1
		store_ln703 : 2
	State 48
	State 49
		add_ln103 : 1
		icmp_ln103 : 1
		br_ln103 : 2
		empty_58 : 1
	State 50
	State 51
		tmp_6 : 1
		empty_60 : 2
		trunc_ln3 : 3
		sext_ln104 : 4
		gmem_addr_3 : 5
		zext_ln105 : 1
		mul_ln105 : 2
	State 52
	State 53
	State 54
	State 55
		add_ln104 : 1
		j_4_cast : 1
		icmp_ln104 : 2
		br_ln104 : 3
		trunc_ln105_1 : 1
		add_ln105 : 2
		zext_ln105_1 : 3
		dwbuf_V_addr_2 : 4
		dwbuf_V_load : 5
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		add_ln65 : 1
		icmp_ln65 : 1
		br_ln65 : 2
		empty_44 : 1
	State 64
	State 65
		tmp_4 : 1
		empty_46 : 2
		trunc_ln7 : 3
		sext_ln66 : 4
		gmem_addr_1 : 5
	State 66
	State 67
	State 68
	State 69
		mul_ln67 : 1
	State 70
	State 71
	State 72
	State 73
		add_ln66 : 1
		j_cast : 1
		icmp_ln66 : 2
		br_ln66 : 3
		trunc_ln67_1 : 1
		add_ln67 : 2
	State 74
	State 75
		wbuf_V_addr : 1
		store_ln67 : 2
	State 76
	State 77
		add_ln72 : 1
		icmp_ln72 : 1
		br_ln72 : 2
		trunc_ln72 : 1
		trunc_ln1116 : 1
		zext_ln1116 : 2
		mul_ln1116 : 3
	State 78
	State 79
		zext_ln74 : 1
		bbuf_V_addr_1 : 2
		bbuf_V_load : 3
		y_addr : 2
	State 80
		store_ln74 : 1
	State 81
		add_ln76 : 1
		icmp_ln76 : 1
		br_ln76 : 2
		trunc_ln1116_1 : 1
		zext_ln1116_1 : 2
		add_ln1116 : 2
		x_addr_1 : 3
		x_load_1 : 4
	State 82
		wbuf_V_addr_1 : 1
		r_V : 2
	State 83
		sext_ln727 : 1
		sext_ln727_1 : 1
		mul_ln727 : 2
	State 84
	State 85
		rhs_1 : 1
		ret_V : 2
	State 86
		trunc_ln2 : 1
		store_ln77 : 2
	State 87
	State 88
	State 89
		br_ln115 : 1
		sext_ln115 : 1
		sext_ln115_1 : 1
	State 90
		add_ln115 : 1
		icmp_ln115_1 : 1
		br_ln115 : 2
		zext_ln116 : 1
		x_addr : 2
		x_load : 3
		add_ln116 : 2
		gmem2_addr : 3
		dx_addr : 2
		dx_load : 3
		add_ln117 : 2
		gmem2_addr_1 : 3
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_753          |    0    |   173   |    54   |
|          |          grp_fu_857          |    0    |   141   |    48   |
|          |          grp_fu_898          |    0    |   141   |    48   |
|          |          grp_fu_903          |    0    |   165   |    50   |
|          |          grp_fu_910          |    0    |   165   |    50   |
|          |          grp_fu_970          |    0    |   141   |    48   |
|    mul   |          grp_fu_978          |    0    |   165   |    50   |
|          |          grp_fu_1234         |    0    |   141   |    48   |
|          |          grp_fu_1324         |    0    |   141   |    48   |
|          |          grp_fu_1562         |    1    |    0    |    0    |
|          |          grp_fu_1585         |    1    |    0    |    0    |
|          |          grp_fu_1592         |    1    |    0    |    0    |
|          |          grp_fu_1598         |    1    |    0    |    0    |
|          |          grp_fu_1604         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       num_iters_fu_806       |    0    |    0    |    34   |
|          |        add_ln43_fu_835       |    0    |    0    |    38   |
|          |        add_ln53_fu_877       |    0    |    0    |    39   |
|          |        add_ln49_fu_883       |    0    |    0    |    45   |
|          |        add_ln86_fu_959       |    0    |    0    |    38   |
|          |        empty_52_fu_983       |    0    |    0    |    38   |
|          |        empty_53_fu_995       |    0    |    0    |    39   |
|          |       add_ln87_fu_1027       |    0    |    0    |    38   |
|          |       add_ln88_fu_1046       |    0    |    0    |    23   |
|          |      add_ln92_2_fu_1055      |    0    |    0    |    70   |
|          |       add_ln92_fu_1066       |    0    |    0    |    38   |
|          |      add_ln92_1_fu_1122      |    0    |    0    |    13   |
|          |       add_ln93_fu_1131       |    0    |    0    |    39   |
|          |       add_ln99_fu_1189       |    0    |    0    |    38   |
|          |       add_ln703_fu_1214      |    0    |    0    |    23   |
|    add   |       add_ln103_fu_1223      |    0    |    0    |    38   |
|          |       empty_59_fu_1239       |    0    |    0    |    38   |
|          |       empty_60_fu_1251       |    0    |    0    |    39   |
|          |       add_ln104_fu_1284      |    0    |    0    |    38   |
|          |       add_ln105_fu_1303      |    0    |    0    |    23   |
|          |       add_ln65_fu_1313       |    0    |    0    |    38   |
|          |       empty_45_fu_1329       |    0    |    0    |    38   |
|          |       empty_46_fu_1341       |    0    |    0    |    39   |
|          |       add_ln66_fu_1373       |    0    |    0    |    38   |
|          |       add_ln67_fu_1392       |    0    |    0    |    23   |
|          |       add_ln72_fu_1401       |    0    |    0    |    38   |
|          |       add_ln74_fu_1424       |    0    |    0    |    13   |
|          |       add_ln76_fu_1434       |    0    |    0    |    39   |
|          |      add_ln1116_fu_1454      |    0    |    0    |    23   |
|          |       add_ln115_fu_1523      |    0    |    0    |    38   |
|          |       add_ln116_fu_1540      |    0    |    0    |    38   |
|          |       add_ln117_fu_1551      |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln43_fu_796       |    0    |    0    |    18   |
|          |      icmp_ln43_1_fu_841      |    0    |    0    |    17   |
|          |        cmp37257_fu_863       |    0    |    0    |    18   |
|          |       icmp_ln49_fu_889       |    0    |    0    |    18   |
|          |       icmp_ln53_fu_919       |    0    |    0    |    20   |
|          |        cmp36262_fu_945       |    0    |    0    |    18   |
|          |       icmp_ln86_fu_965       |    0    |    0    |    17   |
|          |       icmp_ln87_fu_1037      |    0    |    0    |    18   |
|          |       icmp_ln92_fu_1061      |    0    |    0    |    28   |
|   icmp   |       icmp_ln93_fu_1072      |    0    |    0    |    18   |
|          |       icmp_ln99_fu_1199      |    0    |    0    |    18   |
|          |      icmp_ln103_fu_1229      |    0    |    0    |    17   |
|          |      icmp_ln104_fu_1294      |    0    |    0    |    18   |
|          |       icmp_ln65_fu_1319      |    0    |    0    |    17   |
|          |       icmp_ln66_fu_1383      |    0    |    0    |    18   |
|          |       icmp_ln72_fu_1407      |    0    |    0    |    17   |
|          |       icmp_ln76_fu_1440      |    0    |    0    |    18   |
|          |      icmp_ln115_fu_1489      |    0    |    0    |    18   |
|          |     icmp_ln115_1_fu_1529     |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln41_fu_784      |    0    |    0    |    27   |
|          |     select_ln41_1_fu_801     |    0    |    0    |    27   |
|  select  |           ub_fu_937          |    0    |    0    |    32   |
|          |      select_ln92_fu_1077     |    0    |    0    |    32   |
|          |     select_ln92_2_fu_1093    |    0    |    0    |    10   |
|          |     select_ln92_3_fu_1105    |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln41_fu_769       |    0    |    0    |    72   |
|    sub   |       sub_ln41_1_fu_790      |    0    |    0    |    34   |
|          |        sub_ln53_fu_932       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_1568         |    1    |    0    |    0    |
|  muladd  |          grp_fu_1576         |    1    |    0    |    0    |
|          |          grp_fu_1610         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_230   |    0    |    0    |    0    |
|          |     ydim_read_read_fu_236    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_242    |    0    |    0    |    0    |
|          |   debugip_read_read_fu_248   |    0    |    0    |    0    |
|          |   debug_dx_read_read_fu_254  |    0    |    0    |    0    |
|   read   |   debug_x_read_read_fu_260   |    0    |    0    |    0    |
|          |      b_read_read_fu_266      |    0    |    0    |    0    |
|          |     dwt_read_read_fu_272     |    0    |    0    |    0    |
|          |      wt_read_read_fu_278     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_290  |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_301 |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_327 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_284      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_295      |    0    |    0    |    0    |
|          |      grp_readreq_fu_321      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     grp_writeresp_fu_306     |    0    |    0    |    0    |
| writeresp|     grp_writeresp_fu_332     |    0    |    0    |    0    |
|          |     grp_writeresp_fu_347     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   write_ln105_write_fu_312   |    0    |    0    |    0    |
|   write  |   write_ln116_write_fu_339   |    0    |    0    |    0    |
|          |   write_ln117_write_fu_355   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_742          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln41_fu_750       |    0    |    0    |    0    |
|          |       sext_ln43_fu_821       |    0    |    0    |    0    |
|          |       sext_ln49_fu_868       |    0    |    0    |    0    |
|          |      sext_ln49_1_fu_871      |    0    |    0    |    0    |
|          |       sext_ln87_fu_1010      |    0    |    0    |    0    |
|          |      sext_ln92_1_fu_1140     |    0    |    0    |    0    |
|          |      sext_ln1192_fu_1149     |    0    |    0    |    0    |
|   sext   |       sext_ln92_fu_1153      |    0    |    0    |    0    |
|          |      sext_ln1115_fu_1157     |    0    |    0    |    0    |
|          |      sext_ln104_fu_1266      |    0    |    0    |    0    |
|          |       sext_ln66_fu_1356      |    0    |    0    |    0    |
|          |      sext_ln727_fu_1463      |    0    |    0    |    0    |
|          |     sext_ln727_1_fu_1467     |    0    |    0    |    0    |
|          |      sext_ln115_fu_1506      |    0    |    0    |    0    |
|          |     sext_ln115_1_fu_1519     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_759         |    0    |    0    |    0    |
|          |         tmp_1_fu_774         |    0    |    0    |    0    |
|          |        trunc_ln_fu_812       |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1000      |    0    |    0    |    0    |
|          |     trunc_ln708_2_fu_1169    |    0    |    0    |    0    |
|partselect|     trunc_ln708_1_fu_1179    |    0    |    0    |    0    |
|          |       trunc_ln3_fu_1256      |    0    |    0    |    0    |
|          |       trunc_ln7_fu_1346      |    0    |    0    |    0    |
|          |       trunc_ln2_fu_1479      |    0    |    0    |    0    |
|          |       trunc_ln4_fu_1497      |    0    |    0    |    0    |
|          |     trunc_ln115_1_fu_1510    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln43_fu_832      |    0    |    0    |    0    |
|          |       trunc_ln44_fu_846      |    0    |    0    |    0    |
|          |       trunc_ln49_fu_854      |    0    |    0    |    0    |
|          |      trunc_ln49_1_fu_894     |    0    |    0    |    0    |
|          |       trunc_ln54_fu_924      |    0    |    0    |    0    |
|          |      trunc_ln54_1_fu_928     |    0    |    0    |    0    |
|          |       trunc_ln86_fu_951      |    0    |    0    |    0    |
|          |       trunc_ln65_fu_955      |    0    |    0    |    0    |
|          |      trunc_ln88_fu_1020      |    0    |    0    |    0    |
|          |     trunc_ln88_1_fu_1042     |    0    |    0    |    0    |
|          |      trunc_ln92_fu_1085      |    0    |    0    |    0    |
|   trunc  |     trunc_ln92_1_fu_1089     |    0    |    0    |    0    |
|          |     trunc_ln1118_fu_1113     |    0    |    0    |    0    |
|          |      trunc_ln703_fu_1204     |    0    |    0    |    0    |
|          |      trunc_ln103_fu_1220     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_1276     |    0    |    0    |    0    |
|          |     trunc_ln105_1_fu_1299    |    0    |    0    |    0    |
|          |      trunc_ln67_fu_1366      |    0    |    0    |    0    |
|          |     trunc_ln67_1_fu_1388     |    0    |    0    |    0    |
|          |      trunc_ln72_fu_1412      |    0    |    0    |    0    |
|          |     trunc_ln1116_fu_1416     |    0    |    0    |    0    |
|          |    trunc_ln1116_1_fu_1445    |    0    |    0    |    0    |
|          |      trunc_ln115_fu_1494     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln44_fu_850       |    0    |    0    |    0    |
|          |       zext_ln92_fu_874       |    0    |    0    |    0    |
|          |       zext_ln53_fu_907       |    0    |    0    |    0    |
|          |      zext_ln53_1_fu_916      |    0    |    0    |    0    |
|          |      zext_ln92_1_fu_975      |    0    |    0    |    0    |
|          |       zext_ln88_fu_1024      |    0    |    0    |    0    |
|          |       j_1_cast_fu_1033       |    0    |    0    |    0    |
|          |      zext_ln88_1_fu_1051     |    0    |    0    |    0    |
|          | select_ln92_1_v_cast_fu_1101 |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1117     |    0    |    0    |    0    |
|          |      zext_ln92_2_fu_1126     |    0    |    0    |    0    |
|          |      zext_ln92_3_fu_1136     |    0    |    0    |    0    |
|   zext   |     zext_ln1118_1_fu_1144    |    0    |    0    |    0    |
|          |       i_6_cast_fu_1195       |    0    |    0    |    0    |
|          |      zext_ln703_fu_1208      |    0    |    0    |    0    |
|          |      zext_ln105_fu_1280      |    0    |    0    |    0    |
|          |       j_4_cast_fu_1290       |    0    |    0    |    0    |
|          |     zext_ln105_1_fu_1308     |    0    |    0    |    0    |
|          |       zext_ln67_fu_1370      |    0    |    0    |    0    |
|          |        j_cast_fu_1379        |    0    |    0    |    0    |
|          |      zext_ln67_1_fu_1397     |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1420     |    0    |    0    |    0    |
|          |       zext_ln74_fu_1428      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_1449    |    0    |    0    |    0    |
|          |     zext_ln1116_2_fu_1459    |    0    |    0    |    0    |
|          |      zext_ln116_fu_1534      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_987         |    0    |    0    |    0    |
|          |         lhs_1_fu_1161        |    0    |    0    |    0    |
|bitconcatenate|         tmp_6_fu_1243        |    0    |    0    |    0    |
|          |         tmp_4_fu_1333        |    0    |    0    |    0    |
|          |         rhs_1_fu_1471        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |   1373  |   2228  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    1   |    0   |    0   |
|dbbuf_V|    1   |    0   |    0   |
|dwbuf_V|   64   |    0   |    0   |
| wbuf_V|   64   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   130  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln103_reg_2030     |   31   |
|      add_ln104_reg_2059     |   31   |
|     add_ln1116_reg_2173     |   16   |
|      add_ln115_reg_2233     |   31   |
|      add_ln43_reg_1728      |   31   |
|      add_ln49_reg_1785      |   38   |
|      add_ln53_reg_1779      |   32   |
|      add_ln65_reg_2073      |   31   |
|      add_ln66_reg_2107      |   31   |
|      add_ln67_reg_2116      |   16   |
|      add_ln72_reg_2126      |   31   |
|      add_ln76_reg_2164      |   32   |
|      add_ln86_reg_1842      |   31   |
|      add_ln87_reg_1881      |   31   |
|      add_ln88_reg_1890      |   16   |
|     add_ln92_2_reg_1905     |   63   |
|      add_ln93_reg_1955      |   32   |
|      add_ln99_reg_2000      |   31   |
|       b_read_reg_1665       |   32   |
|    bbuf_V_addr_1_reg_2144   |   10   |
|     bbuf_V_load_reg_2154    |   16   |
|      cmp36262_reg_1826      |    1   |
|      cmp37257_reg_1755      |    1   |
|    dbbuf_V_addr_reg_2009    |   10   |
|    dbbuf_V_load_reg_2020    |   16   |
|    debug_dx_read_reg_1655   |   32   |
|    debug_x_read_reg_1660    |   32   |
|    debugip_read_reg_1651    |    1   |
|   dwbuf_V_addr_1_reg_1975   |   16   |
|   dwbuf_V_addr_2_reg_2068   |   16   |
|      dwt_read_reg_1670      |   32   |
|       dx_addr_reg_2253      |   10   |
|       dx_load_reg_2264      |   16   |
|      dy_addr_1_reg_1950     |   10   |
|      dy_addr_2_reg_2015     |   10   |
|       dy_addr_reg_1960      |   10   |
|      empty_44_reg_2081      |   31   |
|      empty_51_reg_1855      |   31   |
|      empty_58_reg_2038      |   31   |
|     fwprop_read_reg_1619    |    1   |
|    gmem2_addr_1_reg_2258    |   16   |
|     gmem2_addr_reg_2247     |   16   |
|  gmem_addr_1_read_reg_2121  |   16   |
|     gmem_addr_1_reg_2086    |   16   |
|  gmem_addr_2_read_reg_1895  |   16   |
|     gmem_addr_2_reg_1860    |   16   |
|     gmem_addr_3_reg_2043    |   16   |
|   gmem_addr_read_reg_1742   |   16   |
|      gmem_addr_reg_1717     |   16   |
|         i_1_reg_721         |   31   |
|         i_2_reg_667         |   31   |
|         i_3_reg_577         |   31   |
|         i_4_reg_690         |   31   |
|         i_5_reg_611         |   31   |
|         i_6_reg_633         |   31   |
|         i_7_reg_644         |   31   |
|          i_reg_543          |   31   |
|     icmp_ln104_reg_2064     |    1   |
|    icmp_ln115_1_reg_2238    |    1   |
|     icmp_ln115_reg_2214     |    1   |
|     icmp_ln43_1_reg_1733    |    1   |
|      icmp_ln43_reg_1708     |    1   |
|      icmp_ln66_reg_2112     |    1   |
|      icmp_ln76_reg_2169     |    1   |
|      icmp_ln87_reg_1886     |    1   |
|      icmp_ln92_reg_1910     |    1   |
|      icmp_ln99_reg_2005     |    1   |
|    indvar_flatten_reg_600   |   63   |
|         j_1_reg_589         |   31   |
|         j_2_reg_701         |   32   |
|         j_3_reg_622         |   32   |
|         j_4_reg_656         |   31   |
|          j_reg_679          |   31   |
|          k_reg_554          |   32   |
|        lhs_1_reg_1995       |   29   |
|       mul150_reg_2208       |   32   |
|      mul_ln105_reg_2054     |   16   |
|     mul_ln1116_reg_2159     |   16   |
|      mul_ln41_reg_1692      |   65   |
|     mul_ln53_1_reg_1798     |   31   |
|     mul_ln53_2_reg_1810     |   38   |
|      mul_ln53_reg_1769      |   31   |
|      mul_ln67_reg_2102      |   16   |
|      mul_ln88_reg_1876      |   16   |
|      mul_ln92_reg_1900      |   63   |
|      num_iters_reg_1712     |   27   |
|       phi_mul_reg_565       |   38   |
|           reg_732           |   16   |
|           reg_737           |   16   |
|        rhs_1_reg_2198       |   29   |
|         rhs_reg_712         |   16   |
|select_ln92_1_v_cast_reg_1925|   16   |
|    select_ln92_2_reg_1919   |   10   |
|    select_ln92_3_reg_1930   |   31   |
|     select_ln92_reg_1914    |   32   |
|     sext_ln1115_reg_1990    |   29   |
|    sext_ln115_1_reg_2228    |   32   |
|     sext_ln115_reg_2223     |   32   |
|     sext_ln1192_reg_1980    |   29   |
|      sext_ln41_reg_1687     |   65   |
|     sext_ln49_1_reg_1764    |   32   |
|      sext_ln49_reg_1759     |   39   |
|    sext_ln727_1_reg_2193    |   29   |
|     sext_ln727_reg_2188     |   29   |
|     sext_ln92_1_reg_1965    |   29   |
|      sext_ln92_reg_1985     |   29   |
|     sub_ln41_1_reg_1703     |   27   |
|        tmp_2_reg_1697       |   27   |
|         tmp_reg_1681        |    1   |
|     trunc_ln103_reg_2025    |   31   |
|    trunc_ln1118_reg_1935    |   16   |
|     trunc_ln115_reg_2218    |   31   |
|      trunc_ln2_reg_2203     |   16   |
|     trunc_ln43_reg_1723     |   31   |
|     trunc_ln44_reg_1737     |   10   |
|    trunc_ln49_1_reg_1793    |   31   |
|     trunc_ln49_reg_1747     |   31   |
|     trunc_ln54_reg_1815     |   10   |
|     trunc_ln65_reg_1836     |   31   |
|     trunc_ln67_reg_2092     |    6   |
|     trunc_ln72_reg_2134     |   10   |
|     trunc_ln86_reg_1830     |   31   |
|     trunc_ln88_reg_1866     |    6   |
|         ub_reg_1821         |   32   |
|    wbuf_V_addr_1_reg_2183   |   16   |
|    wbuf_V_addr_2_reg_1970   |   16   |
|       wt_read_reg_1676      |   32   |
|      x_addr_1_reg_2178      |   10   |
|      x_addr_2_reg_1945      |   10   |
|       x_addr_reg_2242       |   10   |
|      xdim_read_reg_1635     |   32   |
|       y_addr_reg_2149       |   10   |
|      ydim_read_reg_1623     |   32   |
|     zext_ln105_reg_2049     |   16   |
|     zext_ln1116_reg_2139    |   16   |
|     zext_ln1118_reg_1940    |   32   |
|      zext_ln53_reg_1805     |   38   |
|      zext_ln67_reg_2097     |   16   |
|      zext_ln88_reg_1871     |   16   |
|     zext_ln92_1_reg_1850    |   63   |
|      zext_ln92_reg_1774     |   63   |
+-----------------------------+--------+
|            Total            |  3338  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_284  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_306 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_332 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_347 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_370  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_382  |  p0  |   5  |  16  |   80   ||    25   |
|   grp_access_fu_382  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_395  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_408  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_434  |  p0  |   5  |  16  |   80   ||    25   |
|   grp_access_fu_448  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_460  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_506  |  p1  |   2  |  16  |   32   ||    9    |
|    phi_mul_reg_565   |  p0  |   2  |  38  |   76   ||    9    |
|      i_3_reg_577     |  p0  |   2  |  31  |   62   ||    9    |
|      i_7_reg_644     |  p0  |   2  |  31  |   62   ||    9    |
|      i_2_reg_667     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_753      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_857      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_898      |  p1  |   2  |  31  |   62   ||    9    |
|      grp_fu_910      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_978      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_1562     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1568     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_1568     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1576     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1576     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1585     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_1585     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1592     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1598     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1604     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1610     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1610     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1342  || 56.1394 ||   375   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |  1373  |  2228  |
|   Memory  |   130  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   56   |    -   |   375  |
|  Register |    -   |    -   |    -   |  3338  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   130  |    8   |   56   |  4711  |  2603  |
+-----------+--------+--------+--------+--------+--------+
