$date
	Wed Jul 09 20:04:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fre_div $end
$var wire 1 ! Q3 $end
$var wire 1 " Q2 $end
$var wire 1 # Q1 $end
$var reg 1 $ CLK $end
$scope module uut $end
$var wire 1 $ CLK $end
$var wire 1 % Qn3 $end
$var wire 1 & Qn2 $end
$var wire 1 ' Qn1 $end
$var wire 1 ! Q3 $end
$var wire 1 " Q2 $end
$var wire 1 # Q1 $end
$scope module tff1 $end
$var wire 1 $ CLK $end
$var wire 1 ( D $end
$var wire 1 ' Qn $end
$var wire 1 # Q $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 ( D $end
$var wire 1 ' Qn $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$scope module tff2 $end
$var wire 1 # CLK $end
$var wire 1 ) D $end
$var wire 1 & Qn $end
$var wire 1 " Q $end
$scope module dff $end
$var wire 1 # CLK $end
$var wire 1 ) D $end
$var wire 1 & Qn $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$scope module tff3 $end
$var wire 1 " CLK $end
$var wire 1 * D $end
$var wire 1 % Qn $end
$var wire 1 ! Q $end
$scope module dff $end
$var wire 1 " CLK $end
$var wire 1 * D $end
$var wire 1 % Qn $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
1)
1(
1'
1&
1%
0$
0#
0"
0!
$end
#5000
0%
0*
1!
0&
0)
1"
0'
0(
1#
1$
#10000
0$
#15000
1'
1(
0#
1$
#20000
0$
#25000
1&
1)
0"
0'
0(
1#
1$
#30000
0$
#35000
1'
1(
0#
1$
#40000
0$
#45000
1%
1*
0!
0&
0)
1"
0'
0(
1#
1$
#50000
0$
#55000
1'
1(
0#
1$
#60000
0$
#65000
1&
1)
0"
0'
0(
1#
1$
#70000
0$
#75000
1'
1(
0#
1$
#80000
0$
#85000
0%
0*
1!
0&
0)
1"
0'
0(
1#
1$
#90000
0$
#95000
1'
1(
0#
1$
#100000
0$
#105000
1&
1)
0"
0'
0(
1#
1$
#110000
0$
#115000
1'
1(
0#
1$
#120000
0$
#125000
1%
1*
0!
0&
0)
1"
0'
0(
1#
1$
#130000
0$
#135000
1'
1(
0#
1$
#140000
0$
#145000
1&
1)
0"
0'
0(
1#
1$
#150000
0$
#155000
1'
1(
0#
1$
#160000
0$
#165000
0%
0*
1!
0&
0)
1"
0'
0(
1#
1$
#170000
0$
#175000
1'
1(
0#
1$
#180000
0$
#185000
1&
1)
0"
0'
0(
1#
1$
#190000
0$
#195000
1'
1(
0#
1$
#200000
0$
