FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LOCKOUT*\I";
2"LOCKOUT\I";
3"UN$1$ASYNCDELAYS$I3$DDGT";
4"SELECT_LO_SRC\I";
5"MTCD_LO*\I";
6"DGTH\I";
7"DGTL\I";
8"VTT\G";
9"GTRIGL\I";
10"GTRIGH\I";
11"LE_DGT\I";
12"CLK\I";
13"DATA\I";
14"VTT\G";
%"RSMD0805"
"1","(1775,2600)","1","resistors","I17";
;
VALUE"50"
$LOCATION"?"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC2"RTMPO"
TC1"RTMPL"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
MAX_TEMP"RTMAX"
POWER"0.1"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"1;
"B<0>"14;
%"RSMD0805"
"1","(1550,2600)","1","resistors","I18";
;
VALUE"50"
$LOCATION"?"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"2;
"B<0>"14;
%"SELECT_LO_SRC"
"1","(1100,1950)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"MTCD_LO* \B"5;
"SEL"4;
"DDGT* \B"3;
"LO"2;
"LO* \B"1;
%"ASYNCDELAYS"
"1","(-1850,2075)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DGTL"7;
"DGTH"6;
"DDGT* \B"3;
"DELAY_VAL"
VHDL_MODE"IN"13;
"CLK"
VHDL_MODE"IN"12;
"LE_DGT"
VHDL_MODE"IN"11;
"GTRIGH"10;
"GTRIGL"9;
%"RSMD0805"
"1","(-325,2300)","1","resistors","I8";
;
VALUE"50"
$LOCATION"?"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"8;
"B<0>"6;
%"RSMD0805"
"1","(-500,2300)","1","resistors","I9";
;
VALUE"50"
$LOCATION"?"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%";
"A<0>"8;
"B<0>"7;
END.
