0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/08_pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1688032394,verilog,,H:/FPGA/souce/08_pll/pll.srcs/sources_1/new/ip_clk_wiz.v,,clk_wiz_0,,,../../../../pll.gen/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA/souce/08_pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1688032394,verilog,,H:/FPGA/souce/08_pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../pll.gen/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA/souce/08_pll/pll.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/08_pll/pll.srcs/sim_1/new/tb_ip_clk_wiz.v,1688088648,verilog,,,,tb_ip_clk_wiz,,,../../../../pll.gen/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA/souce/08_pll/pll.srcs/sources_1/new/ip_clk_wiz.v,1688085788,verilog,,H:/FPGA/souce/08_pll/pll.srcs/sim_1/new/tb_ip_clk_wiz.v,,ip_clk_wiz,,,../../../../pll.gen/sources_1/ip/clk_wiz_0,,,,,
