Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 21:45:19 2018
| Host         : YxGuo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_2_1_control_sets_placed.rpt
| Design       : lab8_2_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            2 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                      Enable Signal                     |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  U/inst/clk_out1            |                                                        |                                                               |                3 |              6 |
|  U/inst/clk_out1            | U2/U0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | U2/U1/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  U/inst/clk_out1            | U1/ce                                                  | U2/U0/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  U3/seg0_inferred__0/i__n_0 |                                                        |                                                               |                2 |             14 |
|  U3/seg1_inferred__0/i__n_0 |                                                        |                                                               |                2 |             14 |
|  U/inst/clk_out1            | U3/U/cnt[0]_i_2_n_0                                    | U3/U/clear                                                    |                4 |             26 |
|  U/inst/clk_out1            | U1/cnt[0]_i_2__0_n_0                                   | U1/cnt[0]_i_1_n_0                                             |                6 |             46 |
+-----------------------------+--------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


