============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:55:14 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
square_root    373       6280      2217  
  add_61_11     71       1354       249  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:55:13 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[1]/CK                               0             0 R 
cs_reg[1]/Q     DFFRHQX1         6 28.4  602  +612     612 R 
p0365A1148/A                                    +0     612   
p0365A1148/Y    NOR2XL           2  9.1  203  +170     782 F 
p0365A/A                                        +0     782   
p0365A/Y        CLKINVXL         4 19.9  358  +255    1038 R 
p0246A/B                                        +0    1038   
p0246A/Y        NAND2XL          1  5.0  130  +106    1144 F 
p0110A/A1                                       +0    1144   
p0110A/Y        AOI21XL          1  4.5  238  +220    1363 R 
p0111A/A                                        +0    1363   
p0111A/Y        INVXL            1  3.7   82   +68    1431 F 
cs_reg[1]/D     DFFRHQX1                        +0    1431   
cs_reg[1]/CK    setup                      0  +362    1793 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :       7ps 
Start-point  : cs_reg[1]/CK
End-point    : cs_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:55:14 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   373   136.955 156737.003 60660.054 217397.057 

