#define AUTO_CAT_VISIBLE_ON_TOP 0
#include CortexM0.sfr

[CAN1_CONTROL]
Addr=0x40000000
Size=4
[[CAN_EN]]
Bits=0
[[ROM]]
Bits=1
[[STM]]
Bits=2
[[SAP]]
Bits=3
[[ROP]]
Bits=4
[CAN1_STATUS]
Addr=0x40000004
Size=4
[[RX_READY]]
Bits=0
[[TX_READY]]
Bits=1
[[ERROR_OVER]]
Bits=2
[[BIT_ERR]]
Bits=3
[[BIT_STUFF_ERR]]
Bits=4
[[CRC_ERR]]
Bits=5
[[FRAME_ERR]]
Bits=6
[[ACK_ERR]]
Bits=7
[[IDLOWER]]
Bits=8
[[ERR_STATUS]]
Bits=10..9
[[RX_ERR_CNT8]]
Bits=11
[[TX_ERR_CNT8]]
Bits=12
[[RX_ERR_CNT]]
Bits=23..16
[[TX_ERR_CNT]]
Bits=31..24
[CAN1_BITTMNG]
Addr=0x40000008
Size=4
[[BRP]]
Bits=15..0
[[PSEG]]
Bits=18..16
[[SEG1]]
Bits=21..19
[[SEG2]]
Bits=24..22
[[SJW]]
Bits=26..25
[[SB]]
Bits=27
[CAN1_INT_EN]
Addr=0x40000010
Size=4
[[GLB_INT_EN]]
Bits=0
[[RX_INT_EN]]
Bits=1
[[TX_INT_EN]]
Bits=2
[[ERR_INT_EN]]
Bits=3
[[ERR_OVER_INT_EN]]
Bits=4
[CAN1_OVER]
Addr=0x4000001C
Size=4
[[ERROR_MAX]]
Bits=7..0
[CAN1_RXID]
Addr=0x40000020
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_RXDLC]
Addr=0x40000024
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_RXDATAL]
Addr=0x40000028
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_RXDATAH]
Addr=0x4000002C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_TXID]
Addr=0x40000030
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_TXDLC]
Addr=0x40000034
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_DATAL]
Addr=0x40000038
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_DATAH]
Addr=0x4000003C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_CON00]
Addr=0x40000040
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON01]
Addr=0x40000044
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON02]
Addr=0x40000048
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON03]
Addr=0x4000004C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON04]
Addr=0x40000050
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON05]
Addr=0x40000054
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON06]
Addr=0x40000058
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON07]
Addr=0x4000005C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON08]
Addr=0x40000060
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON09]
Addr=0x40000064
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON10]
Addr=0x40000068
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON11]
Addr=0x4000006C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON12]
Addr=0x40000070
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON13]
Addr=0x40000074
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON14]
Addr=0x40000078
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON15]
Addr=0x4000007C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON16]
Addr=0x40000080
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON17]
Addr=0x40000084
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON18]
Addr=0x40000088
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON19]
Addr=0x4000008C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON20]
Addr=0x40000090
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON21]
Addr=0x40000094
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON22]
Addr=0x40000098
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON23]
Addr=0x4000009C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON24]
Addr=0x400000A0
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON25]
Addr=0x400000A4
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON26]
Addr=0x400000A8
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON27]
Addr=0x400000AC
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON28]
Addr=0x400000B0
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON29]
Addr=0x400000B4
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON30]
Addr=0x400000B8
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_BUF_CON31]
Addr=0x400000BC
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN1_INT_RX]
Addr=0x400000C0
Size=4
[CAN1_RX]
Addr=0x400000C4
Size=4
[CAN1_INT_TX]
Addr=0x400000C8
Size=4
[CAN1_TX]
Addr=0x400000CC
Size=4
[CAN1_BUF_00_ID]
Addr=0x40000200
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_00_DLC]
Addr=0x40000204
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_00_DATAL]
Addr=0x40000208
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_00_DATAH]
Addr=0x4000020C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_01_ID]
Addr=0x40000210
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_01_DLC]
Addr=0x40000214
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_01_DATAL]
Addr=0x40000218
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_01_DATAH]
Addr=0x4000021C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_02_ID]
Addr=0x40000220
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_02_DLC]
Addr=0x40000224
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_02_DATAL]
Addr=0x40000228
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_02_DATAH]
Addr=0x4000022C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_03_ID]
Addr=0x40000230
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_03_DLC]
Addr=0x40000234
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_03_DATAL]
Addr=0x40000238
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_03_DATAH]
Addr=0x4000023C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_04_ID]
Addr=0x40000240
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_04_DLC]
Addr=0x40000244
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_04_DATAL]
Addr=0x40000248
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_04_DATAH]
Addr=0x4000024C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_05_ID]
Addr=0x40000250
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_05_DLC]
Addr=0x40000254
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_05_DATAL]
Addr=0x40000258
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_05_DATAH]
Addr=0x4000025C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_06_ID]
Addr=0x40000260
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_06_DLC]
Addr=0x40000264
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_06_DATAL]
Addr=0x40000268
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_06_DATAH]
Addr=0x4000026C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_07_ID]
Addr=0x40000270
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_07_DLC]
Addr=0x40000274
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_07_DATAL]
Addr=0x40000278
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_07_DATAH]
Addr=0x4000027C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_08_ID]
Addr=0x40000280
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_08_DLC]
Addr=0x40000284
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_08_DATAL]
Addr=0x40000288
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_08_DATAH]
Addr=0x4000028C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_09_ID]
Addr=0x40000290
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_09_DLC]
Addr=0x40000294
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_09_DATAL]
Addr=0x40000298
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_09_DATAH]
Addr=0x4000029C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_10_ID]
Addr=0x400002A0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_10_DLC]
Addr=0x400002A4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_10_DATAL]
Addr=0x400002A8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_10_DATAH]
Addr=0x400002AC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_11_ID]
Addr=0x400002B0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_11_DLC]
Addr=0x400002B4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_11_DATAL]
Addr=0x400002B8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_11_DATAH]
Addr=0x400002BC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_12_ID]
Addr=0x400002C0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_12_DLC]
Addr=0x400002C4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_12_DATAL]
Addr=0x400002C8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_12_DATAH]
Addr=0x400002CC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_13_ID]
Addr=0x400002D0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_13_DLC]
Addr=0x400002D4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_13_DATAL]
Addr=0x400002D8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_13_DATAH]
Addr=0x400002DC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_14_ID]
Addr=0x400002E0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_14_DLC]
Addr=0x400002E4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_14_DATAL]
Addr=0x400002E8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_14_DATAH]
Addr=0x400002EC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_15_ID]
Addr=0x400002F0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_15_DLC]
Addr=0x400002F4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_15_DATAL]
Addr=0x400002F8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_15_DATAH]
Addr=0x400002FC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_16_ID]
Addr=0x40000300
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_16_DLC]
Addr=0x40000304
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_16_DATAL]
Addr=0x40000308
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_16_DATAH]
Addr=0x4000030C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_17_ID]
Addr=0x40000310
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_17_DLC]
Addr=0x40000314
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_17_DATAL]
Addr=0x40000318
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_17_DATAH]
Addr=0x4000031C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_18_ID]
Addr=0x40000320
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_18_DLC]
Addr=0x40000324
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_18_DATAL]
Addr=0x40000328
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_18_DATAH]
Addr=0x4000032C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_19_ID]
Addr=0x40000330
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_19_DLC]
Addr=0x40000334
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_19_DATAL]
Addr=0x40000338
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_19_DATAH]
Addr=0x4000033C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_20_ID]
Addr=0x40000340
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_20_DLC]
Addr=0x40000344
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_20_DATAL]
Addr=0x40000348
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_20_DATAH]
Addr=0x4000034C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_21_ID]
Addr=0x40000350
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_21_DLC]
Addr=0x40000354
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_21_DATAL]
Addr=0x40000358
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_21_DATAH]
Addr=0x4000035C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_22_ID]
Addr=0x40000360
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_22_DLC]
Addr=0x40000364
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_22_DATAL]
Addr=0x40000368
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_22_DATAH]
Addr=0x4000036C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_23_ID]
Addr=0x40000370
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_23_DLC]
Addr=0x40000374
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_23_DATAL]
Addr=0x40000378
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_23_DATAH]
Addr=0x4000037C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_24_ID]
Addr=0x40000380
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_24_DLC]
Addr=0x40000384
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_24_DATAL]
Addr=0x40000388
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_24_DATAH]
Addr=0x4000038C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_25_ID]
Addr=0x40000390
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_25_DLC]
Addr=0x40000394
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_25_DATAL]
Addr=0x40000398
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_25_DATAH]
Addr=0x4000039C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_26_ID]
Addr=0x400003A0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_26_DLC]
Addr=0x400003A4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_26_DATAL]
Addr=0x400003A8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_26_DATAH]
Addr=0x400003AC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_27_ID]
Addr=0x400003B0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_27_DLC]
Addr=0x400003B4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_27_DATAL]
Addr=0x400003B8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_27_DATAH]
Addr=0x400003BC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_28_ID]
Addr=0x400003C0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_28_DLC]
Addr=0x400003C4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_28_DATAL]
Addr=0x400003C8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_28_DATAH]
Addr=0x400003CC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_29_ID]
Addr=0x400003D0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_29_DLC]
Addr=0x400003D4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_29_DATAL]
Addr=0x400003D8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_29_DATAH]
Addr=0x400003DC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_30_ID]
Addr=0x400003E0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_30_DLC]
Addr=0x400003E4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_30_DATAL]
Addr=0x400003E8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_30_DATAH]
Addr=0x400003EC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_31_ID]
Addr=0x400003F0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN1_BUF_31_DLC]
Addr=0x400003F4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN1_BUF_31_DATAL]
Addr=0x400003F8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN1_BUF_31_DATAH]
Addr=0x400003FC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN1_BUF_00_MASK]
Addr=0x40000500
Size=4
[CAN1_BUF_00_FILTER]
Addr=0x40000504
Size=4
[CAN1_BUF_01_MASK]
Addr=0x40000508
Size=4
[CAN1_BUF_01_FILTER]
Addr=0x4000050C
Size=4
[CAN1_BUF_02_MASK]
Addr=0x40000510
Size=4
[CAN1_BUF_02_FILTER]
Addr=0x40000514
Size=4
[CAN1_BUF_03_MASK]
Addr=0x40000518
Size=4
[CAN1_BUF_03_FILTER]
Addr=0x4000051C
Size=4
[CAN1_BUF_04_MASK]
Addr=0x40000520
Size=4
[CAN1_BUF_04_FILTER]
Addr=0x40000524
Size=4
[CAN1_BUF_05_MASK]
Addr=0x40000528
Size=4
[CAN1_BUF_05_FILTER]
Addr=0x4000052C
Size=4
[CAN1_BUF_06_MASK]
Addr=0x40000530
Size=4
[CAN1_BUF_06_FILTER]
Addr=0x40000534
Size=4
[CAN1_BUF_07_MASK]
Addr=0x40000538
Size=4
[CAN1_BUF_07_FILTER]
Addr=0x4000053C
Size=4
[CAN1_BUF_08_MASK]
Addr=0x40000540
Size=4
[CAN1_BUF_08_FILTER]
Addr=0x40000544
Size=4
[CAN1_BUF_09_MASK]
Addr=0x40000548
Size=4
[CAN1_BUF_09_FILTER]
Addr=0x4000054C
Size=4
[CAN1_BUF_10_MASK]
Addr=0x40000550
Size=4
[CAN1_BUF_10_FILTER]
Addr=0x40000554
Size=4
[CAN1_BUF_11_MASK]
Addr=0x40000558
Size=4
[CAN1_BUF_11_FILTER]
Addr=0x4000055C
Size=4
[CAN1_BUF_12_MASK]
Addr=0x40000560
Size=4
[CAN1_BUF_12_FILTER]
Addr=0x40000564
Size=4
[CAN1_BUF_13_MASK]
Addr=0x40000568
Size=4
[CAN1_BUF_13_FILTER]
Addr=0x4000056C
Size=4
[CAN1_BUF_14_MASK]
Addr=0x40000570
Size=4
[CAN1_BUF_14_FILTER]
Addr=0x40000574
Size=4
[CAN1_BUF_15_MASK]
Addr=0x40000578
Size=4
[CAN1_BUF_15_FILTER]
Addr=0x4000057C
Size=4
[CAN1_BUF_16_MASK]
Addr=0x40000580
Size=4
[CAN1_BUF_16_FILTER]
Addr=0x40000584
Size=4
[CAN1_BUF_17_MASK]
Addr=0x40000588
Size=4
[CAN1_BUF_17_FILTER]
Addr=0x4000058C
Size=4
[CAN1_BUF_18_MASK]
Addr=0x40000590
Size=4
[CAN1_BUF_18_FILTER]
Addr=0x40000594
Size=4
[CAN1_BUF_19_MASK]
Addr=0x40000598
Size=4
[CAN1_BUF_19_FILTER]
Addr=0x4000059C
Size=4
[CAN1_BUF_20_MASK]
Addr=0x400005A0
Size=4
[CAN1_BUF_20_FILTER]
Addr=0x400005A4
Size=4
[CAN1_BUF_21_MASK]
Addr=0x400005A8
Size=4
[CAN1_BUF_21_FILTER]
Addr=0x400005AC
Size=4
[CAN1_BUF_22_MASK]
Addr=0x400005B0
Size=4
[CAN1_BUF_22_FILTER]
Addr=0x400005B4
Size=4
[CAN1_BUF_23_MASK]
Addr=0x400005B8
Size=4
[CAN1_BUF_23_FILTER]
Addr=0x400005BC
Size=4
[CAN1_BUF_24_MASK]
Addr=0x400005C0
Size=4
[CAN1_BUF_24_FILTER]
Addr=0x400005C4
Size=4
[CAN1_BUF_25_MASK]
Addr=0x400005C8
Size=4
[CAN1_BUF_25_FILTER]
Addr=0x400005CC
Size=4
[CAN1_BUF_26_MASK]
Addr=0x400005D0
Size=4
[CAN1_BUF_26_FILTER]
Addr=0x400005D4
Size=4
[CAN1_BUF_27_MASK]
Addr=0x400005D8
Size=4
[CAN1_BUF_27_FILTER]
Addr=0x400005DC
Size=4
[CAN1_BUF_28_MASK]
Addr=0x400005E0
Size=4
[CAN1_BUF_28_FILTER]
Addr=0x400005E4
Size=4
[CAN1_BUF_29_MASK]
Addr=0x400005E8
Size=4
[CAN1_BUF_29_FILTER]
Addr=0x400005EC
Size=4
[CAN1_BUF_30_MASK]
Addr=0x400005F0
Size=4
[CAN1_BUF_30_FILTER]
Addr=0x400005F4
Size=4
[CAN1_BUF_31_MASK]
Addr=0x400005F8
Size=4
[CAN1_BUF_31_FILTER]
Addr=0x400005FC
Size=4
[CAN2_CONTROL]
Addr=0x40008000
Size=4
[[CAN_EN]]
Bits=0
[[ROM]]
Bits=1
[[STM]]
Bits=2
[[SAP]]
Bits=3
[[ROP]]
Bits=4
[CAN2_STATUS]
Addr=0x40008004
Size=4
[[RX_READY]]
Bits=0
[[TX_READY]]
Bits=1
[[ERROR_OVER]]
Bits=2
[[BIT_ERR]]
Bits=3
[[BIT_STUFF_ERR]]
Bits=4
[[CRC_ERR]]
Bits=5
[[FRAME_ERR]]
Bits=6
[[ACK_ERR]]
Bits=7
[[IDLOWER]]
Bits=8
[[ERR_STATUS]]
Bits=10..9
[[RX_ERR_CNT8]]
Bits=11
[[TX_ERR_CNT8]]
Bits=12
[[RX_ERR_CNT]]
Bits=23..16
[[TX_ERR_CNT]]
Bits=31..24
[CAN2_BITTMNG]
Addr=0x40008008
Size=4
[[BRP]]
Bits=15..0
[[PSEG]]
Bits=18..16
[[SEG1]]
Bits=21..19
[[SEG2]]
Bits=24..22
[[SJW]]
Bits=26..25
[[SB]]
Bits=27
[CAN2_INT_EN]
Addr=0x40008010
Size=4
[[GLB_INT_EN]]
Bits=0
[[RX_INT_EN]]
Bits=1
[[TX_INT_EN]]
Bits=2
[[ERR_INT_EN]]
Bits=3
[[ERR_OVER_INT_EN]]
Bits=4
[CAN2_OVER]
Addr=0x4000801C
Size=4
[[ERROR_MAX]]
Bits=7..0
[CAN2_RXID]
Addr=0x40008020
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_RXDLC]
Addr=0x40008024
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_RXDATAL]
Addr=0x40008028
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_RXDATAH]
Addr=0x4000802C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_TXID]
Addr=0x40008030
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_TXDLC]
Addr=0x40008034
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_DATAL]
Addr=0x40008038
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_DATAH]
Addr=0x4000803C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_CON00]
Addr=0x40008040
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON01]
Addr=0x40008044
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON02]
Addr=0x40008048
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON03]
Addr=0x4000804C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON04]
Addr=0x40008050
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON05]
Addr=0x40008054
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON06]
Addr=0x40008058
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON07]
Addr=0x4000805C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON08]
Addr=0x40008060
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON09]
Addr=0x40008064
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON10]
Addr=0x40008068
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON11]
Addr=0x4000806C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON12]
Addr=0x40008070
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON13]
Addr=0x40008074
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON14]
Addr=0x40008078
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON15]
Addr=0x4000807C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON16]
Addr=0x40008080
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON17]
Addr=0x40008084
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON18]
Addr=0x40008088
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON19]
Addr=0x4000808C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON20]
Addr=0x40008090
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON21]
Addr=0x40008094
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON22]
Addr=0x40008098
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON23]
Addr=0x4000809C
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON24]
Addr=0x400080A0
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON25]
Addr=0x400080A4
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON26]
Addr=0x400080A8
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON27]
Addr=0x400080AC
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON28]
Addr=0x400080B0
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON29]
Addr=0x400080B4
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON30]
Addr=0x400080B8
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_BUF_CON31]
Addr=0x400080BC
Size=4
[[EN]]
Bits=0
[[RX_TXn]]
Bits=1
[[OVER_EN]]
Bits=2
[[RTR_EN]]
Bits=3
[[PRIOR_0]]
Bits=4
[[TX_REQ]]
Bits=5
[[RX_FULL]]
Bits=6
[[OVER_WR]]
Bits=7
[CAN2_INT_RX]
Addr=0x400080C0
Size=4
[CAN2_RX]
Addr=0x400080C4
Size=4
[CAN2_INT_TX]
Addr=0x400080C8
Size=4
[CAN2_TX]
Addr=0x400080CC
Size=4
[CAN2_BUF_00_ID]
Addr=0x40008200
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_00_DLC]
Addr=0x40008204
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_00_DATAL]
Addr=0x40008208
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_00_DATAH]
Addr=0x4000820C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_01_ID]
Addr=0x40008210
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_01_DLC]
Addr=0x40008214
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_01_DATAL]
Addr=0x40008218
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_01_DATAH]
Addr=0x4000821C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_02_ID]
Addr=0x40008220
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_02_DLC]
Addr=0x40008224
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_02_DATAL]
Addr=0x40008228
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_02_DATAH]
Addr=0x4000822C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_03_ID]
Addr=0x40008230
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_03_DLC]
Addr=0x40008234
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_03_DATAL]
Addr=0x40008238
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_03_DATAH]
Addr=0x4000823C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_04_ID]
Addr=0x40008240
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_04_DLC]
Addr=0x40008244
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_04_DATAL]
Addr=0x40008248
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_04_DATAH]
Addr=0x4000824C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_05_ID]
Addr=0x40008250
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_05_DLC]
Addr=0x40008254
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_05_DATAL]
Addr=0x40008258
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_05_DATAH]
Addr=0x4000825C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_06_ID]
Addr=0x40008260
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_06_DLC]
Addr=0x40008264
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_06_DATAL]
Addr=0x40008268
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_06_DATAH]
Addr=0x4000826C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_07_ID]
Addr=0x40008270
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_07_DLC]
Addr=0x40008274
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_07_DATAL]
Addr=0x40008278
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_07_DATAH]
Addr=0x4000827C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_08_ID]
Addr=0x40008280
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_08_DLC]
Addr=0x40008284
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_08_DATAL]
Addr=0x40008288
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_08_DATAH]
Addr=0x4000828C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_09_ID]
Addr=0x40008290
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_09_DLC]
Addr=0x40008294
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_09_DATAL]
Addr=0x40008298
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_09_DATAH]
Addr=0x4000829C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_10_ID]
Addr=0x400082A0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_10_DLC]
Addr=0x400082A4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_10_DATAL]
Addr=0x400082A8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_10_DATAH]
Addr=0x400082AC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_11_ID]
Addr=0x400082B0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_11_DLC]
Addr=0x400082B4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_11_DATAL]
Addr=0x400082B8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_11_DATAH]
Addr=0x400082BC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_12_ID]
Addr=0x400082C0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_12_DLC]
Addr=0x400082C4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_12_DATAL]
Addr=0x400082C8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_12_DATAH]
Addr=0x400082CC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_13_ID]
Addr=0x400082D0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_13_DLC]
Addr=0x400082D4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_13_DATAL]
Addr=0x400082D8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_13_DATAH]
Addr=0x400082DC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_14_ID]
Addr=0x400082E0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_14_DLC]
Addr=0x400082E4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_14_DATAL]
Addr=0x400082E8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_14_DATAH]
Addr=0x400082EC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_15_ID]
Addr=0x400082F0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_15_DLC]
Addr=0x400082F4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_15_DATAL]
Addr=0x400082F8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_15_DATAH]
Addr=0x400082FC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_16_ID]
Addr=0x40008300
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_16_DLC]
Addr=0x40008304
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_16_DATAL]
Addr=0x40008308
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_16_DATAH]
Addr=0x4000830C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_17_ID]
Addr=0x40008310
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_17_DLC]
Addr=0x40008314
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_17_DATAL]
Addr=0x40008318
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_17_DATAH]
Addr=0x4000831C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_18_ID]
Addr=0x40008320
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_18_DLC]
Addr=0x40008324
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_18_DATAL]
Addr=0x40008328
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_18_DATAH]
Addr=0x4000832C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_19_ID]
Addr=0x40008330
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_19_DLC]
Addr=0x40008334
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_19_DATAL]
Addr=0x40008338
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_19_DATAH]
Addr=0x4000833C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_20_ID]
Addr=0x40008340
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_20_DLC]
Addr=0x40008344
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_20_DATAL]
Addr=0x40008348
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_20_DATAH]
Addr=0x4000834C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_21_ID]
Addr=0x40008350
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_21_DLC]
Addr=0x40008354
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_21_DATAL]
Addr=0x40008358
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_21_DATAH]
Addr=0x4000835C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_22_ID]
Addr=0x40008360
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_22_DLC]
Addr=0x40008364
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_22_DATAL]
Addr=0x40008368
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_22_DATAH]
Addr=0x4000836C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_23_ID]
Addr=0x40008370
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_23_DLC]
Addr=0x40008374
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_23_DATAL]
Addr=0x40008378
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_23_DATAH]
Addr=0x4000837C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_24_ID]
Addr=0x40008380
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_24_DLC]
Addr=0x40008384
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_24_DATAL]
Addr=0x40008388
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_24_DATAH]
Addr=0x4000838C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_25_ID]
Addr=0x40008390
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_25_DLC]
Addr=0x40008394
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_25_DATAL]
Addr=0x40008398
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_25_DATAH]
Addr=0x4000839C
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_26_ID]
Addr=0x400083A0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_26_DLC]
Addr=0x400083A4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_26_DATAL]
Addr=0x400083A8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_26_DATAH]
Addr=0x400083AC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_27_ID]
Addr=0x400083B0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_27_DLC]
Addr=0x400083B4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_27_DATAL]
Addr=0x400083B8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_27_DATAH]
Addr=0x400083BC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_28_ID]
Addr=0x400083C0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_28_DLC]
Addr=0x400083C4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_28_DATAL]
Addr=0x400083C8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_28_DATAH]
Addr=0x400083CC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_29_ID]
Addr=0x400083D0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_29_DLC]
Addr=0x400083D4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_29_DATAL]
Addr=0x400083D8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_29_DATAH]
Addr=0x400083DC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_30_ID]
Addr=0x400083E0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_30_DLC]
Addr=0x400083E4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_30_DATAL]
Addr=0x400083E8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_30_DATAH]
Addr=0x400083EC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_31_ID]
Addr=0x400083F0
Size=4
[[EID]]
Bits=17..0
[[SID]]
Bits=28..18
[CAN2_BUF_31_DLC]
Addr=0x400083F4
Size=4
[[DLC]]
Bits=3..0
[[RTR]]
Bits=8
[[R1]]
Bits=9
[[R0]]
Bits=10
[[SSR]]
Bits=11
[[IDE]]
Bits=12
[CAN2_BUF_31_DATAL]
Addr=0x400083F8
Size=4
[[DB0]]
Bits=7..0
[[DB1]]
Bits=15..8
[[DB2]]
Bits=23..16
[[DB3]]
Bits=31..24
[CAN2_BUF_31_DATAH]
Addr=0x400083FC
Size=4
[[DB4]]
Bits=7..0
[[DB5]]
Bits=15..8
[[DB6]]
Bits=23..16
[[DB7]]
Bits=31..24
[CAN2_BUF_00_MASK]
Addr=0x40008500
Size=4
[CAN2_BUF_00_FILTER]
Addr=0x40008504
Size=4
[CAN2_BUF_01_MASK]
Addr=0x40008508
Size=4
[CAN2_BUF_01_FILTER]
Addr=0x4000850C
Size=4
[CAN2_BUF_02_MASK]
Addr=0x40008510
Size=4
[CAN2_BUF_02_FILTER]
Addr=0x40008514
Size=4
[CAN2_BUF_03_MASK]
Addr=0x40008518
Size=4
[CAN2_BUF_03_FILTER]
Addr=0x4000851C
Size=4
[CAN2_BUF_04_MASK]
Addr=0x40008520
Size=4
[CAN2_BUF_04_FILTER]
Addr=0x40008524
Size=4
[CAN2_BUF_05_MASK]
Addr=0x40008528
Size=4
[CAN2_BUF_05_FILTER]
Addr=0x4000852C
Size=4
[CAN2_BUF_06_MASK]
Addr=0x40008530
Size=4
[CAN2_BUF_06_FILTER]
Addr=0x40008534
Size=4
[CAN2_BUF_07_MASK]
Addr=0x40008538
Size=4
[CAN2_BUF_07_FILTER]
Addr=0x4000853C
Size=4
[CAN2_BUF_08_MASK]
Addr=0x40008540
Size=4
[CAN2_BUF_08_FILTER]
Addr=0x40008544
Size=4
[CAN2_BUF_09_MASK]
Addr=0x40008548
Size=4
[CAN2_BUF_09_FILTER]
Addr=0x4000854C
Size=4
[CAN2_BUF_10_MASK]
Addr=0x40008550
Size=4
[CAN2_BUF_10_FILTER]
Addr=0x40008554
Size=4
[CAN2_BUF_11_MASK]
Addr=0x40008558
Size=4
[CAN2_BUF_11_FILTER]
Addr=0x4000855C
Size=4
[CAN2_BUF_12_MASK]
Addr=0x40008560
Size=4
[CAN2_BUF_12_FILTER]
Addr=0x40008564
Size=4
[CAN2_BUF_13_MASK]
Addr=0x40008568
Size=4
[CAN2_BUF_13_FILTER]
Addr=0x4000856C
Size=4
[CAN2_BUF_14_MASK]
Addr=0x40008570
Size=4
[CAN2_BUF_14_FILTER]
Addr=0x40008574
Size=4
[CAN2_BUF_15_MASK]
Addr=0x40008578
Size=4
[CAN2_BUF_15_FILTER]
Addr=0x4000857C
Size=4
[CAN2_BUF_16_MASK]
Addr=0x40008580
Size=4
[CAN2_BUF_16_FILTER]
Addr=0x40008584
Size=4
[CAN2_BUF_17_MASK]
Addr=0x40008588
Size=4
[CAN2_BUF_17_FILTER]
Addr=0x4000858C
Size=4
[CAN2_BUF_18_MASK]
Addr=0x40008590
Size=4
[CAN2_BUF_18_FILTER]
Addr=0x40008594
Size=4
[CAN2_BUF_19_MASK]
Addr=0x40008598
Size=4
[CAN2_BUF_19_FILTER]
Addr=0x4000859C
Size=4
[CAN2_BUF_20_MASK]
Addr=0x400085A0
Size=4
[CAN2_BUF_20_FILTER]
Addr=0x400085A4
Size=4
[CAN2_BUF_21_MASK]
Addr=0x400085A8
Size=4
[CAN2_BUF_21_FILTER]
Addr=0x400085AC
Size=4
[CAN2_BUF_22_MASK]
Addr=0x400085B0
Size=4
[CAN2_BUF_22_FILTER]
Addr=0x400085B4
Size=4
[CAN2_BUF_23_MASK]
Addr=0x400085B8
Size=4
[CAN2_BUF_23_FILTER]
Addr=0x400085BC
Size=4
[CAN2_BUF_24_MASK]
Addr=0x400085C0
Size=4
[CAN2_BUF_24_FILTER]
Addr=0x400085C4
Size=4
[CAN2_BUF_25_MASK]
Addr=0x400085C8
Size=4
[CAN2_BUF_25_FILTER]
Addr=0x400085CC
Size=4
[CAN2_BUF_26_MASK]
Addr=0x400085D0
Size=4
[CAN2_BUF_26_FILTER]
Addr=0x400085D4
Size=4
[CAN2_BUF_27_MASK]
Addr=0x400085D8
Size=4
[CAN2_BUF_27_FILTER]
Addr=0x400085DC
Size=4
[CAN2_BUF_28_MASK]
Addr=0x400085E0
Size=4
[CAN2_BUF_28_FILTER]
Addr=0x400085E4
Size=4
[CAN2_BUF_29_MASK]
Addr=0x400085E8
Size=4
[CAN2_BUF_29_FILTER]
Addr=0x400085EC
Size=4
[CAN2_BUF_30_MASK]
Addr=0x400085F0
Size=4
[CAN2_BUF_30_FILTER]
Addr=0x400085F4
Size=4
[CAN2_BUF_31_MASK]
Addr=0x400085F8
Size=4
[CAN2_BUF_31_FILTER]
Addr=0x400085FC
Size=4
[USB_HTXC]
Addr=0x40010000
Size=4
[[TREQ]]
Bits=0
[[SOFS]]
Bits=1
[[PREEN]]
Bits=2
[[ISOEN]]
Bits=3
[USB_HTXT]
Addr=0x40010004
Size=4
[[TTYPE]]
Bits=1..0
[USB_HTXLC]
Addr=0x40010008
Size=4
[[TXLC]]
Bits=1..0
[[DC]]
Bits=2
[[FSPL]]
Bits=3
[[FSLR]]
Bits=4
[USB_HTXSE]
Addr=0x4001000C
Size=4
[[SOFEN]]
Bits=0
[USB_HTXA]
Addr=0x40010010
Size=4
[[DEVADDR]]
Bits=6..0
[USB_HTXE]
Addr=0x40010014
Size=4
[[EPADDR]]
Bits=3..0
[USB_HFN_L]
Addr=0x40010018
Size=4
[[FNUM]]
Bits=7..0
[USB_HFN_H]
Addr=0x4001001C
Size=4
[[FNUM]]
Bits=2..0
[USB_HIS]
Addr=0x40010020
Size=4
[[TDONE]]
Bits=0
[[RESUME]]
Bits=1
[[CONEV]]
Bits=2
[[SOFS]]
Bits=3
[USB_HIM]
Addr=0x40010024
Size=4
[[TDONEIE]]
Bits=0
[[RESUMEIE]]
Bits=1
[[CONEVIE]]
Bits=2
[[SOFIE]]
Bits=3
[USB_HRXS]
Addr=0x40010028
Size=4
[[CRCERR]]
Bits=0
[[BSERR]]
Bits=1
[[RXOF]]
Bits=2
[[RXTO]]
Bits=3
[[NAKRXED]]
Bits=4
[[STALLRXED]]
Bits=5
[[ACKRXED]]
Bits=6
[[DATASEQ]]
Bits=7
[USB_HRXP]
Addr=0x4001002C
Size=4
[[RPID]]
Bits=3..0
[USB_HRXA]
Addr=0x40010030
Size=4
[[RADDR]]
Bits=6..0
[USB_HRXE]
Addr=0x40010034
Size=4
[[RENDP]]
Bits=3..0
[USB_HRXCS]
Addr=0x40010038
Size=4
[[RXLS]]
Bits=1..0
[USB_HSTM]
Addr=0x4001003C
Size=4
[[HSTM]]
Bits=7..0
[USB_HRXFD]
Addr=0x40010080
Size=4
[[RXFIFODATA]]
Bits=7..0
[USB_HRXFDC_L]
Addr=0x40010088
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_HRXFDC_H]
Addr=0x4001008C
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_HRXFC]
Addr=0x40010090
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_HTXFD]
Addr=0x400100C0
Size=4
[[TXFIFODATA]]
Bits=7..0
[USB_HTXFC]
Addr=0x400100D0
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP0_CTRL]
Addr=0x40010100
Size=4
[[EPEN]]
Bits=0
[[EPRDY]]
Bits=1
[[EPDATASEQ]]
Bits=2
[[EPSSTALL]]
Bits=3
[[EPISOEN]]
Bits=4
[USB_SEP0_STS]
Addr=0x40010104
Size=4
[[SCCRCERR]]
Bits=0
[[SCBSERR]]
Bits=1
[[SCRXOF]]
Bits=2
[[SCRXTO]]
Bits=3
[[SCNAKSENT]]
Bits=4
[[SCSTALLSENT]]
Bits=5
[[SCACKRXED]]
Bits=6
[[SCDATASEQ]]
Bits=7
[USB_SEP0_TS]
Addr=0x40010108
Size=4
[[SCTTYPE]]
Bits=1..0
[USB_SEP0_NTS]
Addr=0x4001010C
Size=4
[[NTTYPE]]
Bits=1..0
[USB_SEP1_CTRL]
Addr=0x40010110
Size=4
[[EPEN]]
Bits=0
[[EPRDY]]
Bits=1
[[EPDATASEQ]]
Bits=2
[[EPSSTALL]]
Bits=3
[[EPISOEN]]
Bits=4
[USB_SEP1_STS]
Addr=0x40010114
Size=4
[[SCCRCERR]]
Bits=0
[[SCBSERR]]
Bits=1
[[SCRXOF]]
Bits=2
[[SCRXTO]]
Bits=3
[[SCNAKSENT]]
Bits=4
[[SCSTALLSENT]]
Bits=5
[[SCACKRXED]]
Bits=6
[[SCDATASEQ]]
Bits=7
[USB_SEP1_TS]
Addr=0x40010118
Size=4
[[SCTTYPE]]
Bits=1..0
[USB_SEP1_NTS]
Addr=0x4001011C
Size=4
[[NTTYPE]]
Bits=1..0
[USB_SEP2_CTRL]
Addr=0x40010120
Size=4
[[EPEN]]
Bits=0
[[EPRDY]]
Bits=1
[[EPDATASEQ]]
Bits=2
[[EPSSTALL]]
Bits=3
[[EPISOEN]]
Bits=4
[USB_SEP2_STS]
Addr=0x40010124
Size=4
[[SCCRCERR]]
Bits=0
[[SCBSERR]]
Bits=1
[[SCRXOF]]
Bits=2
[[SCRXTO]]
Bits=3
[[SCNAKSENT]]
Bits=4
[[SCSTALLSENT]]
Bits=5
[[SCACKRXED]]
Bits=6
[[SCDATASEQ]]
Bits=7
[USB_SEP2_TS]
Addr=0x40010128
Size=4
[[SCTTYPE]]
Bits=1..0
[USB_SEP2_NTS]
Addr=0x4001012C
Size=4
[[NTTYPE]]
Bits=1..0
[USB_SEP3_CTRL]
Addr=0x40010130
Size=4
[[EPEN]]
Bits=0
[[EPRDY]]
Bits=1
[[EPDATASEQ]]
Bits=2
[[EPSSTALL]]
Bits=3
[[EPISOEN]]
Bits=4
[USB_SEP3_STS]
Addr=0x40010134
Size=4
[[SCCRCERR]]
Bits=0
[[SCBSERR]]
Bits=1
[[SCRXOF]]
Bits=2
[[SCRXTO]]
Bits=3
[[SCNAKSENT]]
Bits=4
[[SCSTALLSENT]]
Bits=5
[[SCACKRXED]]
Bits=6
[[SCDATASEQ]]
Bits=7
[USB_SEP3_TS]
Addr=0x40010138
Size=4
[[SCTTYPE]]
Bits=1..0
[USB_SEP3_NTS]
Addr=0x4001013C
Size=4
[[NTTYPE]]
Bits=1..0
[USB_SC]
Addr=0x40010140
Size=4
[[SCGEN]]
Bits=0
[[SCTXLS]]
Bits=2..1
[[SCDC]]
Bits=3
[[SCFSP]]
Bits=4
[[SCFSR]]
Bits=5
[USB_SLS]
Addr=0x40010144
Size=4
[[SCRXLS]]
Bits=1..0
[USB_SIS]
Addr=0x40010148
Size=4
[[SCTDONE]]
Bits=0
[[SCRESUME]]
Bits=1
[[SCRESETEV]]
Bits=2
[[SCSOFREC]]
Bits=3
[[SCNAKSENT]]
Bits=4
[USB_SIM]
Addr=0x4001014C
Size=4
[[SCTDONEIE]]
Bits=0
[[SCRESUMEIE]]
Bits=1
[[SCRESETEVIE]]
Bits=2
[[SCSOFRECIE]]
Bits=3
[[SCNAKSENTIE]]
Bits=4
[USB_SA]
Addr=0x40010150
Size=4
[[SCDEVADDR]]
Bits=6..0
[USB_SFN_L]
Addr=0x40010154
Size=4
[[FRAMENUM]]
Bits=7..0
[USB_SFN_H]
Addr=0x40010158
Size=4
[[FRAMENUM]]
Bits=2..0
[USB_SEP0_RXFD]
Addr=0x40010180
Size=4
[[RXFIFODATA]]
Bits=7..0
[USB_SEP0_RXFDC_L]
Addr=0x40010188
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP0_RXFDC_H]
Addr=0x4001018C
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP0_RXFC]
Addr=0x40010190
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP0_TXFD]
Addr=0x400101C0
Size=4
[[TXFIFODATA]]
Bits=7..0
[USB_SEP0_TXFDC]
Addr=0x400101D0
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP1_RXFD]
Addr=0x40010200
Size=4
[[RXFIFODATA]]
Bits=7..0
[USB_SEP1_RXFDC_L]
Addr=0x40010208
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP1_RXFDC_H]
Addr=0x4001020C
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP1_RXFC]
Addr=0x40010210
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP1_TXFD]
Addr=0x40010240
Size=4
[[TXFIFODATA]]
Bits=7..0
[USB_SEP1_TXFDC]
Addr=0x40010250
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP2_RXFD]
Addr=0x40010280
Size=4
[[RXFIFODATA]]
Bits=7..0
[USB_SEP2_RXFDC_L]
Addr=0x40010288
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP2_RXFDC_H]
Addr=0x4001028C
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP2_RXFC]
Addr=0x40010290
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP2_TXFD]
Addr=0x400102C0
Size=4
[[TXFIFODATA]]
Bits=7..0
[USB_SEP2_TXFDC]
Addr=0x400102D0
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP3_RXFD]
Addr=0x40010300
Size=4
[[RXFIFODATA]]
Bits=7..0
[USB_SEP3_RXFDC_L]
Addr=0x40010308
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP3_RXFDC_H]
Addr=0x4001030C
Size=4
[[FIFODATACOUNT]]
Bits=7..0
[USB_SEP3_RXFC]
Addr=0x40010310
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_SEP3_TXFD]
Addr=0x40010340
Size=4
[[TXFIFODATA]]
Bits=7..0
[USB_SEP3_TXFDC]
Addr=0x40010350
Size=4
[[FIFOFORCEEMPTY]]
Bits=0
[USB_HSCR]
Addr=0x40010380
Size=4
[[HOST_MODE]]
Bits=0
[[RESET_CORE]]
Bits=1
[[EN_TX]]
Bits=2
[[EN_RX]]
Bits=3
[[DP_PULLUP]]
Bits=4
[[DP_PULLDOWN]]
Bits=5
[[DM_PULLUP]]
Bits=6
[[DM_PULLDOWN]]
Bits=7
[USB_HSVR]
Addr=0x40010384
Size=4
[[VERSION]]
Bits=3..0
[[REVISION]]
Bits=7..4
[EEPROM_CMD]
Addr=0x40018000
Size=4
[[CON]]
Bits=0
[[WR]]
Bits=1
[[RD]]
Bits=2
[[Delay]]
Bits=5..3
[[XE]]
Bits=6
[[YE]]
Bits=7
[[SE]]
Bits=8
[[IFREN]]
Bits=9
[[ERASE]]
Bits=10
[[MAS1]]
Bits=11
[[PROG]]
Bits=12
[[NVSTR]]
Bits=13
[EEPROM_ADR]
Addr=0x40018004
Size=4
[EEPROM_DI]
Addr=0x40018008
Size=4
[EEPROM_DO]
Addr=0x4001800C
Size=4
[EEPROM_KEY]
Addr=0x40018010
Size=4
[CLOCK_STATUS]
Addr=0x40020000
Size=4
[[PLL_USB_RDY]]
Bits=0
[[PLL_CPU_RDY]]
Bits=1
[[HSE_RDY]]
Bits=2
[[HSE_RDY2]]
Bits=3
[PLL_CONTROL]
Addr=0x40020004
Size=4
[[PLL_USB_ON]]
Bits=0
[[PLL_USB_RLD]]
Bits=1
[[PLL_CPU_ON]]
Bits=2
[[PLL_CPU_PLD]]
Bits=3
[[PLL_USB_MUL]]
Bits=7..4
[[PLL_CPU_MUL]]
Bits=11..8
[HS_CONTROL]
Addr=0x40020008
Size=4
[[HSE_ON]]
Bits=0
[[HSE_BYP]]
Bits=1
[[HSE_ON2]]
Bits=2
[[HSE_BYP2]]
Bits=3
[CPU_CLOCK]
Addr=0x4002000C
Size=4
[[CPU_C1_SEL]]
Bits=1..0
[[CPU_C2_SEL]]
Bits=2
[[CPU_C3_SEL]]
Bits=7..4
[[HCLK_SEL]]
Bits=9..8
[USB_CLOCK]
Addr=0x40020010
Size=4
[[USB_C1_SEL]]
Bits=1..0
[[USB_C2_SEL]]
Bits=2
[[USB_C3_SEL]]
Bits=4
[[USB_CLK_EN]]
Bits=8
[ADC_MCO_CLOCK]
Addr=0x40020014
Size=4
[[ADC_C1_SEL]]
Bits=1..0
[[ADC_C2_SEL]]
Bits=5..4
[[ADC_C3_SEL]]
Bits=11..8
[[MCO_EN]]
Bits=12
[[ADC_CLK_EN]]
Bits=13
[RTC_CLOCK]
Addr=0x40020018
Size=4
[[HSE_SEL]]
Bits=3..0
[[HSI_SEL]]
Bits=7..4
[[HSE_RTC_EN]]
Bits=8
[[HSI_RTC_EN]]
Bits=9
[PER_CLOCK]
Addr=0x4002001C
Size=4
[CAN_CLOCK]
Addr=0x40020020
Size=4
[[CAN1_BRG]]
Bits=7..0
[[CAN2_BRG]]
Bits=15..8
[[CAN1_CLK_EN]]
Bits=24
[[CAN2_CLK_EN]]
Bits=25
[TIM_CLOCK]
Addr=0x40020024
Size=4
[[TIM1_BRG]]
Bits=7..0
[[TIM2_BRG]]
Bits=15..8
[[TIM3_BRG]]
Bits=23..16
[[TIM1_CLK_EN]]
Bits=24
[[TIM2_CLK_EN]]
Bits=25
[[TIM3_CLK_EN]]
Bits=26
[UART_CLOCK]
Addr=0x40020028
Size=4
[[UART1_BRG]]
Bits=7..0
[[UART2_BRG]]
Bits=15..8
[[UART1_CLK_EN]]
Bits=24
[[UART2_CLK_EN]]
Bits=25
[SSP_CLOCK]
Addr=0x4002002C
Size=4
[[SSP1_BRG]]
Bits=7..0
[[SSP2_BRG]]
Bits=15..8
[[SSP1_CLK_EN]]
Bits=24
[[SSP2_CLK_EN]]
Bits=25
[ETH_CLOCK]
Addr=0x40020034
Size=4
[[ETH_BRG]]
Bits=7..0
[[MAN_BRG]]
Bits=15..8
[[PHY_BRG]]
Bits=23..16
[[ETH_CLK_EN]]
Bits=24
[[MAN_CLK_EN]]
Bits=25
[[SLEEP]]
Bits=26
[[PHY_CLK_EN]]
Bits=27
[[PHY_CLK_SEL]]
Bits=29..28
[DMA_STATUS]
Addr=0x40028000
Size=4
[[MASTER_ENABLE]]
Bits=0
[[STATE]]
Bits=7..4
[[CHNLS_MINUS1]]
Bits=20..16
[[TEST_STATUS]]
Bits=31..28
[DMA_CFG]
Addr=0x40028004
Size=4
[[MASTER_ENABLE]]
Bits=0
[[CHNL_PROT_CTRL]]
Bits=7..5
[CTRL_BASE_PTR]
Addr=0x40028008
Size=4
[ALT_CTRL_BASE_PTR]
Addr=0x4002800C
Size=4
[DMA_WAITONREQ_STATUS]
Addr=0x40028010
Size=4
[CHNL_SW_REQUEST]
Addr=0x40028014
Size=4
[CHNL_USEBURST_SET]
Addr=0x40028018
Size=4
[CHNL_USEBURST_CLR]
Addr=0x4002801C
Size=4
[CHNL_REQ_MASK_SET]
Addr=0x40028020
Size=4
[CHNL_REQ_MASK_CLR]
Addr=0x40028024
Size=4
[CHNL_ENABLE_SET]
Addr=0x40028028
Size=4
[CHNL_ENABLE_CLR]
Addr=0x4002802C
Size=4
[CHNL_PRI_ALT_SET]
Addr=0x40028030
Size=4
[CHNL_PRI_ALT_CLR]
Addr=0x40028034
Size=4
[CHNL_PRIORITY_SET]
Addr=0x40028038
Size=4
[CHNL_PRIORITY_CLR]
Addr=0x4002803C
Size=4
[ERR_CLR]
Addr=0x4002804C
Size=4
[[ERR_CLR]]
Bits=0
[UART1_DR]
Addr=0x40030000
Size=4
[[DATA]]
Bits=7..0
[[FE]]
Bits=8
[[PE]]
Bits=9
[[BE]]
Bits=10
[[OE]]
Bits=11
[UART1_RSR_ECR]
Addr=0x40030004
Size=4
[[FE]]
Bits=0
[[PE]]
Bits=1
[[BE]]
Bits=2
[[OE]]
Bits=3
[UART1_FR]
Addr=0x40030018
Size=4
[[CTS]]
Bits=0
[[DSR]]
Bits=1
[[DCD]]
Bits=2
[[BUSY]]
Bits=3
[[RXFE]]
Bits=4
[[TXFF]]
Bits=5
[[RXFF]]
Bits=6
[[TXFE]]
Bits=7
[[RI]]
Bits=8
[UART1_ILPR]
Addr=0x40030020
Size=4
[[ILPDVSR]]
Bits=7..0
[UART1_IBRD]
Addr=0x40030024
Size=4
[[BAUD_DIVINT]]
Bits=15..0
[UART1_FBRD]
Addr=0x40030028
Size=4
[[BAUD_DIVFRAC]]
Bits=5..0
[UART1_LCR_H]
Addr=0x4003002C
Size=4
[[BRK]]
Bits=0
[[PEN]]
Bits=1
[[EPS]]
Bits=2
[[STP2]]
Bits=3
[[FEN]]
Bits=4
[[WLEN]]
Bits=6..5
[[SPS]]
Bits=7
[UART1_CR]
Addr=0x40030030
Size=4
[[UARTEN]]
Bits=0
[[SIREN]]
Bits=1
[[SIRLP]]
Bits=2
[[LBE]]
Bits=7
[[TXE]]
Bits=8
[[RXE]]
Bits=9
[[DTR]]
Bits=10
[[RTS]]
Bits=11
[[Out1]]
Bits=12
[[Out2]]
Bits=13
[[RTSEn]]
Bits=14
[[CTSEn]]
Bits=15
[UART1_IFLS]
Addr=0x40030034
Size=4
[[TXIFLSEL]]
Bits=2..0
[[RXIFLSEL]]
Bits=5..3
[UART1_IMSC]
Addr=0x40030038
Size=4
[[RIMIM]]
Bits=0
[[CTSMIM]]
Bits=1
[[DCDMIM]]
Bits=2
[[DSRMIM]]
Bits=3
[[RXIM]]
Bits=4
[[TXIM]]
Bits=5
[[RTIM]]
Bits=6
[[FEIM]]
Bits=7
[[PEIM]]
Bits=8
[[BEIM]]
Bits=9
[[OEIM]]
Bits=10
[UART1_RIS]
Addr=0x4003003C
Size=4
[[RIRMIS]]
Bits=0
[[CTSRMIS]]
Bits=1
[[DCDRMIS]]
Bits=2
[[DSRRMIS]]
Bits=3
[[RXRIS]]
Bits=4
[[TXRIS]]
Bits=5
[[RTRIS]]
Bits=6
[[FERIS]]
Bits=7
[[PERIS]]
Bits=8
[[BERIS]]
Bits=9
[[OERIS]]
Bits=10
[UART1_MIS]
Addr=0x40030040
Size=4
[[RIMMIS]]
Bits=0
[[CTSMMIS]]
Bits=1
[[DCDMMIS]]
Bits=2
[[DSRMMIS]]
Bits=3
[[RXMIS]]
Bits=4
[[TXMIS]]
Bits=5
[[RTMIS]]
Bits=6
[[FEMIS]]
Bits=7
[[PEMIS]]
Bits=8
[[BEMIS]]
Bits=9
[[OEMIS]]
Bits=10
[UART1_ICR]
Addr=0x40030044
Size=4
[[RIMIC]]
Bits=0
[[CTSMIC]]
Bits=1
[[DCDMIC]]
Bits=2
[[DSRMIC]]
Bits=3
[[RXIC]]
Bits=4
[[TXIC]]
Bits=5
[[RTIC]]
Bits=6
[[FEIC]]
Bits=7
[[PEIC]]
Bits=8
[[BEIC]]
Bits=9
[[OEIC]]
Bits=10
[UART1_DMACR]
Addr=0x40030048
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[[DMAONERR]]
Bits=2
[UART2_DR]
Addr=0x40038000
Size=4
[[DATA]]
Bits=7..0
[[FE]]
Bits=8
[[PE]]
Bits=9
[[BE]]
Bits=10
[[OE]]
Bits=11
[UART2_RSR_ECR]
Addr=0x40038004
Size=4
[[FE]]
Bits=0
[[PE]]
Bits=1
[[BE]]
Bits=2
[[OE]]
Bits=3
[UART2_FR]
Addr=0x40038018
Size=4
[[CTS]]
Bits=0
[[DSR]]
Bits=1
[[DCD]]
Bits=2
[[BUSY]]
Bits=3
[[RXFE]]
Bits=4
[[TXFF]]
Bits=5
[[RXFF]]
Bits=6
[[TXFE]]
Bits=7
[[RI]]
Bits=8
[UART2_ILPR]
Addr=0x40038020
Size=4
[[ILPDVSR]]
Bits=7..0
[UART2_IBRD]
Addr=0x40038024
Size=4
[[BAUD_DIVINT]]
Bits=15..0
[UART2_FBRD]
Addr=0x40038028
Size=4
[[BAUD_DIVFRAC]]
Bits=5..0
[UART2_LCR_H]
Addr=0x4003802C
Size=4
[[BRK]]
Bits=0
[[PEN]]
Bits=1
[[EPS]]
Bits=2
[[STP2]]
Bits=3
[[FEN]]
Bits=4
[[WLEN]]
Bits=6..5
[[SPS]]
Bits=7
[UART2_CR]
Addr=0x40038030
Size=4
[[UARTEN]]
Bits=0
[[SIREN]]
Bits=1
[[SIRLP]]
Bits=2
[[LBE]]
Bits=7
[[TXE]]
Bits=8
[[RXE]]
Bits=9
[[DTR]]
Bits=10
[[RTS]]
Bits=11
[[Out1]]
Bits=12
[[Out2]]
Bits=13
[[RTSEn]]
Bits=14
[[CTSEn]]
Bits=15
[UART2_IFLS]
Addr=0x40038034
Size=4
[[TXIFLSEL]]
Bits=2..0
[[RXIFLSEL]]
Bits=5..3
[UART2_IMSC]
Addr=0x40038038
Size=4
[[RIMIM]]
Bits=0
[[CTSMIM]]
Bits=1
[[DCDMIM]]
Bits=2
[[DSRMIM]]
Bits=3
[[RXIM]]
Bits=4
[[TXIM]]
Bits=5
[[RTIM]]
Bits=6
[[FEIM]]
Bits=7
[[PEIM]]
Bits=8
[[BEIM]]
Bits=9
[[OEIM]]
Bits=10
[UART2_RIS]
Addr=0x4003803C
Size=4
[[RIRMIS]]
Bits=0
[[CTSRMIS]]
Bits=1
[[DCDRMIS]]
Bits=2
[[DSRRMIS]]
Bits=3
[[RXRIS]]
Bits=4
[[TXRIS]]
Bits=5
[[RTRIS]]
Bits=6
[[FERIS]]
Bits=7
[[PERIS]]
Bits=8
[[BERIS]]
Bits=9
[[OERIS]]
Bits=10
[UART2_MIS]
Addr=0x40038040
Size=4
[[RIMMIS]]
Bits=0
[[CTSMMIS]]
Bits=1
[[DCDMMIS]]
Bits=2
[[DSRMMIS]]
Bits=3
[[RXMIS]]
Bits=4
[[TXMIS]]
Bits=5
[[RTMIS]]
Bits=6
[[FEMIS]]
Bits=7
[[PEMIS]]
Bits=8
[[BEMIS]]
Bits=9
[[OEMIS]]
Bits=10
[UART2_ICR]
Addr=0x40038044
Size=4
[[RIMIC]]
Bits=0
[[CTSMIC]]
Bits=1
[[DCDMIC]]
Bits=2
[[DSRMIC]]
Bits=3
[[RXIC]]
Bits=4
[[TXIC]]
Bits=5
[[RTIC]]
Bits=6
[[FEIC]]
Bits=7
[[PEIC]]
Bits=8
[[BEIC]]
Bits=9
[[OEIC]]
Bits=10
[UART2_DMACR]
Addr=0x40038048
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[[DMAONERR]]
Bits=2
[SSP1_CR0]
Addr=0x40040000
Size=4
[[DSS]]
Bits=3..0
[[FRF]]
Bits=5..4
[[SPO]]
Bits=6
[[SPH]]
Bits=7
[[SCR]]
Bits=15..8
[SSP1_CR1]
Addr=0x40040004
Size=4
[[LBM]]
Bits=0
[[SSE]]
Bits=1
[[MS]]
Bits=2
[[SOD]]
Bits=3
[SSP1_DR]
Addr=0x40040008
Size=4
[[DATA]]
Bits=15..0
[SSP1_SR]
Addr=0x4004000C
Size=4
[[TFE]]
Bits=0
[[TNF]]
Bits=1
[[RNE]]
Bits=2
[[RFF]]
Bits=3
[[BSY]]
Bits=4
[SSP1_CPSR]
Addr=0x40040010
Size=4
[[CPSDVSR]]
Bits=7..0
[SSP1_IMSC]
Addr=0x40040014
Size=4
[[RORIM]]
Bits=0
[[RTIM]]
Bits=1
[[RXIM]]
Bits=2
[[TXIM]]
Bits=3
[SSP1_RIS]
Addr=0x40040018
Size=4
[[RORRIS]]
Bits=0
[[RTRIS]]
Bits=1
[[RXRIS]]
Bits=2
[[TXRIS]]
Bits=3
[SSP1_MIS]
Addr=0x4004001C
Size=4
[[RORMIS]]
Bits=0
[[RTMIS]]
Bits=1
[[RXMIS]]
Bits=2
[[TXMIS]]
Bits=3
[SSP1_ICR]
Addr=0x40040020
Size=4
[[RORIC]]
Bits=0
[[RTIC]]
Bits=1
[SSP1_DMACR]
Addr=0x40040024
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[MILSTD1_CONTROL]
Addr=0x40049000
Size=4
[[MR]]
Bits=0
[[BCSTART]]
Bits=1
[[MODE]]
Bits=3..2
[[TRA]]
Bits=4
[[TRB]]
Bits=5
[[RTA]]
Bits=10..6
[[DIV]]
Bits=17..11
[[RER]]
Bits=18
[[INVTR]]
Bits=19
[[ENFILTER]]
Bits=20
[[AUTOTUNE]]
Bits=21
[MILSTD1_STATUS]
Addr=0x40049004
Size=4
[[IDLE]]
Bits=0
[[RFLAGN]]
Bits=1
[[VALMESS]]
Bits=2
[[ERR]]
Bits=3
[[RCVA]]
Bits=4
[[RCVB]]
Bits=5
[MILSTD1_ERROR]
Addr=0x40049008
Size=4
[[NORCV]]
Bits=0
[[MANERR]]
Bits=1
[[DSYCERR_SYNCERR]]
Bits=2
[[CSYCERR_SEQERR]]
Bits=3
[[GAPERR]]
Bits=4
[[CONERR]]
Bits=5
[[PROERR]]
Bits=6
[MILSTD1_CW1]
Addr=0x4004900C
Size=4
[[NUM_DATA_WORDS]]
Bits=4..0
[[SUB_ADDR]]
Bits=9..5
[[R_W]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD1_CW2]
Addr=0x40049010
Size=4
[[NUM_DATA_WORDS]]
Bits=4..0
[[SUB_ADDR]]
Bits=9..5
[[R_W]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD1_MODE_DATA]
Addr=0x40049014
Size=4
[[MODE_DATA]]
Bits=15..0
[MILSTD1_SW1]
Addr=0x40049018
Size=4
[[FAULT_TD]]
Bits=0
[[TCI]]
Bits=1
[[FAULT_ABONENT]]
Bits=2
[[ABONEN_BUSY]]
Bits=3
[[GROUP_COMMAND]]
Bits=4
[[SERVICE_REQEST]]
Bits=8
[[SEND_RW]]
Bits=9
[[ERROR_IN_M]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD1_SW2]
Addr=0x4004901C
Size=4
[[FAULT_TD]]
Bits=0
[[TCI]]
Bits=1
[[FAULT_ABONENT]]
Bits=2
[[ABONEN_BUSY]]
Bits=3
[[GROUP_COMMAND]]
Bits=4
[[SERVICE_REQEST]]
Bits=8
[[SEND_RW]]
Bits=9
[[ERROR_IN_M]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD1_INTEN]
Addr=0x40049020
Size=4
[[IDLEIE]]
Bits=0
[[RFLAGNIE]]
Bits=1
[[VALMESSIE]]
Bits=2
[[ERRIE]]
Bits=3
[MILSTD1_MSG]
Addr=0x40049024
Size=4
[[MESSAGE_CODE]]
Bits=13..0
[MILSTD2_CONTROL]
Addr=0x40051000
Size=4
[[MR]]
Bits=0
[[BCSTART]]
Bits=1
[[MODE]]
Bits=3..2
[[TRA]]
Bits=4
[[TRB]]
Bits=5
[[RTA]]
Bits=10..6
[[DIV]]
Bits=17..11
[[RER]]
Bits=18
[[INVTR]]
Bits=19
[[ENFILTER]]
Bits=20
[[AUTOTUNE]]
Bits=21
[MILSTD2_STATUS]
Addr=0x40051004
Size=4
[[IDLE]]
Bits=0
[[RFLAGN]]
Bits=1
[[VALMESS]]
Bits=2
[[ERR]]
Bits=3
[[RCVA]]
Bits=4
[[RCVB]]
Bits=5
[MILSTD2_ERROR]
Addr=0x40051008
Size=4
[[NORCV]]
Bits=0
[[MANERR]]
Bits=1
[[DSYCERR_SYNCERR]]
Bits=2
[[CSYCERR_SEQERR]]
Bits=3
[[GAPERR]]
Bits=4
[[CONERR]]
Bits=5
[[PROERR]]
Bits=6
[MILSTD2_CW1]
Addr=0x4005100C
Size=4
[[NUM_DATA_WORDS]]
Bits=4..0
[[SUB_ADDR]]
Bits=9..5
[[R_W]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD2_CW2]
Addr=0x40051010
Size=4
[[NUM_DATA_WORDS]]
Bits=4..0
[[SUB_ADDR]]
Bits=9..5
[[R_W]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD2_MODE_DATA]
Addr=0x40051014
Size=4
[[MODE_DATA]]
Bits=15..0
[MILSTD2_SW1]
Addr=0x40051018
Size=4
[[FAULT_TD]]
Bits=0
[[TCI]]
Bits=1
[[FAULT_ABONENT]]
Bits=2
[[ABONEN_BUSY]]
Bits=3
[[GROUP_COMMAND]]
Bits=4
[[SERVICE_REQEST]]
Bits=8
[[SEND_RW]]
Bits=9
[[ERROR_IN_M]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD2_SW2]
Addr=0x4005101C
Size=4
[[FAULT_TD]]
Bits=0
[[TCI]]
Bits=1
[[FAULT_ABONENT]]
Bits=2
[[ABONEN_BUSY]]
Bits=3
[[GROUP_COMMAND]]
Bits=4
[[SERVICE_REQEST]]
Bits=8
[[SEND_RW]]
Bits=9
[[ERROR_IN_M]]
Bits=10
[[DEST_ADDR]]
Bits=15..11
[MILSTD2_INTEN]
Addr=0x40051020
Size=4
[[IDLEIE]]
Bits=0
[[RFLAGNIE]]
Bits=1
[[VALMESSIE]]
Bits=2
[[ERRIE]]
Bits=3
[MILSTD2_MSG]
Addr=0x40051024
Size=4
[[MESSAGE_CODE]]
Bits=13..0
[PVDCS]
Addr=0x40058000
Size=4
[[PVDEN]]
Bits=0
[[PBLS]]
Bits=2..1
[[PLS]]
Bits=5..3
[[PVBD]]
Bits=6
[[PVD]]
Bits=7
[[IEPVBD]]
Bits=8
[[IEPVD]]
Bits=9
[[INVB]]
Bits=10
[[INV]]
Bits=11
[WWDG_CR]
Addr=0x40060000
Size=4
[[T]]
Bits=6..0
[[WDGA]]
Bits=7
[WWDG_CFR]
Addr=0x40060004
Size=4
[[W]]
Bits=6..0
[[WGTB]]
Bits=8..7
[[EWI]]
Bits=9
[WWDG_SR]
Addr=0x40060008
Size=4
[[EWIF]]
Bits=0
[IWDG_KR]
Addr=0x40068000
Size=4
[[KEY]]
Bits=15..0
[IWDG_PR]
Addr=0x40068004
Size=4
[[PR]]
Bits=2..0
[IWDG_RLR]
Addr=0x40068008
Size=4
[[RLR]]
Bits=11..0
[IWDG_SR]
Addr=0x4006800C
Size=4
[[PVU]]
Bits=0
[[RVU]]
Bits=1
[TIM1_CNT]
Addr=0x40070000
Size=4
[TIM1_PSG]
Addr=0x40070004
Size=4
[[PSG]]
Bits=15..0
[TIM1_ARR]
Addr=0x40070008
Size=4
[TIM1_CNTRL]
Addr=0x4007000C
Size=4
[[CNT_EN]]
Bits=0
[[ARRB_EN]]
Bits=1
[[WR_CMPL]]
Bits=2
[[DIR]]
Bits=3
[[FDTS]]
Bits=5..4
[[CNT_MODE]]
Bits=7..6
[[EVENT_SEL]]
Bits=11..8
[TIM1_CCR1]
Addr=0x40070010
Size=4
[[CCR]]
Bits=15..0
[TIM1_CCR2]
Addr=0x40070014
Size=4
[[CCR]]
Bits=15..0
[TIM1_CCR3]
Addr=0x40070018
Size=4
[[CCR]]
Bits=15..0
[TIM1_CCR4]
Addr=0x4007001C
Size=4
[[CCR]]
Bits=15..0
[TIM1_CH1_CNTRL]
Addr=0x40070020
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM1_CH2_CNTRL]
Addr=0x40070024
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM1_CH3_CNTRL]
Addr=0x40070028
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM1_CH4_CNTRL]
Addr=0x4007002C
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM1_CH1_CNTRL1]
Addr=0x40070030
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM1_CH2_CNTRL1]
Addr=0x40070034
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM1_CH3_CNTRL1]
Addr=0x40070038
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM1_CH4_CNTRL1]
Addr=0x4007003C
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM1_CH1_DTG]
Addr=0x40070040
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM1_CH2_DTG]
Addr=0x40070044
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM1_CH3_DTG]
Addr=0x40070048
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM1_CH4_DTG]
Addr=0x4007004C
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM1_BRKETR_CNTRL]
Addr=0x40070050
Size=4
[[BRK_INV]]
Bits=0
[[ETR_INV]]
Bits=1
[[ETR_PSC]]
Bits=3..2
[[ETR_FILTER]]
Bits=7..4
[TIM1_STATUS]
Addr=0x40070054
Size=4
[[CNT_ZERO_EVENT]]
Bits=0
[[CNT_ARR_EVENT]]
Bits=1
[[ETR_RE_EVENT]]
Bits=2
[[ETR_FE_EVENT]]
Bits=3
[[BRK_EVENT]]
Bits=4
[[CCR_CAP_EVENT]]
Bits=8..5
[[CCR_REF_EVENT]]
Bits=12..9
[[CCR1_CAP_EVENT]]
Bits=15..13
[TIM1_IE]
Addr=0x40070058
Size=4
[[CNT_ZERO_EVENT_IE]]
Bits=0
[[CNT_ARR_EVENT_IE]]
Bits=1
[[ETR_RE_EVENT_IE]]
Bits=2
[[ETR_FE_EVENT_IE]]
Bits=3
[[BRK_EVENT_IE]]
Bits=4
[[CCR_CAP_EVENT_IE]]
Bits=8..5
[[CCR_REF_EVENT_IE]]
Bits=12..9
[[CCR1_CAP_EVENT_IE]]
Bits=16..13
[TIM1_DMA_RE]
Addr=0x4007005C
Size=4
[[CNT_ZERO_EVENT_RE]]
Bits=0
[[CNT_ARR_EVENT_RE]]
Bits=1
[[ETR_RE_EVENT_RE]]
Bits=2
[[ETR_FE_EVENT_RE]]
Bits=3
[[BRK_EVENT_RE]]
Bits=4
[[CCR_CAP_EVENT_RE]]
Bits=8..5
[[CCR_REF_EVENT_RE]]
Bits=12..9
[[CCR1_CAP_EVENT_RE]]
Bits=16..13
[TIM1_CH1_CNTRL2]
Addr=0x40070060
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM1_CH2_CNTRL2]
Addr=0x40070064
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM1_CH3_CNTRL2]
Addr=0x40070068
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM1_CH4_CNTRL2]
Addr=0x4007006C
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM1_CCR11]
Addr=0x40070070
Size=4
[TIM1_CCR21]
Addr=0x40070074
Size=4
[TIM1_CCR31]
Addr=0x40070078
Size=4
[TIM1_CCR41]
Addr=0x4007007C
Size=4
[TIMER1_DMA_RE1]
Addr=0x40070080
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER1_DMA_RE2]
Addr=0x40070084
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER1_DMA_RE3]
Addr=0x40070088
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER1_DMA_RE4]
Addr=0x4007008C
Size=4
[[DMA_RE]]
Bits=15..0
[TIM2_CNT]
Addr=0x40078000
Size=4
[TIM2_PSG]
Addr=0x40078004
Size=4
[[PSG]]
Bits=15..0
[TIM2_ARR]
Addr=0x40078008
Size=4
[TIM2_CNTRL]
Addr=0x4007800C
Size=4
[[CNT_EN]]
Bits=0
[[ARRB_EN]]
Bits=1
[[WR_CMPL]]
Bits=2
[[DIR]]
Bits=3
[[FDTS]]
Bits=5..4
[[CNT_MODE]]
Bits=7..6
[[EVENT_SEL]]
Bits=11..8
[TIM2_CCR1]
Addr=0x40078010
Size=4
[[CCR]]
Bits=15..0
[TIM2_CCR2]
Addr=0x40078014
Size=4
[[CCR]]
Bits=15..0
[TIM2_CCR3]
Addr=0x40078018
Size=4
[[CCR]]
Bits=15..0
[TIM2_CCR4]
Addr=0x4007801C
Size=4
[[CCR]]
Bits=15..0
[TIM2_CH1_CNTRL]
Addr=0x40078020
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM2_CH2_CNTRL]
Addr=0x40078024
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM2_CH3_CNTRL]
Addr=0x40078028
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM2_CH4_CNTRL]
Addr=0x4007802C
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM2_CH1_CNTRL1]
Addr=0x40078030
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM2_CH2_CNTRL1]
Addr=0x40078034
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM2_CH3_CNTRL1]
Addr=0x40078038
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM2_CH4_CNTRL1]
Addr=0x4007803C
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM2_CH1_DTG]
Addr=0x40078040
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM2_CH2_DTG]
Addr=0x40078044
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM2_CH3_DTG]
Addr=0x40078048
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM2_CH4_DTG]
Addr=0x4007804C
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM2_BRKETR_CNTRL]
Addr=0x40078050
Size=4
[[BRK_INV]]
Bits=0
[[ETR_INV]]
Bits=1
[[ETR_PSC]]
Bits=3..2
[[ETR_FILTER]]
Bits=7..4
[TIM2_STATUS]
Addr=0x40078054
Size=4
[[CNT_ZERO_EVENT]]
Bits=0
[[CNT_ARR_EVENT]]
Bits=1
[[ETR_RE_EVENT]]
Bits=2
[[ETR_FE_EVENT]]
Bits=3
[[BRK_EVENT]]
Bits=4
[[CCR_CAP_EVENT]]
Bits=8..5
[[CCR_REF_EVENT]]
Bits=12..9
[[CCR1_CAP_EVENT]]
Bits=15..13
[TIM2_IE]
Addr=0x40078058
Size=4
[[CNT_ZERO_EVENT_IE]]
Bits=0
[[CNT_ARR_EVENT_IE]]
Bits=1
[[ETR_RE_EVENT_IE]]
Bits=2
[[ETR_FE_EVENT_IE]]
Bits=3
[[BRK_EVENT_IE]]
Bits=4
[[CCR_CAP_EVENT_IE]]
Bits=8..5
[[CCR_REF_EVENT_IE]]
Bits=12..9
[[CCR1_CAP_EVENT_IE]]
Bits=16..13
[TIM2_DMA_RE]
Addr=0x4007805C
Size=4
[[CNT_ZERO_EVENT_RE]]
Bits=0
[[CNT_ARR_EVENT_RE]]
Bits=1
[[ETR_RE_EVENT_RE]]
Bits=2
[[ETR_FE_EVENT_RE]]
Bits=3
[[BRK_EVENT_RE]]
Bits=4
[[CCR_CAP_EVENT_RE]]
Bits=8..5
[[CCR_REF_EVENT_RE]]
Bits=12..9
[[CCR1_CAP_EVENT_RE]]
Bits=16..13
[TIM2_CH1_CNTRL2]
Addr=0x40078060
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM2_CH2_CNTRL2]
Addr=0x40078064
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM2_CH3_CNTRL2]
Addr=0x40078068
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM2_CH4_CNTRL2]
Addr=0x4007806C
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM2_CCR11]
Addr=0x40078070
Size=4
[TIM2_CCR21]
Addr=0x40078074
Size=4
[TIM2_CCR31]
Addr=0x40078078
Size=4
[TIM2_CCR41]
Addr=0x4007807C
Size=4
[TIMER2_DMA_RE1]
Addr=0x40078080
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER2_DMA_RE2]
Addr=0x40078084
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER2_DMA_RE3]
Addr=0x40078088
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER2_DMA_RE4]
Addr=0x4007808C
Size=4
[[DMA_RE]]
Bits=15..0
[TIM3_CNT]
Addr=0x40080000
Size=4
[TIM3_PSG]
Addr=0x40080004
Size=4
[[PSG]]
Bits=15..0
[TIM3_ARR]
Addr=0x40080008
Size=4
[TIM3_CNTRL]
Addr=0x4008000C
Size=4
[[CNT_EN]]
Bits=0
[[ARRB_EN]]
Bits=1
[[WR_CMPL]]
Bits=2
[[DIR]]
Bits=3
[[FDTS]]
Bits=5..4
[[CNT_MODE]]
Bits=7..6
[[EVENT_SEL]]
Bits=11..8
[TIM3_CCR1]
Addr=0x40080010
Size=4
[[CCR]]
Bits=15..0
[TIM3_CCR2]
Addr=0x40080014
Size=4
[[CCR]]
Bits=15..0
[TIM3_CCR3]
Addr=0x40080018
Size=4
[[CCR]]
Bits=15..0
[TIM3_CCR4]
Addr=0x4008001C
Size=4
[[CCR]]
Bits=15..0
[TIM3_CH1_CNTRL]
Addr=0x40080020
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM3_CH2_CNTRL]
Addr=0x40080024
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM3_CH3_CNTRL]
Addr=0x40080028
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM3_CH4_CNTRL]
Addr=0x4008002C
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM3_CH1_CNTRL1]
Addr=0x40080030
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM3_CH2_CNTRL1]
Addr=0x40080034
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM3_CH3_CNTRL1]
Addr=0x40080038
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM3_CH4_CNTRL1]
Addr=0x4008003C
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM3_CH1_DTG]
Addr=0x40080040
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM3_CH2_DTG]
Addr=0x40080044
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM3_CH3_DTG]
Addr=0x40080048
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM3_CH4_DTG]
Addr=0x4008004C
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM3_BRKETR_CNTRL]
Addr=0x40080050
Size=4
[[BRK_INV]]
Bits=0
[[ETR_INV]]
Bits=1
[[ETR_PSC]]
Bits=3..2
[[ETR_FILTER]]
Bits=7..4
[TIM3_STATUS]
Addr=0x40080054
Size=4
[[CNT_ZERO_EVENT]]
Bits=0
[[CNT_ARR_EVENT]]
Bits=1
[[ETR_RE_EVENT]]
Bits=2
[[ETR_FE_EVENT]]
Bits=3
[[BRK_EVENT]]
Bits=4
[[CCR_CAP_EVENT]]
Bits=8..5
[[CCR_REF_EVENT]]
Bits=12..9
[[CCR1_CAP_EVENT]]
Bits=15..13
[TIM3_IE]
Addr=0x40080058
Size=4
[[CNT_ZERO_EVENT_IE]]
Bits=0
[[CNT_ARR_EVENT_IE]]
Bits=1
[[ETR_RE_EVENT_IE]]
Bits=2
[[ETR_FE_EVENT_IE]]
Bits=3
[[BRK_EVENT_IE]]
Bits=4
[[CCR_CAP_EVENT_IE]]
Bits=8..5
[[CCR_REF_EVENT_IE]]
Bits=12..9
[[CCR1_CAP_EVENT_IE]]
Bits=16..13
[TIM3_DMA_RE]
Addr=0x4008005C
Size=4
[[CNT_ZERO_EVENT_RE]]
Bits=0
[[CNT_ARR_EVENT_RE]]
Bits=1
[[ETR_RE_EVENT_RE]]
Bits=2
[[ETR_FE_EVENT_RE]]
Bits=3
[[BRK_EVENT_RE]]
Bits=4
[[CCR_CAP_EVENT_RE]]
Bits=8..5
[[CCR_REF_EVENT_RE]]
Bits=12..9
[[CCR1_CAP_EVENT_RE]]
Bits=16..13
[TIM3_CH1_CNTRL2]
Addr=0x40080060
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM3_CH2_CNTRL2]
Addr=0x40080064
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM3_CH3_CNTRL2]
Addr=0x40080068
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM3_CH4_CNTRL2]
Addr=0x4008006C
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM3_CCR11]
Addr=0x40080070
Size=4
[TIM3_CCR21]
Addr=0x40080074
Size=4
[TIM3_CCR31]
Addr=0x40080078
Size=4
[TIM3_CCR41]
Addr=0x4008007C
Size=4
[TIMER3_DMA_RE1]
Addr=0x40080080
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER3_DMA_RE2]
Addr=0x40080084
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER3_DMA_RE3]
Addr=0x40080088
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER3_DMA_RE4]
Addr=0x4008008C
Size=4
[[DMA_RE]]
Bits=15..0
[ADC1_CFG]
Addr=0x40088000
Size=4
[[Cfg_REG_ADON]]
Bits=0
[[Cfg_REG_GO]]
Bits=1
[[Cfg_REG_CLKS]]
Bits=2
[[Cfg_REG_SAMPLE]]
Bits=3
[[Cfg_REG_CHS]]
Bits=8..4
[[Cfg_REG_CHCH]]
Bits=9
[[Cfg_REG_RNGC]]
Bits=10
[[Cfg_M_REF]]
Bits=11
[[Cfg_REG_DIVCLK]]
Bits=15..12
[[Cfg_Sync_Conver]]
Bits=16
[[TS_EN]]
Bits=17
[[TS_BUF_EN]]
Bits=18
[[SEL_TS]]
Bits=19
[[SEL_VREF]]
Bits=20
[[TR]]
Bits=24..21
[[Delay_Go]]
Bits=27..25
[[Delay_ADC]]
Bits=31..28
[ADC2_CFG]
Addr=0x40088004
Size=4
[[ADC1_OP]]
Bits=17
[ADC1_H_LEVEL]
Addr=0x40088008
Size=4
[[REG_H_LEVEL]]
Bits=11..0
[ADC1_L_LEVEL]
Addr=0x40088010
Size=4
[[REG_L_LEVEL]]
Bits=11..0
[ADC1_RESULT]
Addr=0x40088018
Size=4
[[RESULT]]
Bits=11..0
[[CHANNEL]]
Bits=27..16
[ADC1_STATUS]
Addr=0x40088020
Size=4
[[Flg_REG_OVERWRITE]]
Bits=0
[[Flg_REG_AWOIFEN]]
Bits=1
[[Flg_REG_EOCIF]]
Bits=2
[[AWOIF_IE]]
Bits=3
[[ECOIF_IE]]
Bits=4
[ADC1_CHSEL]
Addr=0x40088028
Size=4
[ADC1_TRIM]
Addr=0x40088030
Size=4
[[TS_TRIM]]
Bits=5..1
[[SEL_REF_BUF]]
Bits=6
[DAC_CFG]
Addr=0x40090000
Size=4
[[Cfg_M_REF0]]
Bits=0
[[Cfg_M_REF1]]
Bits=1
[[Cfg_ON_DAC0]]
Bits=2
[[Cfg_ON_DAC1]]
Bits=3
[[Cfg_SYNC_A]]
Bits=4
[DAC1_DATA]
Addr=0x40090004
Size=4
[[DAC0DATA]]
Bits=11..0
[[DAC1DATA]]
Bits=27..16
[DAC2_DATA]
Addr=0x40090008
Size=4
[[DAC1DATA]]
Bits=11..0
[[DAC0DATA]]
Bits=27..16
[TIM4_CNT]
Addr=0x40098000
Size=4
[TIM4_PSG]
Addr=0x40098004
Size=4
[[PSG]]
Bits=15..0
[TIM4_ARR]
Addr=0x40098008
Size=4
[TIM4_CNTRL]
Addr=0x4009800C
Size=4
[[CNT_EN]]
Bits=0
[[ARRB_EN]]
Bits=1
[[WR_CMPL]]
Bits=2
[[DIR]]
Bits=3
[[FDTS]]
Bits=5..4
[[CNT_MODE]]
Bits=7..6
[[EVENT_SEL]]
Bits=11..8
[TIM4_CCR1]
Addr=0x40098010
Size=4
[[CCR]]
Bits=15..0
[TIM4_CCR2]
Addr=0x40098014
Size=4
[[CCR]]
Bits=15..0
[TIM4_CCR3]
Addr=0x40098018
Size=4
[[CCR]]
Bits=15..0
[TIM4_CCR4]
Addr=0x4009801C
Size=4
[[CCR]]
Bits=15..0
[TIM4_CH1_CNTRL]
Addr=0x40098020
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM4_CH2_CNTRL]
Addr=0x40098024
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM4_CH3_CNTRL]
Addr=0x40098028
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM4_CH4_CNTRL]
Addr=0x4009802C
Size=4
[[CHFLTR]]
Bits=3..0
[[CHSEL]]
Bits=5..4
[[CHPSC]]
Bits=7..6
[[OCCE]]
Bits=8
[[OCCM]]
Bits=11..9
[[BRKEN]]
Bits=12
[[ETREN]]
Bits=13
[[WR_CMPL]]
Bits=14
[[CAP_nPWM]]
Bits=15
[TIM4_CH1_CNTRL1]
Addr=0x40098030
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM4_CH2_CNTRL1]
Addr=0x40098034
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM4_CH3_CNTRL1]
Addr=0x40098038
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM4_CH4_CNTRL1]
Addr=0x4009803C
Size=4
[[SELOE]]
Bits=1..0
[[SELO]]
Bits=3..2
[[INV]]
Bits=4
[[NSELOE]]
Bits=9..8
[[NSELO]]
Bits=11..10
[[NINV]]
Bits=12
[TIM4_CH1_DTG]
Addr=0x40098040
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM4_CH2_DTG]
Addr=0x40098044
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM4_CH3_DTG]
Addr=0x40098048
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM4_CH4_DTG]
Addr=0x4009804C
Size=4
[[DTGx]]
Bits=3..0
[[EDTS]]
Bits=4
[[DTG]]
Bits=15..8
[TIM4_BRKETR_CNTRL]
Addr=0x40098050
Size=4
[[BRK_INV]]
Bits=0
[[ETR_INV]]
Bits=1
[[ETR_PSC]]
Bits=3..2
[[ETR_FILTER]]
Bits=7..4
[TIM4_STATUS]
Addr=0x40098054
Size=4
[[CNT_ZERO_EVENT]]
Bits=0
[[CNT_ARR_EVENT]]
Bits=1
[[ETR_RE_EVENT]]
Bits=2
[[ETR_FE_EVENT]]
Bits=3
[[BRK_EVENT]]
Bits=4
[[CCR_CAP_EVENT]]
Bits=8..5
[[CCR_REF_EVENT]]
Bits=12..9
[[CCR1_CAP_EVENT]]
Bits=15..13
[TIM4_IE]
Addr=0x40098058
Size=4
[[CNT_ZERO_EVENT_IE]]
Bits=0
[[CNT_ARR_EVENT_IE]]
Bits=1
[[ETR_RE_EVENT_IE]]
Bits=2
[[ETR_FE_EVENT_IE]]
Bits=3
[[BRK_EVENT_IE]]
Bits=4
[[CCR_CAP_EVENT_IE]]
Bits=8..5
[[CCR_REF_EVENT_IE]]
Bits=12..9
[[CCR1_CAP_EVENT_IE]]
Bits=16..13
[TIM4_DMA_RE]
Addr=0x4009805C
Size=4
[[CNT_ZERO_EVENT_RE]]
Bits=0
[[CNT_ARR_EVENT_RE]]
Bits=1
[[ETR_RE_EVENT_RE]]
Bits=2
[[ETR_FE_EVENT_RE]]
Bits=3
[[BRK_EVENT_RE]]
Bits=4
[[CCR_CAP_EVENT_RE]]
Bits=8..5
[[CCR_REF_EVENT_RE]]
Bits=12..9
[[CCR1_CAP_EVENT_RE]]
Bits=16..13
[TIM4_CH1_CNTRL2]
Addr=0x40098060
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM4_CH2_CNTRL2]
Addr=0x40098064
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM4_CH3_CNTRL2]
Addr=0x40098068
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM4_CH4_CNTRL2]
Addr=0x4009806C
Size=4
[[CHSEL1]]
Bits=1..0
[[CCR1_EN]]
Bits=2
[[CCRRLD]]
Bits=3
[TIM4_CCR11]
Addr=0x40098070
Size=4
[TIM4_CCR21]
Addr=0x40098074
Size=4
[TIM4_CCR31]
Addr=0x40098078
Size=4
[TIM4_CCR41]
Addr=0x4009807C
Size=4
[TIMER4_DMA_RE1]
Addr=0x40098080
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER4_DMA_RE2]
Addr=0x40098084
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER4_DMA_RE3]
Addr=0x40098088
Size=4
[[DMA_RE]]
Bits=15..0
[TIMER4_DMA_RE4]
Addr=0x4009808C
Size=4
[[DMA_RE]]
Bits=15..0
[SSP2_CR0]
Addr=0x400A0000
Size=4
[[DSS]]
Bits=3..0
[[FRF]]
Bits=5..4
[[SPO]]
Bits=6
[[SPH]]
Bits=7
[[SCR]]
Bits=15..8
[SSP2_CR1]
Addr=0x400A0004
Size=4
[[LBM]]
Bits=0
[[SSE]]
Bits=1
[[MS]]
Bits=2
[[SOD]]
Bits=3
[SSP2_DR]
Addr=0x400A0008
Size=4
[[DATA]]
Bits=15..0
[SSP2_SR]
Addr=0x400A000C
Size=4
[[TFE]]
Bits=0
[[TNF]]
Bits=1
[[RNE]]
Bits=2
[[RFF]]
Bits=3
[[BSY]]
Bits=4
[SSP2_CPSR]
Addr=0x400A0010
Size=4
[[CPSDVSR]]
Bits=7..0
[SSP2_IMSC]
Addr=0x400A0014
Size=4
[[RORIM]]
Bits=0
[[RTIM]]
Bits=1
[[RXIM]]
Bits=2
[[TXIM]]
Bits=3
[SSP2_RIS]
Addr=0x400A0018
Size=4
[[RORRIS]]
Bits=0
[[RTRIS]]
Bits=1
[[RXRIS]]
Bits=2
[[TXRIS]]
Bits=3
[SSP2_MIS]
Addr=0x400A001C
Size=4
[[RORMIS]]
Bits=0
[[RTMIS]]
Bits=1
[[RXMIS]]
Bits=2
[[TXMIS]]
Bits=3
[SSP2_ICR]
Addr=0x400A0020
Size=4
[[RORIC]]
Bits=0
[[RTIC]]
Bits=1
[SSP2_DMACR]
Addr=0x400A0024
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[PORTA_RXTX]
Addr=0x400A8000
Size=4
[[RXTX]]
Bits=15..0
[PORTA_OE]
Addr=0x400A8004
Size=4
[[OE]]
Bits=15..0
[PORTA_FUNC]
Addr=0x400A8008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTA_ANALOG]
Addr=0x400A800C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTA_PULL]
Addr=0x400A8010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTA_PD]
Addr=0x400A8014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTA_PWR]
Addr=0x400A8018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTA_GFEN]
Addr=0x400A801C
Size=4
[[GFEN]]
Bits=15..0
[PORTB_RXTX]
Addr=0x400B0000
Size=4
[[RXTX]]
Bits=15..0
[PORTB_OE]
Addr=0x400B0004
Size=4
[[OE]]
Bits=15..0
[PORTB_FUNC]
Addr=0x400B0008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTB_ANALOG]
Addr=0x400B000C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTB_PULL]
Addr=0x400B0010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTB_PD]
Addr=0x400B0014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTB_PWR]
Addr=0x400B0018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTB_GFEN]
Addr=0x400B001C
Size=4
[[GFEN]]
Bits=15..0
[PORTC_RXTX]
Addr=0x400B8000
Size=4
[[RXTX]]
Bits=15..0
[PORTC_OE]
Addr=0x400B8004
Size=4
[[OE]]
Bits=15..0
[PORTC_FUNC]
Addr=0x400B8008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTC_ANALOG]
Addr=0x400B800C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTC_PULL]
Addr=0x400B8010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTC_PD]
Addr=0x400B8014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTC_PWR]
Addr=0x400B8018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTC_GFEN]
Addr=0x400B801C
Size=4
[[GFEN]]
Bits=15..0
[PORTD_RXTX]
Addr=0x400C0000
Size=4
[[RXTX]]
Bits=15..0
[PORTD_OE]
Addr=0x400C0004
Size=4
[[OE]]
Bits=15..0
[PORTD_FUNC]
Addr=0x400C0008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTD_ANALOG]
Addr=0x400C000C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTD_PULL]
Addr=0x400C0010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTD_PD]
Addr=0x400C0014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTD_PWR]
Addr=0x400C0018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTD_GFEN]
Addr=0x400C001C
Size=4
[[GFEN]]
Bits=15..0
[PORTE_RXTX]
Addr=0x400C8000
Size=4
[[RXTX]]
Bits=15..0
[PORTE_OE]
Addr=0x400C8004
Size=4
[[OE]]
Bits=15..0
[PORTE_FUNC]
Addr=0x400C8008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTE_ANALOG]
Addr=0x400C800C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTE_PULL]
Addr=0x400C8010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTE_PD]
Addr=0x400C8014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTE_PWR]
Addr=0x400C8018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTE_GFEN]
Addr=0x400C801C
Size=4
[[GFEN]]
Bits=15..0
[ARINCR_CNTRL1]
Addr=0x400D0000
Size=4
[[CH_EN1]]
Bits=0
[[CH_EN2]]
Bits=1
[[CH_EN3]]
Bits=2
[[CH_EN4]]
Bits=3
[[CH_EN5]]
Bits=4
[[CH_EN6]]
Bits=5
[[CH_EN7]]
Bits=6
[[CH_EN8]]
Bits=7
[[CH_EN9]]
Bits=8
[[CH_EN10]]
Bits=9
[[CH_EN11]]
Bits=10
[[CH_EN12]]
Bits=11
[[CH_EN13]]
Bits=12
[[CH_EN14]]
Bits=13
[[CLK1]]
Bits=14
[[CLK2]]
Bits=15
[[CLK3]]
Bits=16
[[CLK4]]
Bits=17
[[CLK5]]
Bits=18
[[CLK6]]
Bits=19
[[CLK7]]
Bits=20
[[CLK8]]
Bits=21
[[CLK9]]
Bits=22
[[CLK10]]
Bits=23
[[CLK11]]
Bits=24
[[CLK12]]
Bits=25
[[CLK13]]
Bits=26
[[CLK14]]
Bits=27
[[DIV]]
Bits=31..28
[ARINCR_CNTRL2]
Addr=0x400D0004
Size=4
[[DIV]]
Bits=2..0
[[LB_EN1]]
Bits=3
[[LB_EN2]]
Bits=4
[[LB_EN3]]
Bits=5
[[LB_EN4]]
Bits=6
[[LB_EN5]]
Bits=7
[[LB_EN6]]
Bits=8
[[LB_EN7]]
Bits=9
[[LB_EN8]]
Bits=10
[[LB_EN9]]
Bits=11
[[LB_EN10]]
Bits=12
[[LB_EN11]]
Bits=13
[[LB_EN12]]
Bits=14
[[LB_EN13]]
Bits=15
[[LB_EN14]]
Bits=16
[[SD_EN1]]
Bits=17
[[SD_EN2]]
Bits=18
[[SD_EN3]]
Bits=19
[[SD_EN4]]
Bits=20
[[SD_EN5]]
Bits=21
[[SD_EN6]]
Bits=22
[[SD_EN7]]
Bits=23
[[SD_EN8]]
Bits=24
[[SD_EN9]]
Bits=25
[[SD_EN10]]
Bits=26
[[SD_EN11]]
Bits=27
[[SD_EN12]]
Bits=28
[[SD_EN13]]
Bits=29
[[SD_EN14]]
Bits=30
[ARINCR_CNTRL3]
Addr=0x400D0008
Size=4
[[SDI1_1]]
Bits=0
[[SDI1_2]]
Bits=1
[[SDI1_3]]
Bits=2
[[SDI1_4]]
Bits=3
[[SDI1_5]]
Bits=4
[[SDI1_6]]
Bits=5
[[SDI1_7]]
Bits=6
[[SDI1_8]]
Bits=7
[[SDI1_9]]
Bits=8
[[SDI1_10]]
Bits=9
[[SDI1_11]]
Bits=10
[[SDI1_12]]
Bits=11
[[SDI1_13]]
Bits=12
[[SDI1_14]]
Bits=13
[[SDI2_1]]
Bits=14
[[SDI2_2]]
Bits=15
[[SDI2_3]]
Bits=16
[[SDI2_4]]
Bits=17
[[SDI2_5]]
Bits=18
[[SDI2_6]]
Bits=19
[[SDI2_7]]
Bits=20
[[SDI2_8]]
Bits=21
[[SDI2_9]]
Bits=22
[[SDI2_10]]
Bits=23
[[SDI2_11]]
Bits=24
[[SDI2_12]]
Bits=25
[[SDI2_13]]
Bits=26
[[SDI2_14]]
Bits=27
[[INTEDR]]
Bits=28
[[INTERR]]
Bits=29
[[INTEFF]]
Bits=30
[[INTEHF]]
Bits=31
[ARINCR_STATUS1]
Addr=0x400D000C
Size=4
[[DR1]]
Bits=0
[[DR2]]
Bits=1
[[DR3]]
Bits=2
[[DR4]]
Bits=3
[[DR5]]
Bits=4
[[DR6]]
Bits=5
[[DR7]]
Bits=6
[[DR8]]
Bits=8..7
[[DR9]]
Bits=9
[[DR10]]
Bits=10
[[DR12]]
Bits=11
[[DR13]]
Bits=12
[[DR14]]
Bits=13
[[ERR1]]
Bits=14
[[ERR2]]
Bits=15
[[ERR3]]
Bits=16
[[ERR4]]
Bits=17
[[ERR5]]
Bits=18
[[ERR6]]
Bits=19
[[ERR7]]
Bits=20
[[ERR8]]
Bits=21
[[ERR9]]
Bits=22
[[ERR10]]
Bits=23
[[ERR11]]
Bits=24
[[ERR12]]
Bits=25
[[ERR13]]
Bits=26
[[ERR14]]
Bits=27
[ARINCR_STATUS2]
Addr=0x400D0010
Size=4
[[FF1]]
Bits=0
[[FF2]]
Bits=1
[[FF3]]
Bits=2
[[FF4]]
Bits=3
[[FF5]]
Bits=4
[[FF6]]
Bits=5
[[FF7]]
Bits=6
[[FF8]]
Bits=7
[[FF9]]
Bits=8
[[FF10]]
Bits=9
[[FF11]]
Bits=10
[[FF12]]
Bits=11
[[FF13]]
Bits=12
[[FF14]]
Bits=13
[[HF1]]
Bits=14
[[HF2]]
Bits=15
[[HF3]]
Bits=16
[[HF4]]
Bits=17
[[HF5]]
Bits=18
[[HF6]]
Bits=19
[[HF7]]
Bits=20
[[HF8]]
Bits=21
[[HF9]]
Bits=22
[[HF10]]
Bits=23
[[HF11]]
Bits=24
[[HF12]]
Bits=25
[[HF13]]
Bits=26
[[HF14]]
Bits=27
[ARINCR_CNTRL4]
Addr=0x400D0014
Size=4
[[DIV_CH1]]
Bits=7..0
[[DIV_CH2]]
Bits=15..8
[[DIV_CH3]]
Bits=23..16
[[DIV_CH4]]
Bits=31..24
[ARINCR_CONROL5]
Addr=0x400D0018
Size=4
[[DIV_CH5]]
Bits=7..0
[[DIV_CH6]]
Bits=15..8
[[DIV_CH7]]
Bits=23..16
[[DIV_CH8]]
Bits=31..24
[ARINCR_CHANNEL]
Addr=0x400D001C
Size=4
[[CHAN]]
Bits=3..0
[ARINCR_LABLE]
Addr=0x400D0020
Size=4
[ARINCR_DATA_R]
Addr=0x400D0024
Size=4
[ARINCR_CNTRL6]
Addr=0x400D0028
Size=4
[[DIV_CH9]]
Bits=7..0
[[DIV_CH10]]
Bits=15..8
[[DIV_CH11]]
Bits=23..16
[[DIV_CH12]]
Bits=31..24
[ARINCR_CNTRL7]
Addr=0x400D002C
Size=4
[[DIV_CH13]]
Bits=7..0
[[DIV_CH14]]
Bits=15..8
[BKP_REG_00]
Addr=0x400D8000
Size=4
[BKP_REG_01]
Addr=0x400D8004
Size=4
[BKP_REG_02]
Addr=0x400D8008
Size=4
[BKP_REG_03]
Addr=0x400D800C
Size=4
[BKP_REG_04]
Addr=0x400D8010
Size=4
[BKP_REG_05]
Addr=0x400D8014
Size=4
[BKP_REG_06]
Addr=0x400D8018
Size=4
[BKP_REG_07]
Addr=0x400D801C
Size=4
[BKP_REG_08]
Addr=0x400D8020
Size=4
[BKP_REG_09]
Addr=0x400D8024
Size=4
[BKP_REG_0A]
Addr=0x400D8028
Size=4
[BKP_REG_0B]
Addr=0x400D802C
Size=4
[BKP_REG_0C]
Addr=0x400D8030
Size=4
[BKP_REG_0D]
Addr=0x400D8034
Size=4
[BKP_REG_0E]
Addr=0x400D8038
Size=4
[[LOW]]
Bits=2..0
[[SelectRI]]
Bits=5..3
[[JTAGA]]
Bits=6
[[JTAGB]]
Bits=7
[[Trim]]
Bits=10..8
[[FPOR]]
Bits=11
[[BKP_REG]]
Bits=31..12
[BKP_REG_0F]
Addr=0x400D803C
Size=4
[[LSE_ON]]
Bits=0
[[LSE_BYP]]
Bits=1
[[RTC_SEL]]
Bits=3..2
[[RTC_EN]]
Bits=4
[[CAL]]
Bits=12..5
[[LSE_RDY]]
Bits=13
[[BKP_REG]]
Bits=14
[[LSI_ON]]
Bits=15
[[LSI_TRIM]]
Bits=20..16
[[LSI_RDY]]
Bits=21
[[HSI_ON]]
Bits=22
[[HSI_RDY]]
Bits=23
[[HSI_TRIM]]
Bits=29..24
[[STANDBY]]
Bits=30
[[RTC_RESET]]
Bits=31
[RTC_CNT]
Addr=0x400D8040
Size=4
[RTC_DIV]
Addr=0x400D8044
Size=4
[[RTC_DIV]]
Bits=19..0
[RTC_PRL]
Addr=0x400D8048
Size=4
[[RTC_PRL]]
Bits=19..0
[RTC_ALRM]
Addr=0x400D804C
Size=4
[RTC_CS]
Addr=0x400D8050
Size=4
[[OWF]]
Bits=0
[[SECF]]
Bits=1
[[ALRF]]
Bits=2
[[OWF_IE]]
Bits=3
[[SECF_IE]]
Bits=4
[[ALRF_IE]]
Bits=5
[[WEC]]
Bits=6
[ARINCT_CNTRL1]
Addr=0x400E0000
Size=4
[[CH_EN1]]
Bits=0
[[CLK1]]
Bits=1
[[EN_APR1]]
Bits=2
[[ODD1]]
Bits=3
[[CH_EN2]]
Bits=4
[[CLK2]]
Bits=5
[[EN_APR2]]
Bits=6
[[ODD2]]
Bits=7
[[DIV]]
Bits=14..8
[[INTE_FFT1]]
Bits=15
[[INTE_TXR1]]
Bits=16
[[INTE_HFT1]]
Bits=17
[[INTE_FFT2]]
Bits=18
[[INTE_TXR2]]
Bits=19
[[INTE_HFT2]]
Bits=20
[ARINCT_CNTRL2]
Addr=0x400E0004
Size=4
[[CH_EN3]]
Bits=0
[[CLK3]]
Bits=1
[[EN_APR3]]
Bits=2
[[ODD3]]
Bits=3
[[CH_EN4]]
Bits=4
[[CLK4]]
Bits=5
[[EN_APR4]]
Bits=6
[[ODD4]]
Bits=7
[[INTE_FFT3]]
Bits=15
[[INTE_TXR3]]
Bits=16
[[INTE_HFT3]]
Bits=17
[[INTE_FFT4]]
Bits=18
[[INTE_TXR4]]
Bits=19
[[INTE_HFT4]]
Bits=20
[ARINCT_STATUS]
Addr=0x400E0008
Size=4
[[TX_R1]]
Bits=0
[[FFT1]]
Bits=1
[[HFT1]]
Bits=2
[[TX_R2]]
Bits=3
[[FFT2]]
Bits=4
[[HFT2]]
Bits=5
[[TX_R3]]
Bits=15
[[FFT3]]
Bits=16
[[HFT3]]
Bits=17
[[TX_R4]]
Bits=18
[[FFT4]]
Bits=19
[[HFT4]]
Bits=20
[ARINCT_DATA1_T]
Addr=0x400E000C
Size=4
[ARINCT_DATA2_T]
Addr=0x400E0010
Size=4
[ARINCT_DATA3_T]
Addr=0x400E0014
Size=4
[ARINCT_DATA4_T]
Addr=0x400E0018
Size=4
[ARINCT_CNTRL3]
Addr=0x400E001C
Size=4
[[DIV_CH1]]
Bits=7..0
[[DIV_CH2]]
Bits=15..8
[[DIV_CH3]]
Bits=23..16
[[DIV_CH4]]
Bits=31..24
[PORTF_RXTX]
Addr=0x400E8000
Size=4
[[RXTX]]
Bits=15..0
[PORTF_OE]
Addr=0x400E8004
Size=4
[[OE]]
Bits=15..0
[PORTF_FUNC]
Addr=0x400E8008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTF_ANALOG]
Addr=0x400E800C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTF_PULL]
Addr=0x400E8010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTF_PD]
Addr=0x400E8014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTF_PWR]
Addr=0x400E8018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTF_GFEN]
Addr=0x400E801C
Size=4
[[GFEN]]
Bits=15..0
[NAND_CYCLES]
Addr=0x400F0050
Size=4
[[TRC]]
Bits=3..0
[[TWC]]
Bits=7..4
[[TREA]]
Bits=11..8
[[TWP]]
Bits=15..12
[[TWHR]]
Bits=19..16
[[TALEA]]
Bits=23..20
[[TRR]]
Bits=27..24
[CONTROL]
Addr=0x400F0054
Size=4
[[ROM]]
Bits=0
[[RAM]]
Bits=1
[[NAND]]
Bits=2
[[CPOL]]
Bits=3
[[BUSY]]
Bits=7
[[WAIT_STATE]]
Bits=15..12
[RAM_Cycles1]
Addr=0x400F0058
Size=4
[[ENABLE_TUNE]]
Bits=0
[[WS_ACTIVE]]
Bits=7..1
[[WS_SETUP]]
Bits=10..8
[[WS_HOLD]]
Bits=13..11
[[USE_READY]]
Bits=14
[RAM_Cycles2]
Addr=0x400F005C
Size=4
[[ENABLE_TUNE]]
Bits=0
[[WS_ACTIVE]]
Bits=7..1
[[WS_SETUP]]
Bits=10..8
[[WS_HOLD]]
Bits=13..11
[[USE_READY]]
Bits=14
[RAM_Cycles3]
Addr=0x400F0060
Size=4
[[ENABLE_TUNE]]
Bits=0
[[WS_ACTIVE]]
Bits=7..1
[[WS_SETUP]]
Bits=10..8
[[WS_HOLD]]
Bits=13..11
[[USE_READY]]
Bits=14
[RAM_Cycles4]
Addr=0x400F0064
Size=4
[[ENABLE_TUNE]]
Bits=0
[[WS_ACTIVE]]
Bits=7..1
[[WS_SETUP]]
Bits=10..8
[[WS_HOLD]]
Bits=13..11
[[USE_READY]]
Bits=14
[SSP3_CR0]
Addr=0x400F8000
Size=4
[[DSS]]
Bits=3..0
[[FRF]]
Bits=5..4
[[SPO]]
Bits=6
[[SPH]]
Bits=7
[[SCR]]
Bits=15..8
[SSP3_CR1]
Addr=0x400F8004
Size=4
[[LBM]]
Bits=0
[[SSE]]
Bits=1
[[MS]]
Bits=2
[[SOD]]
Bits=3
[SSP3_DR]
Addr=0x400F8008
Size=4
[[DATA]]
Bits=15..0
[SSP3_SR]
Addr=0x400F800C
Size=4
[[TFE]]
Bits=0
[[TNF]]
Bits=1
[[RNE]]
Bits=2
[[RFF]]
Bits=3
[[BSY]]
Bits=4
[SSP3_CPSR]
Addr=0x400F8010
Size=4
[[CPSDVSR]]
Bits=7..0
[SSP3_IMSC]
Addr=0x400F8014
Size=4
[[RORIM]]
Bits=0
[[RTIM]]
Bits=1
[[RXIM]]
Bits=2
[[TXIM]]
Bits=3
[SSP3_RIS]
Addr=0x400F8018
Size=4
[[RORRIS]]
Bits=0
[[RTRIS]]
Bits=1
[[RXRIS]]
Bits=2
[[TXRIS]]
Bits=3
[SSP3_MIS]
Addr=0x400F801C
Size=4
[[RORMIS]]
Bits=0
[[RTMIS]]
Bits=1
[[RXMIS]]
Bits=2
[[TXMIS]]
Bits=3
[SSP3_ICR]
Addr=0x400F8020
Size=4
[[RORIC]]
Bits=0
[[RTIC]]
Bits=1
[SSP3_DMACR]
Addr=0x400F8024
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[POWCTL]
Addr=0x40100000
Size=4
[[ADCEN]]
Bits=0
[[DACEN]]
Bits=1
[[IIREN]]
Bits=2
[[ALB]]
Bits=3
[[DLB]]
Bits=4
[ADCCTL]
Addr=0x40100004
Size=4
[[ADCGAIN]]
Bits=5..0
[[INBG0]]
Bits=7..6
[[AINSEL]]
Bits=9..8
[[ICONT]]
Bits=10
[DACCTL]
Addr=0x40100008
Size=4
[[DACGAIN]]
Bits=5..0
[[MUTE1]]
Bits=6
[[ODAMP]]
Bits=7
[[ODBIAS]]
Bits=8
[[ODDAC]]
Bits=9
[[OVECBA]]
Bits=10
[[OVECBS]]
Bits=11
[[SIDETONE]]
Bits=14..12
[[DACRES]]
Bits=15
[MASKCTL]
Addr=0x4010000C
Size=4
[[DAOVFM]]
Bits=0
[[ADCVFM]]
Bits=1
[[ADCNSM]]
Bits=2
[[DACNSM]]
Bits=3
[[OVERCURM]]
Bits=4
[IQRFLAG]
Addr=0x40100010
Size=4
[[DAOVF]]
Bits=0
[[ADCVF]]
Bits=1
[[ADCNS]]
Bits=2
[[DACNS]]
Bits=3
[[OVERVCUR]]
Bits=4
[ADCREG]
Addr=0x40100014
Size=4
[[ADCSMP]]
Bits=15..0
[DACREG]
Addr=0x40100018
Size=4
[[DACSMP]]
Bits=15..0
[CR]
Addr=0x40108700
Size=4
[[DEN]]
Bits=0
[[INTEN]]
Bits=1
[[TwinkEN]]
Bits=2
[[Frame]]
Bits=3
[[LenStr]]
Bits=6..4
[[LenStrob]]
Bits=10..8
[[EnRam]]
Bits=11
[[InvY]]
Bits=12
[[InvEN]]
Bits=13
[[InvC]]
Bits=14
[[IncDO]]
Bits=15
[Jark]
Addr=0x40108704
Size=4
[[Jark]]
Bits=7..0
[DIVR]
Addr=0x40108710
Size=4
[[DIV]]
Bits=2..0
[[DIVTwink]]
Bits=15..8
[SR]
Addr=0x40108714
Size=4
[[WRReady]]
Bits=0
[[KEY_INTF]]
Bits=0
[[KEY_PT1F]]
Bits=1
[[KEY_PT2F]]
Bits=2
[[KEY_ERRF]]
Bits=3
[[KEY_SCF]]
Bits=4
[[KEY_PCHATF]]
Bits=5
[[KEY_EN]]
Bits=0
[[KEY_ROW]]
Bits=3..1
[[KEY_COL]]
Bits=7..4
[[KEY_IE]]
Bits=8
[[KEY_ENPCHAT]]
Bits=9
[[KEY_PRE]]
Bits=12..10
[[KEY_LTIM]]
Bits=15..13
[[KEY_SWMEN]]
Bits=16
[[KEY_SWCOL]]
Bits=20..17
[[KEY_IVEN]]
Bits=21
[[KEY_IVCONF]]
Bits=22
[DR]
Addr=0x40110008
Size=4
[[KEY_PRESS1]]
Bits=6..0
[[KEY_PRESS2]]
Bits=13..7
[SWR1]
Addr=0x4011000C
Size=4
[SWR2]
Addr=0x40110010
Size=4
[SWR3]
Addr=0x40110014
Size=4
[SWR4]
Addr=0x40110018
Size=4
[PORTG_RXTX]
Addr=0x40118000
Size=4
[[RXTX]]
Bits=15..0
[PORTG_OE]
Addr=0x40118004
Size=4
[[OE]]
Bits=15..0
[PORTG_FUNC]
Addr=0x40118008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTG_ANALOG]
Addr=0x4011800C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTG_PULL]
Addr=0x40118010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTG_PD]
Addr=0x40118014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTG_PWR]
Addr=0x40118018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTG_GFEN]
Addr=0x4011801C
Size=4
[[GFEN]]
Bits=15..0
[UART3_DR]
Addr=0x40120000
Size=4
[[DATA]]
Bits=7..0
[[FE]]
Bits=8
[[PE]]
Bits=9
[[BE]]
Bits=10
[[OE]]
Bits=11
[UART3_RSR_ECR]
Addr=0x40120004
Size=4
[[FE]]
Bits=0
[[PE]]
Bits=1
[[BE]]
Bits=2
[[OE]]
Bits=3
[UART3_FR]
Addr=0x40120018
Size=4
[[CTS]]
Bits=0
[[DSR]]
Bits=1
[[DCD]]
Bits=2
[[BUSY]]
Bits=3
[[RXFE]]
Bits=4
[[TXFF]]
Bits=5
[[RXFF]]
Bits=6
[[TXFE]]
Bits=7
[[RI]]
Bits=8
[UART3_ILPR]
Addr=0x40120020
Size=4
[[ILPDVSR]]
Bits=7..0
[UART3_IBRD]
Addr=0x40120024
Size=4
[[BAUD_DIVINT]]
Bits=15..0
[UART3_FBRD]
Addr=0x40120028
Size=4
[[BAUD_DIVFRAC]]
Bits=5..0
[UART3_LCR_H]
Addr=0x4012002C
Size=4
[[BRK]]
Bits=0
[[PEN]]
Bits=1
[[EPS]]
Bits=2
[[STP2]]
Bits=3
[[FEN]]
Bits=4
[[WLEN]]
Bits=6..5
[[SPS]]
Bits=7
[UART3_CR]
Addr=0x40120030
Size=4
[[UARTEN]]
Bits=0
[[SIREN]]
Bits=1
[[SIRLP]]
Bits=2
[[LBE]]
Bits=7
[[TXE]]
Bits=8
[[RXE]]
Bits=9
[[DTR]]
Bits=10
[[RTS]]
Bits=11
[[Out1]]
Bits=12
[[Out2]]
Bits=13
[[RTSEn]]
Bits=14
[[CTSEn]]
Bits=15
[UART3_IFLS]
Addr=0x40120034
Size=4
[[TXIFLSEL]]
Bits=2..0
[[RXIFLSEL]]
Bits=5..3
[UART3_IMSC]
Addr=0x40120038
Size=4
[[RIMIM]]
Bits=0
[[CTSMIM]]
Bits=1
[[DCDMIM]]
Bits=2
[[DSRMIM]]
Bits=3
[[RXIM]]
Bits=4
[[TXIM]]
Bits=5
[[RTIM]]
Bits=6
[[FEIM]]
Bits=7
[[PEIM]]
Bits=8
[[BEIM]]
Bits=9
[[OEIM]]
Bits=10
[UART3_RIS]
Addr=0x4012003C
Size=4
[[RIRMIS]]
Bits=0
[[CTSRMIS]]
Bits=1
[[DCDRMIS]]
Bits=2
[[DSRRMIS]]
Bits=3
[[RXRIS]]
Bits=4
[[TXRIS]]
Bits=5
[[RTRIS]]
Bits=6
[[FERIS]]
Bits=7
[[PERIS]]
Bits=8
[[BERIS]]
Bits=9
[[OERIS]]
Bits=10
[UART3_MIS]
Addr=0x40120040
Size=4
[[RIMMIS]]
Bits=0
[[CTSMMIS]]
Bits=1
[[DCDMMIS]]
Bits=2
[[DSRMMIS]]
Bits=3
[[RXMIS]]
Bits=4
[[TXMIS]]
Bits=5
[[RTMIS]]
Bits=6
[[FEMIS]]
Bits=7
[[PEMIS]]
Bits=8
[[BEMIS]]
Bits=9
[[OEMIS]]
Bits=10
[UART3_ICR]
Addr=0x40120044
Size=4
[[RIMIC]]
Bits=0
[[CTSMIC]]
Bits=1
[[DCDMIC]]
Bits=2
[[DSRMIC]]
Bits=3
[[RXIC]]
Bits=4
[[TXIC]]
Bits=5
[[RTIC]]
Bits=6
[[FEIC]]
Bits=7
[[PEIC]]
Bits=8
[[BEIC]]
Bits=9
[[OEIC]]
Bits=10
[UART3_DMACR]
Addr=0x40120048
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[[DMAONERR]]
Bits=2
[UART4_DR]
Addr=0x40128000
Size=4
[[DATA]]
Bits=7..0
[[FE]]
Bits=8
[[PE]]
Bits=9
[[BE]]
Bits=10
[[OE]]
Bits=11
[UART4_RSR_ECR]
Addr=0x40128004
Size=4
[[FE]]
Bits=0
[[PE]]
Bits=1
[[BE]]
Bits=2
[[OE]]
Bits=3
[UART4_FR]
Addr=0x40128018
Size=4
[[CTS]]
Bits=0
[[DSR]]
Bits=1
[[DCD]]
Bits=2
[[BUSY]]
Bits=3
[[RXFE]]
Bits=4
[[TXFF]]
Bits=5
[[RXFF]]
Bits=6
[[TXFE]]
Bits=7
[[RI]]
Bits=8
[UART4_ILPR]
Addr=0x40128020
Size=4
[[ILPDVSR]]
Bits=7..0
[UART4_IBRD]
Addr=0x40128024
Size=4
[[BAUD_DIVINT]]
Bits=15..0
[UART4_FBRD]
Addr=0x40128028
Size=4
[[BAUD_DIVFRAC]]
Bits=5..0
[UART4_LCR_H]
Addr=0x4012802C
Size=4
[[BRK]]
Bits=0
[[PEN]]
Bits=1
[[EPS]]
Bits=2
[[STP2]]
Bits=3
[[FEN]]
Bits=4
[[WLEN]]
Bits=6..5
[[SPS]]
Bits=7
[UART4_CR]
Addr=0x40128030
Size=4
[[UARTEN]]
Bits=0
[[SIREN]]
Bits=1
[[SIRLP]]
Bits=2
[[LBE]]
Bits=7
[[TXE]]
Bits=8
[[RXE]]
Bits=9
[[DTR]]
Bits=10
[[RTS]]
Bits=11
[[Out1]]
Bits=12
[[Out2]]
Bits=13
[[RTSEn]]
Bits=14
[[CTSEn]]
Bits=15
[UART4_IFLS]
Addr=0x40128034
Size=4
[[TXIFLSEL]]
Bits=2..0
[[RXIFLSEL]]
Bits=5..3
[UART4_IMSC]
Addr=0x40128038
Size=4
[[RIMIM]]
Bits=0
[[CTSMIM]]
Bits=1
[[DCDMIM]]
Bits=2
[[DSRMIM]]
Bits=3
[[RXIM]]
Bits=4
[[TXIM]]
Bits=5
[[RTIM]]
Bits=6
[[FEIM]]
Bits=7
[[PEIM]]
Bits=8
[[BEIM]]
Bits=9
[[OEIM]]
Bits=10
[UART4_RIS]
Addr=0x4012803C
Size=4
[[RIRMIS]]
Bits=0
[[CTSRMIS]]
Bits=1
[[DCDRMIS]]
Bits=2
[[DSRRMIS]]
Bits=3
[[RXRIS]]
Bits=4
[[TXRIS]]
Bits=5
[[RTRIS]]
Bits=6
[[FERIS]]
Bits=7
[[PERIS]]
Bits=8
[[BERIS]]
Bits=9
[[OERIS]]
Bits=10
[UART4_MIS]
Addr=0x40128040
Size=4
[[RIMMIS]]
Bits=0
[[CTSMMIS]]
Bits=1
[[DCDMMIS]]
Bits=2
[[DSRMMIS]]
Bits=3
[[RXMIS]]
Bits=4
[[TXMIS]]
Bits=5
[[RTMIS]]
Bits=6
[[FEMIS]]
Bits=7
[[PEMIS]]
Bits=8
[[BEMIS]]
Bits=9
[[OEMIS]]
Bits=10
[UART4_ICR]
Addr=0x40128044
Size=4
[[RIMIC]]
Bits=0
[[CTSMIC]]
Bits=1
[[DCDMIC]]
Bits=2
[[DSRMIC]]
Bits=3
[[RXIC]]
Bits=4
[[TXIC]]
Bits=5
[[RTIC]]
Bits=6
[[FEIC]]
Bits=7
[[PEIC]]
Bits=8
[[BEIC]]
Bits=9
[[OEIC]]
Bits=10
[UART4_DMACR]
Addr=0x40128048
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[[DMAONERR]]
Bits=2
[SSP4_CR0]
Addr=0x40130000
Size=4
[[DSS]]
Bits=3..0
[[FRF]]
Bits=5..4
[[SPO]]
Bits=6
[[SPH]]
Bits=7
[[SCR]]
Bits=15..8
[SSP4_CR1]
Addr=0x40130004
Size=4
[[LBM]]
Bits=0
[[SSE]]
Bits=1
[[MS]]
Bits=2
[[SOD]]
Bits=3
[SSP4_DR]
Addr=0x40130008
Size=4
[[DATA]]
Bits=15..0
[SSP4_SR]
Addr=0x4013000C
Size=4
[[TFE]]
Bits=0
[[TNF]]
Bits=1
[[RNE]]
Bits=2
[[RFF]]
Bits=3
[[BSY]]
Bits=4
[SSP4_CPSR]
Addr=0x40130010
Size=4
[[CPSDVSR]]
Bits=7..0
[SSP4_IMSC]
Addr=0x40130014
Size=4
[[RORIM]]
Bits=0
[[RTIM]]
Bits=1
[[RXIM]]
Bits=2
[[TXIM]]
Bits=3
[SSP4_RIS]
Addr=0x40130018
Size=4
[[RORRIS]]
Bits=0
[[RTRIS]]
Bits=1
[[RXRIS]]
Bits=2
[[TXRIS]]
Bits=3
[SSP4_MIS]
Addr=0x4013001C
Size=4
[[RORMIS]]
Bits=0
[[RTMIS]]
Bits=1
[[RXMIS]]
Bits=2
[[TXMIS]]
Bits=3
[SSP4_ICR]
Addr=0x40130020
Size=4
[[RORIC]]
Bits=0
[[RTIC]]
Bits=1
[SSP4_DMACR]
Addr=0x40130024
Size=4
[[RXDMAE]]
Bits=0
[[TXDMAE]]
Bits=1
[PORTH_RXTX]
Addr=0x40138000
Size=4
[[RXTX]]
Bits=15..0
[PORTH_OE]
Addr=0x40138004
Size=4
[[OE]]
Bits=15..0
[PORTH_FUNC]
Addr=0x40138008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTH_ANALOG]
Addr=0x4013800C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTH_PULL]
Addr=0x40138010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTH_PD]
Addr=0x40138014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTH_PWR]
Addr=0x40138018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTH_GFEN]
Addr=0x4013801C
Size=4
[[GFEN]]
Bits=15..0
[PORTI_RXTX]
Addr=0x40140000
Size=4
[[RXTX]]
Bits=15..0
[PORTI_OE]
Addr=0x40140004
Size=4
[[OE]]
Bits=15..0
[PORTI_FUNC]
Addr=0x40140008
Size=4
[[MODE0]]
Bits=1..0
[[MODE1]]
Bits=3..2
[[MODE2]]
Bits=5..4
[[MODE3]]
Bits=7..6
[[MODE4]]
Bits=9..8
[[MODE5]]
Bits=11..10
[[MODE6]]
Bits=13..12
[[MODE7]]
Bits=15..14
[[MODE8]]
Bits=17..16
[[MODE9]]
Bits=19..18
[[MODE10]]
Bits=21..20
[[MODE11]]
Bits=23..22
[[MODE12]]
Bits=25..24
[[MODE13]]
Bits=27..26
[[MODE14]]
Bits=29..28
[[MODE15]]
Bits=31..30
[PORTI_ANALOG]
Addr=0x4014000C
Size=4
[[ANALOG_EN]]
Bits=15..0
[PORTI_PULL]
Addr=0x40140010
Size=4
[[PULL_DOWN]]
Bits=15..0
[[PULL_UP]]
Bits=31..16
[PORTI_PD]
Addr=0x40140014
Size=4
[[PD]]
Bits=15..0
[[SHM]]
Bits=31..16
[PORTI_PWR]
Addr=0x40140018
Size=4
[[PWR0]]
Bits=1..0
[[PWR1]]
Bits=3..2
[[PWR2]]
Bits=5..4
[[PWR3]]
Bits=7..6
[[PWR4]]
Bits=9..8
[[PWR5]]
Bits=11..10
[[PWR6]]
Bits=13..12
[[PWR7]]
Bits=15..14
[[PWR8]]
Bits=17..16
[[PWR9]]
Bits=19..18
[[PWR10]]
Bits=21..20
[[PWR11]]
Bits=23..22
[[PWR12]]
Bits=25..24
[[PWR13]]
Bits=27..26
[[PWR14]]
Bits=29..28
[[PWR15]]
Bits=31..30
[PORTI_GFEN]
Addr=0x4014001C
Size=4
[[GFEN]]
Bits=15..0
[ETH1_Dilimeter]
Addr=0x30000000
Size=4
[[Dilimeter]]
Bits=15..0
[[MAC_T]]
Bits=31..16
[ETH1_MAC]
Addr=0x30000004
Size=4
[[MAC_M]]
Bits=15..0
[[MAC_H]]
Bits=31..16
[ETH1_HASH01]
Addr=0x30000008
Size=4
[[HASH0]]
Bits=15..0
[[HASH1]]
Bits=31..16
[ETH1_HASH23]
Addr=0x3000000C
Size=4
[[HASH2]]
Bits=15..0
[[HASH3]]
Bits=31..16
[ETH1_IPG_PSC]
Addr=0x30000010
Size=4
[[IPG]]
Bits=15..0
[[PSC]]
Bits=31..16
[ETH1_BAG_JitterWnd]
Addr=0x30000014
Size=4
[[BAG]]
Bits=15..0
[[JitterWnd]]
Bits=31..16
[ETH1_RCFG_XCFG]
Addr=0x30000018
Size=4
[[R_MCA_EN]]
Bits=0
[[R_BCA_EN]]
Bits=1
[[R_UCA_EN]]
Bits=2
[[R_AC_EN]]
Bits=3
[[R_EF_EN]]
Bits=4
[[R_CF_EN]]
Bits=5
[[R_LF_EN]]
Bits=6
[[R_SF_EN]]
Bits=7
[[R_EVENT_MODE]]
Bits=10..8
[[R_MSB1st]]
Bits=12
[[R_BE]]
Bits=13
[[R_EN]]
Bits=15
[[X_RtryCnt]]
Bits=19..16
[[X_IPG_EN]]
Bits=20
[[X_CRC_EN]]
Bits=21
[[X_PRE_EN]]
Bits=22
[[X_PAD_EN]]
Bits=23
[[X_EVENT_MODE]]
Bits=26..24
[[X_MSB1st]]
Bits=28
[[X_BE]]
Bits=29
[[X_EN]]
Bits=31
[ETH1_GCFG]
Addr=0x3000001C
Size=4
[[ColWnd]]
Bits=6..0
[[PAUSE_EN]]
Bits=7
[[DTRM_EN]]
Bits=8
[[HD_EN]]
Bits=9
[[EXT_EN]]
Bits=10
[[BUFF_MODE]]
Bits=13..11
[[RCLR_EN]]
Bits=14
[[XRST]]
Bits=16
[[RRST]]
Bits=17
[[DLB]]
Bits=18
[[DBG_RF_EN]]
Bits=27
[[DBG_XF_EN]]
Bits=28
[[DBG_MODE]]
Bits=31..29
[ETH1_IMR_IFR]
Addr=0x30000020
Size=4
[[IMR_RF_OK]]
Bits=0
[[IMR_MISSED_F]]
Bits=1
[[IMR_OVF]]
Bits=2
[[IMR_SMB_ERR]]
Bits=3
[[IMR_CRC_ERR]]
Bits=4
[[IMR_CF]]
Bits=5
[[IMR_LF]]
Bits=6
[[IMR_SF]]
Bits=7
[[IMR_XF_OK]]
Bits=8
[[IMR_XF_ERR]]
Bits=9
[[IMR_UNDF]]
Bits=10
[[IMR_LC]]
Bits=11
[[IMR_CRS_LOST]]
Bits=12
[[IMR_MDIO_INT]]
Bits=14
[[IMR_MII_RDY]]
Bits=15
[[IFR_RF_OK]]
Bits=16
[[IFR_MISSED_F]]
Bits=17
[[IFR_OVF]]
Bits=18
[[IFR_SMB_ERR]]
Bits=19
[[IFR_CRC_ERR]]
Bits=20
[[IFR_CF]]
Bits=21
[[IFR_LF]]
Bits=22
[[IFR_SF]]
Bits=23
[[IFR_XF_OK]]
Bits=24
[[IFR_XF_ERR]]
Bits=25
[[IFR_UNDF]]
Bits=26
[[IFR_LC]]
Bits=27
[[IFR_CRS_LOST]]
Bits=28
[[IFR_MDIO_INT]]
Bits=30
[[IFR_MII_RDY]]
Bits=31
[ETH1_MDIO]
Addr=0x30000024
Size=4
[[MDIO_CTRL_RG_A]]
Bits=4..0
[[MDIO_CTRL_DIV]]
Bits=7..5
[[MDIO_CTRL_PHYA]]
Bits=12..8
[[MDIO_CTRL_OP]]
Bits=13
[[MDIO_CTRL_PRE_EN]]
Bits=14
[[MDIO_CTRL_RDY]]
Bits=15
[[MDIO_DATA]]
Bits=31..16
[ETH1_RHead_XTail]
Addr=0x30000028
Size=4
[[RHead]]
Bits=15..0
[[XTail]]
Bits=31..16
[ETH1_RTail_XHead]
Addr=0x3000002C
Size=4
[[RTail]]
Bits=15..0
[[XHead]]
Bits=31..16
[ETH1_STAT]
Addr=0x30000030
Size=4
[[R_EMPTY]]
Bits=0
[[R_AEMPTY]]
Bits=1
[[R_HALF]]
Bits=2
[[R_AFULL]]
Bits=3
[[R_FULL]]
Bits=4
[[R_COUNT]]
Bits=7..5
[[X_EMPTY]]
Bits=8
[[X_AEMPTY]]
Bits=9
[[X_HALF]]
Bits=10
[[X_AFULL]]
Bits=11
[[X_FULL]]
Bits=12
[ETH1_PHY]
Addr=0x30000034
Size=4
[[nRST]]
Bits=0
[[MODE]]
Bits=3..1
[[FX_EN]]
Bits=7
[[MDI]]
Bits=8
[[MDIO_SEL]]
Bits=9
[[MDC]]
Bits=10
[[PHYADDR]]
Bits=15..11
[[LED0]]
Bits=16
[[LED1]]
Bits=17
[[LED2]]
Bits=18
[[LED3]]
Bits=19
[[READY]]
Bits=20
[[CRS]]
Bits=21
[[COL]]
Bits=23..22
[[FX_VALID]]
Bits=24
[[MD0]]
Bits=25
[[MDINT]]
Bits=26
[ETH2_Dilimeter]
Addr=0x34000000
Size=4
[[Dilimeter]]
Bits=15..0
[[MAC_T]]
Bits=31..16
[ETH2_MAC]
Addr=0x34000004
Size=4
[[MAC_M]]
Bits=15..0
[[MAC_H]]
Bits=31..16
[ETH2_HASH01]
Addr=0x34000008
Size=4
[[HASH0]]
Bits=15..0
[[HASH1]]
Bits=31..16
[ETH2_HASH23]
Addr=0x3400000C
Size=4
[[HASH2]]
Bits=15..0
[[HASH3]]
Bits=31..16
[ETH2_IPG_PSC]
Addr=0x34000010
Size=4
[[IPG]]
Bits=15..0
[[PSC]]
Bits=31..16
[ETH2_BAG_JitterWnd]
Addr=0x34000014
Size=4
[[BAG]]
Bits=15..0
[[JitterWnd]]
Bits=31..16
[ETH2_RCFG_XCFG]
Addr=0x34000018
Size=4
[[R_MCA_EN]]
Bits=0
[[R_BCA_EN]]
Bits=1
[[R_UCA_EN]]
Bits=2
[[R_AC_EN]]
Bits=3
[[R_EF_EN]]
Bits=4
[[R_CF_EN]]
Bits=5
[[R_LF_EN]]
Bits=6
[[R_SF_EN]]
Bits=7
[[R_EVENT_MODE]]
Bits=10..8
[[R_MSB1st]]
Bits=12
[[R_BE]]
Bits=13
[[R_EN]]
Bits=15
[[X_RtryCnt]]
Bits=19..16
[[X_IPG_EN]]
Bits=20
[[X_CRC_EN]]
Bits=21
[[X_PRE_EN]]
Bits=22
[[X_PAD_EN]]
Bits=23
[[X_EVENT_MODE]]
Bits=26..24
[[X_MSB1st]]
Bits=28
[[X_BE]]
Bits=29
[[X_EN]]
Bits=31
[ETH2_GCFG]
Addr=0x3400001C
Size=4
[[ColWnd]]
Bits=6..0
[[PAUSE_EN]]
Bits=7
[[DTRM_EN]]
Bits=8
[[HD_EN]]
Bits=9
[[EXT_EN]]
Bits=10
[[BUFF_MODE]]
Bits=13..11
[[RCLR_EN]]
Bits=14
[[XRST]]
Bits=16
[[RRST]]
Bits=17
[[DLB]]
Bits=18
[[DBG_RF_EN]]
Bits=27
[[DBG_XF_EN]]
Bits=28
[[DBG_MODE]]
Bits=31..29
[ETH2_IMR_IFR]
Addr=0x34000020
Size=4
[[IMR_RF_OK]]
Bits=0
[[IMR_MISSED_F]]
Bits=1
[[IMR_OVF]]
Bits=2
[[IMR_SMB_ERR]]
Bits=3
[[IMR_CRC_ERR]]
Bits=4
[[IMR_CF]]
Bits=5
[[IMR_LF]]
Bits=6
[[IMR_SF]]
Bits=7
[[IMR_XF_OK]]
Bits=8
[[IMR_XF_ERR]]
Bits=9
[[IMR_UNDF]]
Bits=10
[[IMR_LC]]
Bits=11
[[IMR_CRS_LOST]]
Bits=12
[[IMR_MDIO_INT]]
Bits=14
[[IMR_MII_RDY]]
Bits=15
[[IFR_RF_OK]]
Bits=16
[[IFR_MISSED_F]]
Bits=17
[[IFR_OVF]]
Bits=18
[[IFR_SMB_ERR]]
Bits=19
[[IFR_CRC_ERR]]
Bits=20
[[IFR_CF]]
Bits=21
[[IFR_LF]]
Bits=22
[[IFR_SF]]
Bits=23
[[IFR_XF_OK]]
Bits=24
[[IFR_XF_ERR]]
Bits=25
[[IFR_UNDF]]
Bits=26
[[IFR_LC]]
Bits=27
[[IFR_CRS_LOST]]
Bits=28
[[IFR_MDIO_INT]]
Bits=30
[[IFR_MII_RDY]]
Bits=31
[ETH2_MDIO]
Addr=0x34000024
Size=4
[[MDIO_CTRL_RG_A]]
Bits=4..0
[[MDIO_CTRL_DIV]]
Bits=7..5
[[MDIO_CTRL_PHYA]]
Bits=12..8
[[MDIO_CTRL_OP]]
Bits=13
[[MDIO_CTRL_PRE_EN]]
Bits=14
[[MDIO_CTRL_RDY]]
Bits=15
[[MDIO_DATA]]
Bits=31..16
[ETH2_RHead_XTail]
Addr=0x34000028
Size=4
[[RHead]]
Bits=15..0
[[XTail]]
Bits=31..16
[ETH2_RTail_XHead]
Addr=0x3400002C
Size=4
[[RTail]]
Bits=15..0
[[XHead]]
Bits=31..16
[ETH2_STAT]
Addr=0x34000030
Size=4
[[R_EMPTY]]
Bits=0
[[R_AEMPTY]]
Bits=1
[[R_HALF]]
Bits=2
[[R_AFULL]]
Bits=3
[[R_FULL]]
Bits=4
[[R_COUNT]]
Bits=7..5
[[X_EMPTY]]
Bits=8
[[X_AEMPTY]]
Bits=9
[[X_HALF]]
Bits=10
[[X_AFULL]]
Bits=11
[[X_FULL]]
Bits=12
[ETH2_PHY]
Addr=0x34000034
Size=4
[[nRST]]
Bits=0
[[MODE]]
Bits=3..1
[[FX_EN]]
Bits=7
[[MDI]]
Bits=8
[[MDIO_SEL]]
Bits=9
[[MDC]]
Bits=10
[[PHYADDR]]
Bits=15..11
[[LED0]]
Bits=16
[[LED1]]
Bits=17
[[LED2]]
Bits=18
[[LED3]]
Bits=19
[[READY]]
Bits=20
[[CRS]]
Bits=21
[[COL]]
Bits=23..22
[[FX_VALID]]
Bits=24
[[MD0]]
Bits=25
[[MDINT]]
Bits=26
[ICTR]
Addr=0xE000E004
Size=4
[[INTLINESNUM]]
Bits=3..0
[ACTLR]
Addr=0xE000E008
Size=4
[STCSR]
Addr=0xE000E010
Size=4
[[ENABLE]]
Bits=0
[[TICKINT]]
Bits=1
[[CLKSOURCE]]
Bits=2
[[COUNTFLAG]]
Bits=16
[STRVR]
Addr=0xE000E014
Size=4
[[RELOAD]]
Bits=23..0
[STCVR]
Addr=0xE000E018
Size=4
[STCR]
Addr=0xE000E01C
Size=4
[[TENMS]]
Bits=23..0
[[SKEW]]
Bits=30
[[NOREF]]
Bits=31
[ISER00]
Addr=0xE000E100
Size=4
[ISER01]
Addr=0xE000E104
Size=4
[ISER02]
Addr=0xE000E108
Size=4
[ISER03]
Addr=0xE000E10C
Size=4
[ISER04]
Addr=0xE000E110
Size=4
[ISER05]
Addr=0xE000E114
Size=4
[ISER06]
Addr=0xE000E118
Size=4
[ISER07]
Addr=0xE000E11C
Size=4
[ISER08]
Addr=0xE000E120
Size=4
[ISER09]
Addr=0xE000E124
Size=4
[ISER10]
Addr=0xE000E128
Size=4
[ISER11]
Addr=0xE000E12C
Size=4
[ISER12]
Addr=0xE000E130
Size=4
[ISER13]
Addr=0xE000E134
Size=4
[ISER14]
Addr=0xE000E138
Size=4
[ISER15]
Addr=0xE000E13C
Size=4
[ISER16]
Addr=0xE000E140
Size=4
[ISER17]
Addr=0xE000E144
Size=4
[ISER18]
Addr=0xE000E148
Size=4
[ISER19]
Addr=0xE000E14C
Size=4
[ISER20]
Addr=0xE000E150
Size=4
[ISER21]
Addr=0xE000E154
Size=4
[ISER22]
Addr=0xE000E158
Size=4
[ISER23]
Addr=0xE000E15C
Size=4
[ISER24]
Addr=0xE000E160
Size=4
[ISER25]
Addr=0xE000E164
Size=4
[ISER26]
Addr=0xE000E168
Size=4
[ISER27]
Addr=0xE000E16C
Size=4
[ISER28]
Addr=0xE000E170
Size=4
[ISER29]
Addr=0xE000E174
Size=4
[ISER30]
Addr=0xE000E178
Size=4
[ISER31]
Addr=0xE000E17C
Size=4
[ICER00]
Addr=0xE000E180
Size=4
[ICER01]
Addr=0xE000E184
Size=4
[ICER02]
Addr=0xE000E188
Size=4
[ICER03]
Addr=0xE000E18C
Size=4
[ICER04]
Addr=0xE000E190
Size=4
[ICER05]
Addr=0xE000E194
Size=4
[ICER06]
Addr=0xE000E198
Size=4
[ICER07]
Addr=0xE000E19C
Size=4
[ICER08]
Addr=0xE000E1A0
Size=4
[ICER09]
Addr=0xE000E1A4
Size=4
[ICER10]
Addr=0xE000E1A8
Size=4
[ICER11]
Addr=0xE000E1AC
Size=4
[ICER12]
Addr=0xE000E1B0
Size=4
[ICER13]
Addr=0xE000E1B4
Size=4
[ICER14]
Addr=0xE000E1B8
Size=4
[ICER15]
Addr=0xE000E1BC
Size=4
[ICER16]
Addr=0xE000E1C0
Size=4
[ICER17]
Addr=0xE000E1C4
Size=4
[ICER18]
Addr=0xE000E1C8
Size=4
[ICER19]
Addr=0xE000E1CC
Size=4
[ICER20]
Addr=0xE000E1D0
Size=4
[ICER21]
Addr=0xE000E1D4
Size=4
[ICER22]
Addr=0xE000E1D8
Size=4
[ICER23]
Addr=0xE000E1DC
Size=4
[ICER24]
Addr=0xE000E1E0
Size=4
[ICER25]
Addr=0xE000E1E4
Size=4
[ICER26]
Addr=0xE000E1E8
Size=4
[ICER27]
Addr=0xE000E1EC
Size=4
[ICER28]
Addr=0xE000E1F0
Size=4
[ICER29]
Addr=0xE000E1F4
Size=4
[ICER30]
Addr=0xE000E1F8
Size=4
[ICER31]
Addr=0xE000E1FC
Size=4
[ISPR00]
Addr=0xE000E200
Size=4
[ISPR01]
Addr=0xE000E204
Size=4
[ISPR02]
Addr=0xE000E208
Size=4
[ISPR03]
Addr=0xE000E20C
Size=4
[ISPR04]
Addr=0xE000E210
Size=4
[ISPR05]
Addr=0xE000E214
Size=4
[ISPR06]
Addr=0xE000E218
Size=4
[ISPR07]
Addr=0xE000E21C
Size=4
[ISPR08]
Addr=0xE000E220
Size=4
[ISPR09]
Addr=0xE000E224
Size=4
[ISPR10]
Addr=0xE000E228
Size=4
[ISPR11]
Addr=0xE000E22C
Size=4
[ISPR12]
Addr=0xE000E230
Size=4
[ISPR13]
Addr=0xE000E234
Size=4
[ISPR14]
Addr=0xE000E238
Size=4
[ISPR15]
Addr=0xE000E23C
Size=4
[ISPR16]
Addr=0xE000E240
Size=4
[ISPR17]
Addr=0xE000E244
Size=4
[ISPR18]
Addr=0xE000E248
Size=4
[ISPR19]
Addr=0xE000E24C
Size=4
[ISPR20]
Addr=0xE000E250
Size=4
[ISPR21]
Addr=0xE000E254
Size=4
[ISPR22]
Addr=0xE000E258
Size=4
[ISPR23]
Addr=0xE000E25C
Size=4
[ISPR24]
Addr=0xE000E260
Size=4
[ISPR25]
Addr=0xE000E264
Size=4
[ISPR26]
Addr=0xE000E268
Size=4
[ISPR27]
Addr=0xE000E26C
Size=4
[ISPR28]
Addr=0xE000E270
Size=4
[ISPR29]
Addr=0xE000E274
Size=4
[ISPR30]
Addr=0xE000E278
Size=4
[ISPR31]
Addr=0xE000E27C
Size=4
[ICPR00]
Addr=0xE000E280
Size=4
[ICPR01]
Addr=0xE000E284
Size=4
[ICPR02]
Addr=0xE000E288
Size=4
[ICPR03]
Addr=0xE000E28C
Size=4
[ICPR04]
Addr=0xE000E290
Size=4
[ICPR05]
Addr=0xE000E294
Size=4
[ICPR06]
Addr=0xE000E298
Size=4
[ICPR07]
Addr=0xE000E29C
Size=4
[ICPR08]
Addr=0xE000E2A0
Size=4
[ICPR09]
Addr=0xE000E2A4
Size=4
[ICPR10]
Addr=0xE000E2A8
Size=4
[ICPR11]
Addr=0xE000E2AC
Size=4
[ICPR12]
Addr=0xE000E2B0
Size=4
[ICPR13]
Addr=0xE000E2B4
Size=4
[ICPR14]
Addr=0xE000E2B8
Size=4
[ICPR15]
Addr=0xE000E2BC
Size=4
[ICPR16]
Addr=0xE000E2C0
Size=4
[ICPR17]
Addr=0xE000E2C4
Size=4
[ICPR18]
Addr=0xE000E2C8
Size=4
[ICPR19]
Addr=0xE000E2CC
Size=4
[ICPR20]
Addr=0xE000E2D0
Size=4
[ICPR21]
Addr=0xE000E2D4
Size=4
[ICPR22]
Addr=0xE000E2D8
Size=4
[ICPR23]
Addr=0xE000E2DC
Size=4
[ICPR24]
Addr=0xE000E2E0
Size=4
[ICPR25]
Addr=0xE000E2E4
Size=4
[ICPR26]
Addr=0xE000E2E8
Size=4
[ICPR27]
Addr=0xE000E2EC
Size=4
[ICPR28]
Addr=0xE000E2F0
Size=4
[ICPR29]
Addr=0xE000E2F4
Size=4
[ICPR30]
Addr=0xE000E2F8
Size=4
[ICPR31]
Addr=0xE000E2FC
Size=4
[IABR00]
Addr=0xE000E300
Size=4
[IABR01]
Addr=0xE000E304
Size=4
[IABR02]
Addr=0xE000E308
Size=4
[IABR03]
Addr=0xE000E30C
Size=4
[IABR04]
Addr=0xE000E310
Size=4
[IABR05]
Addr=0xE000E314
Size=4
[IABR06]
Addr=0xE000E318
Size=4
[IABR07]
Addr=0xE000E31C
Size=4
[IABR08]
Addr=0xE000E320
Size=4
[IABR09]
Addr=0xE000E324
Size=4
[IABR10]
Addr=0xE000E328
Size=4
[IABR11]
Addr=0xE000E32C
Size=4
[IABR12]
Addr=0xE000E330
Size=4
[IABR13]
Addr=0xE000E334
Size=4
[IABR14]
Addr=0xE000E338
Size=4
[IABR15]
Addr=0xE000E33C
Size=4
[IABR16]
Addr=0xE000E340
Size=4
[IABR17]
Addr=0xE000E344
Size=4
[IABR18]
Addr=0xE000E348
Size=4
[IABR19]
Addr=0xE000E34C
Size=4
[IABR20]
Addr=0xE000E350
Size=4
[IABR21]
Addr=0xE000E354
Size=4
[IABR22]
Addr=0xE000E358
Size=4
[IABR23]
Addr=0xE000E35C
Size=4
[IABR24]
Addr=0xE000E360
Size=4
[IABR25]
Addr=0xE000E364
Size=4
[IABR26]
Addr=0xE000E368
Size=4
[IABR27]
Addr=0xE000E36C
Size=4
[IABR28]
Addr=0xE000E370
Size=4
[IABR29]
Addr=0xE000E374
Size=4
[IABR30]
Addr=0xE000E378
Size=4
[IABR31]
Addr=0xE000E37C
Size=4
[IPR00]
Addr=0xE000E400
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR01]
Addr=0xE000E404
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR02]
Addr=0xE000E408
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR03]
Addr=0xE000E40C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR04]
Addr=0xE000E410
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR05]
Addr=0xE000E414
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR06]
Addr=0xE000E418
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR07]
Addr=0xE000E41C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR08]
Addr=0xE000E420
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR09]
Addr=0xE000E424
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR10]
Addr=0xE000E428
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR11]
Addr=0xE000E42C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR12]
Addr=0xE000E430
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR13]
Addr=0xE000E434
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR14]
Addr=0xE000E438
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR15]
Addr=0xE000E43C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR16]
Addr=0xE000E440
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR17]
Addr=0xE000E444
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR18]
Addr=0xE000E448
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR19]
Addr=0xE000E44C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR20]
Addr=0xE000E450
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR21]
Addr=0xE000E454
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR22]
Addr=0xE000E458
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR23]
Addr=0xE000E45C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR24]
Addr=0xE000E460
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR25]
Addr=0xE000E464
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR26]
Addr=0xE000E468
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR27]
Addr=0xE000E46C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR28]
Addr=0xE000E470
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR29]
Addr=0xE000E474
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR30]
Addr=0xE000E478
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[IPR31]
Addr=0xE000E47C
Size=4
[[PRI_N]]
Bits=7..0
[[PRI_N1]]
Bits=15..8
[[PRI_N2]]
Bits=23..16
[[PRI_N3]]
Bits=31..24
[CPUID]
Addr=0xE000ED00
Size=4
[[REVISION]]
Bits=3..0
[[PARTNO]]
Bits=15..4
[[Const_0xF]]
Bits=19..16
[[VARIANT]]
Bits=23..20
[[IMPLEMENTER]]
Bits=31..24
[ICSR]
Addr=0xE000ED04
Size=4
[[VECTACTIVE]]
Bits=8..0
[[RETTOBASE]]
Bits=11
[[VECTPENDING]]
Bits=20..12
[[ISRPENDING]]
Bits=22
[[ISRPREEMPT]]
Bits=23
[[PENDSTCLR]]
Bits=25
[[PENDSTSET]]
Bits=26
[[PENDSVCLR]]
Bits=27
[[PENDSVSET]]
Bits=28
[[NMIPENDSET]]
Bits=31
[VTOR]
Addr=0xE000ED08
Size=4
[[TBLOFF]]
Bits=28..7
[[TBLBASE]]
Bits=29
[AIRCR]
Addr=0xE000ED0C
Size=4
[[VECTRESET]]
Bits=0
[[VECTCLRACTIVE]]
Bits=1
[[SYSRESETREQ]]
Bits=2
[[PRIGROUP]]
Bits=10..8
[[ENDIANESS]]
Bits=15
[[VECTKEYSTAT]]
Bits=31..16
[SCR]
Addr=0xE000ED10
Size=4
[[SLEEPONEXIT]]
Bits=1
[[SLEEPDEEP]]
Bits=2
[[SEVONPEND]]
Bits=4
[CCR]
Addr=0xE000ED14
Size=4
[[NONBASETHRDENA]]
Bits=0
[[USERSETMPEND]]
Bits=1
[[UNALIGN_TRP]]
Bits=3
[[DIV_0_TRP]]
Bits=4
[[BFHFNMIGN]]
Bits=8
[[STKALIGN]]
Bits=9
[SHPR1]
Addr=0xE000ED18
Size=4
[[PRI_4]]
Bits=7..0
[[PRI_5]]
Bits=15..8
[[PRI_6]]
Bits=23..16
[[PRI_7]]
Bits=31..24
[SHPR2]
Addr=0xE000ED1C
Size=4
[[PRI_8]]
Bits=7..0
[[PRI_9]]
Bits=15..8
[[PRI_10]]
Bits=23..16
[[PRI_11]]
Bits=31..24
[SHPR3]
Addr=0xE000ED20
Size=4
[[PRI_12]]
Bits=7..0
[[PRI_13]]
Bits=15..8
[[PRI_14]]
Bits=23..16
[[PRI_15]]
Bits=31..24
[SHCSR]
Addr=0xE000ED24
Size=4
[[MEMFAULTACT]]
Bits=0
[[BUSFAULTACT]]
Bits=1
[[USGFAULTACT]]
Bits=3
[[SVCALLACT]]
Bits=7
[[MONITORACT]]
Bits=8
[[PENDSVACT]]
Bits=10
[[SYSTICKACT]]
Bits=11
[[USGFAULTPENDED]]
Bits=12
[[MEMFAULTPENDED]]
Bits=13
[[BUSFAULTPENDED]]
Bits=14
[[SVCALLPENDED]]
Bits=15
[[MEMFAULTENA]]
Bits=16
[[BUSFAULTENA]]
Bits=17
[[USGFAULTENA]]
Bits=18
[CFSR]
Addr=0xE000ED28
Size=4
[[IACCVIOL]]
Bits=0
[[DACCVIOL]]
Bits=1
[[MUNSTKERR]]
Bits=3
[[MSTKERR]]
Bits=4
[[MMARVALID]]
Bits=7
[[IBUSERR]]
Bits=8
[[PRECISERR]]
Bits=9
[[IMPRECISERR]]
Bits=10
[[UNSTKERR]]
Bits=11
[[STKERR]]
Bits=12
[[BFARVALID]]
Bits=15
[[UNDEFINSTR]]
Bits=16
[[INVSTATE]]
Bits=17
[[INVPC]]
Bits=18
[[NOCP]]
Bits=19
[[UNALIGNED]]
Bits=24
[[DIVBYZERO]]
Bits=25
[HFSR]
Addr=0xE000ED2C
Size=4
[[VECTTBL]]
Bits=1
[[FORCED]]
Bits=30
[[DEBUGEVT]]
Bits=31
[MMAR]
Addr=0xE000ED34
Size=4
[BFAR]
Addr=0xE000ED38
Size=4
[CAR]
Addr=0xE000ED88
Size=4
[STIR]
Addr=0xE000EF00
Size=4
[[INTID]]
Bits=9..0
[COREPERIPHERALS_root]
Name=Core peripherals
Category=1
VisibleOnTop=1
Link00=NVIC_group;SYSTICK_group;SYS_group
[NVIC_group]
Name=NVIC
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=ISER00;ISER01;ISER02;ISER03;ISER04
Link01=ISER05;ISER06;ISER07;ISER08;ISER09
Link02=ISER10;ISER11;ISER12;ISER13;ISER14
Link03=ISER15;ISER16;ISER17;ISER18;ISER19
Link04=ISER20;ISER21;ISER22;ISER23;ISER24
Link05=ISER25;ISER26;ISER27;ISER28;ISER29
Link06=ISER30;ISER31;ICER00;ICER01;ICER02
Link07=ICER03;ICER04;ICER05;ICER06;ICER07
Link08=ICER08;ICER09;ICER10;ICER11;ICER12
Link09=ICER13;ICER14;ICER15;ICER16;ICER17
Link10=ICER18;ICER19;ICER20;ICER21;ICER22
Link11=ICER23;ICER24;ICER25;ICER26;ICER27
Link12=ICER28;ICER29;ICER30;ICER31;ISPR00
Link13=ISPR01;ISPR02;ISPR03;ISPR04;ISPR05
Link14=ISPR06;ISPR07;ISPR08;ISPR09;ISPR10
Link15=ISPR11;ISPR12;ISPR13;ISPR14;ISPR15
Link16=ISPR16;ISPR17;ISPR18;ISPR19;ISPR20
Link17=ISPR21;ISPR22;ISPR23;ISPR24;ISPR25
Link18=ISPR26;ISPR27;ISPR28;ISPR29;ISPR30
Link19=ISPR31;ICPR00;ICPR01;ICPR02;ICPR03
Link20=ICPR04;ICPR05;ICPR06;ICPR07;ICPR08
Link21=ICPR09;ICPR10;ICPR11;ICPR12;ICPR13
Link22=ICPR14;ICPR15;ICPR16;ICPR17;ICPR18
Link23=ICPR19;ICPR20;ICPR21;ICPR22;ICPR23
Link24=ICPR24;ICPR25;ICPR26;ICPR27;ICPR28
Link25=ICPR29;ICPR30;ICPR31;IABR00;IABR01
Link26=IABR02;IABR03;IABR04;IABR05;IABR06
Link27=IABR07;IABR08;IABR09;IABR10;IABR11
Link28=IABR12;IABR13;IABR14;IABR15;IABR16
Link29=IABR17;IABR18;IABR19;IABR20;IABR21
Link30=IABR22;IABR23;IABR24;IABR25;IABR26
Link31=IABR27;IABR28;IABR29;IABR30;IABR31
Link32=IPR00;IPR01;IPR02;IPR03;IPR04
Link33=IPR05;IPR06;IPR07;IPR08;IPR09
Link34=IPR10;IPR11;IPR12;IPR13;IPR14
Link35=IPR15;IPR16;IPR17;IPR18;IPR19
Link36=IPR20;IPR21;IPR22;IPR23;IPR24
Link37=IPR25;IPR26;IPR27;IPR28;IPR29
Link38=IPR30;IPR31;ICSR;VTOR;AIRCR
Link39=STIR
[SYSTICK_group]
Name=SysTick
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=STCSR;STRVR;STCVR;STCR
[SYS_group]
Name=All Registers
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=ICTR;ACTLR;STCSR;STRVR;STCVR
Link01=STCR;ISER00;ISER01;ISER02;ISER03
Link02=ISER04;ISER05;ISER06;ISER07;ISER08
Link03=ISER09;ISER10;ISER11;ISER12;ISER13
Link04=ISER14;ISER15;ISER16;ISER17;ISER18
Link05=ISER19;ISER20;ISER21;ISER22;ISER23
Link06=ISER24;ISER25;ISER26;ISER27;ISER28
Link07=ISER29;ISER30;ISER31;ICER00;ICER01
Link08=ICER02;ICER03;ICER04;ICER05;ICER06
Link09=ICER07;ICER08;ICER09;ICER10;ICER11
Link10=ICER12;ICER13;ICER14;ICER15;ICER16
Link11=ICER17;ICER18;ICER19;ICER20;ICER21
Link12=ICER22;ICER23;ICER24;ICER25;ICER26
Link13=ICER27;ICER28;ICER29;ICER30;ICER31
Link14=ISPR00;ISPR01;ISPR02;ISPR03;ISPR04
Link15=ISPR05;ISPR06;ISPR07;ISPR08;ISPR09
Link16=ISPR10;ISPR11;ISPR12;ISPR13;ISPR14
Link17=ISPR15;ISPR16;ISPR17;ISPR18;ISPR19
Link18=ISPR20;ISPR21;ISPR22;ISPR23;ISPR24
Link19=ISPR25;ISPR26;ISPR27;ISPR28;ISPR29
Link20=ISPR30;ISPR31;ICPR00;ICPR01;ICPR02
Link21=ICPR03;ICPR04;ICPR05;ICPR06;ICPR07
Link22=ICPR08;ICPR09;ICPR10;ICPR11;ICPR12
Link23=ICPR13;ICPR14;ICPR15;ICPR16;ICPR17
Link24=ICPR18;ICPR19;ICPR20;ICPR21;ICPR22
Link25=ICPR23;ICPR24;ICPR25;ICPR26;ICPR27
Link26=ICPR28;ICPR29;ICPR30;ICPR31;IABR00
Link27=IABR01;IABR02;IABR03;IABR04;IABR05
Link28=IABR06;IABR07;IABR08;IABR09;IABR10
Link29=IABR11;IABR12;IABR13;IABR14;IABR15
Link30=IABR16;IABR17;IABR18;IABR19;IABR20
Link31=IABR21;IABR22;IABR23;IABR24;IABR25
Link32=IABR26;IABR27;IABR28;IABR29;IABR30
Link33=IABR31;IPR00;IPR01;IPR02;IPR03
Link34=IPR04;IPR05;IPR06;IPR07;IPR08
Link35=IPR09;IPR10;IPR11;IPR12;IPR13
Link36=IPR14;IPR15;IPR16;IPR17;IPR18
Link37=IPR19;IPR20;IPR21;IPR22;IPR23
Link38=IPR24;IPR25;IPR26;IPR27;IPR28
Link39=IPR29;IPR30;IPR31;CPUID;ICSR
Link40=VTOR;AIRCR;SCR;CCR;SHPR1
Link41=SHPR2;SHPR3;SHCSR;CFSR;HFSR
Link42=MMAR;BFAR;CAR;STIR
[POWERANDCLOCKCONTROL_root]
Name=Power and Clock control
Category=1
VisibleOnTop=1
Link00=POWER_group;RST_CLK_group
[POWER_group]
Name=POWER
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PVDCS
[RST_CLK_group]
Name=RST_CLK
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=CLOCK_STATUS;PLL_CONTROL;HS_CONTROL;CPU_CLOCK;USB_CLOCK
Link01=ADC_MCO_CLOCK;RTC_CLOCK;PER_CLOCK;CAN_CLOCK;TIM_CLOCK
Link02=UART_CLOCK;SSP_CLOCK;ETH_CLOCK
[BKPANDRTC_root]
Name=BKP and RTC
Category=1
VisibleOnTop=1
Link00=BKP_REG_00;BKP_REG_01;BKP_REG_02;BKP_REG_03;BKP_REG_04
Link01=BKP_REG_05;BKP_REG_06;BKP_REG_07;BKP_REG_08;BKP_REG_09
Link02=BKP_REG_0A;BKP_REG_0B;BKP_REG_0C;BKP_REG_0D;BKP_REG_0E
Link03=BKP_REG_0F;RTC_CNT;RTC_DIV;RTC_PRL;RTC_ALRM
Link04=RTC_CS
[GPIO_root]
Name=GPIO
Category=1
VisibleOnTop=1
Link00=PORTA_group;PORTB_group;PORTC_group;PORTD_group;PORTE_group
Link01=PORTF_group;PORTG_group;PORTH_group;PORTI_group
[PORTA_group]
Name=PORTA
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTA_RXTX;PORTA_OE;PORTA_FUNC;PORTA_ANALOG;PORTA_PULL
Link01=PORTA_PD;PORTA_PWR;PORTA_GFEN
[PORTB_group]
Name=PORTB
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTB_RXTX;PORTB_OE;PORTB_FUNC;PORTB_ANALOG;PORTB_PULL
Link01=PORTB_PD;PORTB_PWR;PORTB_GFEN
[PORTC_group]
Name=PORTC
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTC_RXTX;PORTC_OE;PORTC_FUNC;PORTC_ANALOG;PORTC_PULL
Link01=PORTC_PD;PORTC_PWR;PORTC_GFEN
[PORTD_group]
Name=PORTD
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTD_RXTX;PORTD_OE;PORTD_FUNC;PORTD_ANALOG;PORTD_PULL
Link01=PORTD_PD;PORTD_PWR;PORTD_GFEN
[PORTE_group]
Name=PORTE
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTE_RXTX;PORTE_OE;PORTE_FUNC;PORTE_ANALOG;PORTE_PULL
Link01=PORTE_PD;PORTE_PWR;PORTE_GFEN
[PORTF_group]
Name=PORTF
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTF_RXTX;PORTF_OE;PORTF_FUNC;PORTF_ANALOG;PORTF_PULL
Link01=PORTF_PD;PORTF_PWR;PORTF_GFEN
[PORTG_group]
Name=PORTG
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTG_RXTX;PORTG_OE;PORTG_FUNC;PORTG_ANALOG;PORTG_PULL
Link01=PORTG_PD;PORTG_PWR;PORTG_GFEN
[PORTH_group]
Name=PORTH
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTH_RXTX;PORTH_OE;PORTH_FUNC;PORTH_ANALOG;PORTH_PULL
Link01=PORTH_PD;PORTH_PWR;PORTH_GFEN
[PORTI_group]
Name=PORTI
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=PORTI_RXTX;PORTI_OE;PORTI_FUNC;PORTI_ANALOG;PORTI_PULL
Link01=PORTI_PD;PORTI_PWR;PORTI_GFEN
[LED_root]
Name=LED
Category=1
VisibleOnTop=1
Link00=CR;Jark;DIVR;SR
[KEYPAD_root]
Name=KEYPAD
Category=1
VisibleOnTop=1
Link00=SR;CR;DR;SWR1;SWR2
Link01=SWR3;SWR4
[DMACONTROLLERS_root]
Name=DMA Controllers
Category=1
VisibleOnTop=1
Link00=DMA_STATUS;DMA_CFG;CTRL_BASE_PTR;ALT_CTRL_BASE_PTR;DMA_WAITONREQ_STATUS
Link01=CHNL_SW_REQUEST;CHNL_USEBURST_SET;CHNL_USEBURST_CLR;CHNL_REQ_MASK_SET;CHNL_REQ_MASK_CLR
Link02=CHNL_ENABLE_SET;CHNL_ENABLE_CLR;CHNL_PRI_ALT_SET;CHNL_PRI_ALT_CLR;CHNL_PRIORITY_SET
Link03=CHNL_PRIORITY_CLR;ERR_CLR
[TIMERS_root]
Name=Timers
Category=1
VisibleOnTop=1
Link00=TIMER1_group;TIMER2_group;TIMER3_group;TIMER4_group
[TIMER1_group]
Name=TIMER1
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=TIM1_CNT;TIM1_PSG;TIM1_ARR;TIM1_CNTRL;TIM1_CCR1
Link01=TIM1_CCR2;TIM1_CCR3;TIM1_CCR4;TIM1_CH1_CNTRL;TIM1_CH2_CNTRL
Link02=TIM1_CH3_CNTRL;TIM1_CH4_CNTRL;TIM1_CH1_CNTRL1;TIM1_CH2_CNTRL1;TIM1_CH3_CNTRL1
Link03=TIM1_CH4_CNTRL1;TIM1_CH1_DTG;TIM1_CH2_DTG;TIM1_CH3_DTG;TIM1_CH4_DTG
Link04=TIM1_BRKETR_CNTRL;TIM1_STATUS;TIM1_IE;TIM1_DMA_RE;TIM1_CH1_CNTRL2
Link05=TIM1_CH2_CNTRL2;TIM1_CH3_CNTRL2;TIM1_CH4_CNTRL2;TIM1_CCR11;TIM1_CCR21
Link06=TIM1_CCR31;TIM1_CCR41;TIMER1_DMA_RE1;TIMER1_DMA_RE2;TIMER1_DMA_RE3
Link07=TIMER1_DMA_RE4
[TIMER2_group]
Name=TIMER2
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=TIM2_CNT;TIM2_PSG;TIM2_ARR;TIM2_CNTRL;TIM2_CCR1
Link01=TIM2_CCR2;TIM2_CCR3;TIM2_CCR4;TIM2_CH1_CNTRL;TIM2_CH2_CNTRL
Link02=TIM2_CH3_CNTRL;TIM2_CH4_CNTRL;TIM2_CH1_CNTRL1;TIM2_CH2_CNTRL1;TIM2_CH3_CNTRL1
Link03=TIM2_CH4_CNTRL1;TIM2_CH1_DTG;TIM2_CH2_DTG;TIM2_CH3_DTG;TIM2_CH4_DTG
Link04=TIM2_BRKETR_CNTRL;TIM2_STATUS;TIM2_IE;TIM2_DMA_RE;TIM2_CH1_CNTRL2
Link05=TIM2_CH2_CNTRL2;TIM2_CH3_CNTRL2;TIM2_CH4_CNTRL2;TIM2_CCR11;TIM2_CCR21
Link06=TIM2_CCR31;TIM2_CCR41;TIMER2_DMA_RE1;TIMER2_DMA_RE2;TIMER2_DMA_RE3
Link07=TIMER2_DMA_RE4
[TIMER3_group]
Name=TIMER3
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=TIM3_CNT;TIM3_PSG;TIM3_ARR;TIM3_CNTRL;TIM3_CCR1
Link01=TIM3_CCR2;TIM3_CCR3;TIM3_CCR4;TIM3_CH1_CNTRL;TIM3_CH2_CNTRL
Link02=TIM3_CH3_CNTRL;TIM3_CH4_CNTRL;TIM3_CH1_CNTRL1;TIM3_CH2_CNTRL1;TIM3_CH3_CNTRL1
Link03=TIM3_CH4_CNTRL1;TIM3_CH1_DTG;TIM3_CH2_DTG;TIM3_CH3_DTG;TIM3_CH4_DTG
Link04=TIM3_BRKETR_CNTRL;TIM3_STATUS;TIM3_IE;TIM3_DMA_RE;TIM3_CH1_CNTRL2
Link05=TIM3_CH2_CNTRL2;TIM3_CH3_CNTRL2;TIM3_CH4_CNTRL2;TIM3_CCR11;TIM3_CCR21
Link06=TIM3_CCR31;TIM3_CCR41;TIMER3_DMA_RE1;TIMER3_DMA_RE2;TIMER3_DMA_RE3
Link07=TIMER3_DMA_RE4
[TIMER4_group]
Name=TIMER4
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=TIM4_CNT;TIM4_PSG;TIM4_ARR;TIM4_CNTRL;TIM4_CCR1
Link01=TIM4_CCR2;TIM4_CCR3;TIM4_CCR4;TIM4_CH1_CNTRL;TIM4_CH2_CNTRL
Link02=TIM4_CH3_CNTRL;TIM4_CH4_CNTRL;TIM4_CH1_CNTRL1;TIM4_CH2_CNTRL1;TIM4_CH3_CNTRL1
Link03=TIM4_CH4_CNTRL1;TIM4_CH1_DTG;TIM4_CH2_DTG;TIM4_CH3_DTG;TIM4_CH4_DTG
Link04=TIM4_BRKETR_CNTRL;TIM4_STATUS;TIM4_IE;TIM4_DMA_RE;TIM4_CH1_CNTRL2
Link05=TIM4_CH2_CNTRL2;TIM4_CH3_CNTRL2;TIM4_CH4_CNTRL2;TIM4_CCR11;TIM4_CCR21
Link06=TIM4_CCR31;TIM4_CCR41;TIMER4_DMA_RE1;TIMER4_DMA_RE2;TIMER4_DMA_RE3
Link07=TIMER4_DMA_RE4
[UARTS_root]
Name=UARTs
Category=1
VisibleOnTop=1
Link00=UART1_group;UART2_group;UART3_group;UART4_group
[UART1_group]
Name=UART1
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=UART1_DR;UART1_RSR_ECR;UART1_FR;UART1_ILPR;UART1_IBRD
Link01=UART1_FBRD;UART1_LCR_H;UART1_CR;UART1_IFLS;UART1_IMSC
Link02=UART1_RIS;UART1_MIS;UART1_ICR;UART1_DMACR
[UART2_group]
Name=UART2
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=UART2_DR;UART2_RSR_ECR;UART2_FR;UART2_ILPR;UART2_IBRD
Link01=UART2_FBRD;UART2_LCR_H;UART2_CR;UART2_IFLS;UART2_IMSC
Link02=UART2_RIS;UART2_MIS;UART2_ICR;UART2_DMACR
[UART3_group]
Name=UART3
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=UART3_DR;UART3_RSR_ECR;UART3_FR;UART3_ILPR;UART3_IBRD
Link01=UART3_FBRD;UART3_LCR_H;UART3_CR;UART3_IFLS;UART3_IMSC
Link02=UART3_RIS;UART3_MIS;UART3_ICR;UART3_DMACR
[UART4_group]
Name=UART4
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=UART4_DR;UART4_RSR_ECR;UART4_FR;UART4_ILPR;UART4_IBRD
Link01=UART4_FBRD;UART4_LCR_H;UART4_CR;UART4_IFLS;UART4_IMSC
Link02=UART4_RIS;UART4_MIS;UART4_ICR;UART4_DMACR
[CAN_root]
Name=CAN
Category=1
VisibleOnTop=1
Link00=CAN1_group;CAN2_group
[CAN1_group]
Name=CAN1
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=CAN1_CONTROL;CAN1_STATUS;CAN1_BITTMNG;CAN1_INT_EN;CAN1_OVER
Link01=CAN1_RXID;CAN1_RXDLC;CAN1_RXDATAL;CAN1_RXDATAH;CAN1_TXID
Link02=CAN1_TXDLC;CAN1_DATAL;CAN1_DATAH;CAN1_BUF_CON00;CAN1_BUF_CON01
Link03=CAN1_BUF_CON02;CAN1_BUF_CON03;CAN1_BUF_CON04;CAN1_BUF_CON05;CAN1_BUF_CON06
Link04=CAN1_BUF_CON07;CAN1_BUF_CON08;CAN1_BUF_CON09;CAN1_BUF_CON10;CAN1_BUF_CON11
Link05=CAN1_BUF_CON12;CAN1_BUF_CON13;CAN1_BUF_CON14;CAN1_BUF_CON15;CAN1_BUF_CON16
Link06=CAN1_BUF_CON17;CAN1_BUF_CON18;CAN1_BUF_CON19;CAN1_BUF_CON20;CAN1_BUF_CON21
Link07=CAN1_BUF_CON22;CAN1_BUF_CON23;CAN1_BUF_CON24;CAN1_BUF_CON25;CAN1_BUF_CON26
Link08=CAN1_BUF_CON27;CAN1_BUF_CON28;CAN1_BUF_CON29;CAN1_BUF_CON30;CAN1_BUF_CON31
Link09=CAN1_INT_RX;CAN1_RX;CAN1_INT_TX;CAN1_TX;CAN1_BUF_00_ID
Link10=CAN1_BUF_00_DLC;CAN1_BUF_00_DATAL;CAN1_BUF_00_DATAH;CAN1_BUF_01_ID;CAN1_BUF_01_DLC
Link11=CAN1_BUF_01_DATAL;CAN1_BUF_01_DATAH;CAN1_BUF_02_ID;CAN1_BUF_02_DLC;CAN1_BUF_02_DATAL
Link12=CAN1_BUF_02_DATAH;CAN1_BUF_03_ID;CAN1_BUF_03_DLC;CAN1_BUF_03_DATAL;CAN1_BUF_03_DATAH
Link13=CAN1_BUF_04_ID;CAN1_BUF_04_DLC;CAN1_BUF_04_DATAL;CAN1_BUF_04_DATAH;CAN1_BUF_05_ID
Link14=CAN1_BUF_05_DLC;CAN1_BUF_05_DATAL;CAN1_BUF_05_DATAH;CAN1_BUF_06_ID;CAN1_BUF_06_DLC
Link15=CAN1_BUF_06_DATAL;CAN1_BUF_06_DATAH;CAN1_BUF_07_ID;CAN1_BUF_07_DLC;CAN1_BUF_07_DATAL
Link16=CAN1_BUF_07_DATAH;CAN1_BUF_08_ID;CAN1_BUF_08_DLC;CAN1_BUF_08_DATAL;CAN1_BUF_08_DATAH
Link17=CAN1_BUF_09_ID;CAN1_BUF_09_DLC;CAN1_BUF_09_DATAL;CAN1_BUF_09_DATAH;CAN1_BUF_10_ID
Link18=CAN1_BUF_10_DLC;CAN1_BUF_10_DATAL;CAN1_BUF_10_DATAH;CAN1_BUF_11_ID;CAN1_BUF_11_DLC
Link19=CAN1_BUF_11_DATAL;CAN1_BUF_11_DATAH;CAN1_BUF_12_ID;CAN1_BUF_12_DLC;CAN1_BUF_12_DATAL
Link20=CAN1_BUF_12_DATAH;CAN1_BUF_13_ID;CAN1_BUF_13_DLC;CAN1_BUF_13_DATAL;CAN1_BUF_13_DATAH
Link21=CAN1_BUF_14_ID;CAN1_BUF_14_DLC;CAN1_BUF_14_DATAL;CAN1_BUF_14_DATAH;CAN1_BUF_15_ID
Link22=CAN1_BUF_15_DLC;CAN1_BUF_15_DATAL;CAN1_BUF_15_DATAH;CAN1_BUF_16_ID;CAN1_BUF_16_DLC
Link23=CAN1_BUF_16_DATAL;CAN1_BUF_16_DATAH;CAN1_BUF_17_ID;CAN1_BUF_17_DLC;CAN1_BUF_17_DATAL
Link24=CAN1_BUF_17_DATAH;CAN1_BUF_18_ID;CAN1_BUF_18_DLC;CAN1_BUF_18_DATAL;CAN1_BUF_18_DATAH
Link25=CAN1_BUF_19_ID;CAN1_BUF_19_DLC;CAN1_BUF_19_DATAL;CAN1_BUF_19_DATAH;CAN1_BUF_20_ID
Link26=CAN1_BUF_20_DLC;CAN1_BUF_20_DATAL;CAN1_BUF_20_DATAH;CAN1_BUF_21_ID;CAN1_BUF_21_DLC
Link27=CAN1_BUF_21_DATAL;CAN1_BUF_21_DATAH;CAN1_BUF_22_ID;CAN1_BUF_22_DLC;CAN1_BUF_22_DATAL
Link28=CAN1_BUF_22_DATAH;CAN1_BUF_23_ID;CAN1_BUF_23_DLC;CAN1_BUF_23_DATAL;CAN1_BUF_23_DATAH
Link29=CAN1_BUF_24_ID;CAN1_BUF_24_DLC;CAN1_BUF_24_DATAL;CAN1_BUF_24_DATAH;CAN1_BUF_25_ID
Link30=CAN1_BUF_25_DLC;CAN1_BUF_25_DATAL;CAN1_BUF_25_DATAH;CAN1_BUF_26_ID;CAN1_BUF_26_DLC
Link31=CAN1_BUF_26_DATAL;CAN1_BUF_26_DATAH;CAN1_BUF_27_ID;CAN1_BUF_27_DLC;CAN1_BUF_27_DATAL
Link32=CAN1_BUF_27_DATAH;CAN1_BUF_28_ID;CAN1_BUF_28_DLC;CAN1_BUF_28_DATAL;CAN1_BUF_28_DATAH
Link33=CAN1_BUF_29_ID;CAN1_BUF_29_DLC;CAN1_BUF_29_DATAL;CAN1_BUF_29_DATAH;CAN1_BUF_30_ID
Link34=CAN1_BUF_30_DLC;CAN1_BUF_30_DATAL;CAN1_BUF_30_DATAH;CAN1_BUF_31_ID;CAN1_BUF_31_DLC
Link35=CAN1_BUF_31_DATAL;CAN1_BUF_31_DATAH;CAN1_BUF_00_MASK;CAN1_BUF_00_FILTER;CAN1_BUF_01_MASK
Link36=CAN1_BUF_01_FILTER;CAN1_BUF_02_MASK;CAN1_BUF_02_FILTER;CAN1_BUF_03_MASK;CAN1_BUF_03_FILTER
Link37=CAN1_BUF_04_MASK;CAN1_BUF_04_FILTER;CAN1_BUF_05_MASK;CAN1_BUF_05_FILTER;CAN1_BUF_06_MASK
Link38=CAN1_BUF_06_FILTER;CAN1_BUF_07_MASK;CAN1_BUF_07_FILTER;CAN1_BUF_08_MASK;CAN1_BUF_08_FILTER
Link39=CAN1_BUF_09_MASK;CAN1_BUF_09_FILTER;CAN1_BUF_10_MASK;CAN1_BUF_10_FILTER;CAN1_BUF_11_MASK
Link40=CAN1_BUF_11_FILTER;CAN1_BUF_12_MASK;CAN1_BUF_12_FILTER;CAN1_BUF_13_MASK;CAN1_BUF_13_FILTER
Link41=CAN1_BUF_14_MASK;CAN1_BUF_14_FILTER;CAN1_BUF_15_MASK;CAN1_BUF_15_FILTER;CAN1_BUF_16_MASK
Link42=CAN1_BUF_16_FILTER;CAN1_BUF_17_MASK;CAN1_BUF_17_FILTER;CAN1_BUF_18_MASK;CAN1_BUF_18_FILTER
Link43=CAN1_BUF_19_MASK;CAN1_BUF_19_FILTER;CAN1_BUF_20_MASK;CAN1_BUF_20_FILTER;CAN1_BUF_21_MASK
Link44=CAN1_BUF_21_FILTER;CAN1_BUF_22_MASK;CAN1_BUF_22_FILTER;CAN1_BUF_23_MASK;CAN1_BUF_23_FILTER
Link45=CAN1_BUF_24_MASK;CAN1_BUF_24_FILTER;CAN1_BUF_25_MASK;CAN1_BUF_25_FILTER;CAN1_BUF_26_MASK
Link46=CAN1_BUF_26_FILTER;CAN1_BUF_27_MASK;CAN1_BUF_27_FILTER;CAN1_BUF_28_MASK;CAN1_BUF_28_FILTER
Link47=CAN1_BUF_29_MASK;CAN1_BUF_29_FILTER;CAN1_BUF_30_MASK;CAN1_BUF_30_FILTER;CAN1_BUF_31_MASK
Link48=CAN1_BUF_31_FILTER
[CAN2_group]
Name=CAN2
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=CAN2_CONTROL;CAN2_STATUS;CAN2_BITTMNG;CAN2_INT_EN;CAN2_OVER
Link01=CAN2_RXID;CAN2_RXDLC;CAN2_RXDATAL;CAN2_RXDATAH;CAN2_TXID
Link02=CAN2_TXDLC;CAN2_DATAL;CAN2_DATAH;CAN2_BUF_CON00;CAN2_BUF_CON01
Link03=CAN2_BUF_CON02;CAN2_BUF_CON03;CAN2_BUF_CON04;CAN2_BUF_CON05;CAN2_BUF_CON06
Link04=CAN2_BUF_CON07;CAN2_BUF_CON08;CAN2_BUF_CON09;CAN2_BUF_CON10;CAN2_BUF_CON11
Link05=CAN2_BUF_CON12;CAN2_BUF_CON13;CAN2_BUF_CON14;CAN2_BUF_CON15;CAN2_BUF_CON16
Link06=CAN2_BUF_CON17;CAN2_BUF_CON18;CAN2_BUF_CON19;CAN2_BUF_CON20;CAN2_BUF_CON21
Link07=CAN2_BUF_CON22;CAN2_BUF_CON23;CAN2_BUF_CON24;CAN2_BUF_CON25;CAN2_BUF_CON26
Link08=CAN2_BUF_CON27;CAN2_BUF_CON28;CAN2_BUF_CON29;CAN2_BUF_CON30;CAN2_BUF_CON31
Link09=CAN2_INT_RX;CAN2_RX;CAN2_INT_TX;CAN2_TX;CAN2_BUF_00_ID
Link10=CAN2_BUF_00_DLC;CAN2_BUF_00_DATAL;CAN2_BUF_00_DATAH;CAN2_BUF_01_ID;CAN2_BUF_01_DLC
Link11=CAN2_BUF_01_DATAL;CAN2_BUF_01_DATAH;CAN2_BUF_02_ID;CAN2_BUF_02_DLC;CAN2_BUF_02_DATAL
Link12=CAN2_BUF_02_DATAH;CAN2_BUF_03_ID;CAN2_BUF_03_DLC;CAN2_BUF_03_DATAL;CAN2_BUF_03_DATAH
Link13=CAN2_BUF_04_ID;CAN2_BUF_04_DLC;CAN2_BUF_04_DATAL;CAN2_BUF_04_DATAH;CAN2_BUF_05_ID
Link14=CAN2_BUF_05_DLC;CAN2_BUF_05_DATAL;CAN2_BUF_05_DATAH;CAN2_BUF_06_ID;CAN2_BUF_06_DLC
Link15=CAN2_BUF_06_DATAL;CAN2_BUF_06_DATAH;CAN2_BUF_07_ID;CAN2_BUF_07_DLC;CAN2_BUF_07_DATAL
Link16=CAN2_BUF_07_DATAH;CAN2_BUF_08_ID;CAN2_BUF_08_DLC;CAN2_BUF_08_DATAL;CAN2_BUF_08_DATAH
Link17=CAN2_BUF_09_ID;CAN2_BUF_09_DLC;CAN2_BUF_09_DATAL;CAN2_BUF_09_DATAH;CAN2_BUF_10_ID
Link18=CAN2_BUF_10_DLC;CAN2_BUF_10_DATAL;CAN2_BUF_10_DATAH;CAN2_BUF_11_ID;CAN2_BUF_11_DLC
Link19=CAN2_BUF_11_DATAL;CAN2_BUF_11_DATAH;CAN2_BUF_12_ID;CAN2_BUF_12_DLC;CAN2_BUF_12_DATAL
Link20=CAN2_BUF_12_DATAH;CAN2_BUF_13_ID;CAN2_BUF_13_DLC;CAN2_BUF_13_DATAL;CAN2_BUF_13_DATAH
Link21=CAN2_BUF_14_ID;CAN2_BUF_14_DLC;CAN2_BUF_14_DATAL;CAN2_BUF_14_DATAH;CAN2_BUF_15_ID
Link22=CAN2_BUF_15_DLC;CAN2_BUF_15_DATAL;CAN2_BUF_15_DATAH;CAN2_BUF_16_ID;CAN2_BUF_16_DLC
Link23=CAN2_BUF_16_DATAL;CAN2_BUF_16_DATAH;CAN2_BUF_17_ID;CAN2_BUF_17_DLC;CAN2_BUF_17_DATAL
Link24=CAN2_BUF_17_DATAH;CAN2_BUF_18_ID;CAN2_BUF_18_DLC;CAN2_BUF_18_DATAL;CAN2_BUF_18_DATAH
Link25=CAN2_BUF_19_ID;CAN2_BUF_19_DLC;CAN2_BUF_19_DATAL;CAN2_BUF_19_DATAH;CAN2_BUF_20_ID
Link26=CAN2_BUF_20_DLC;CAN2_BUF_20_DATAL;CAN2_BUF_20_DATAH;CAN2_BUF_21_ID;CAN2_BUF_21_DLC
Link27=CAN2_BUF_21_DATAL;CAN2_BUF_21_DATAH;CAN2_BUF_22_ID;CAN2_BUF_22_DLC;CAN2_BUF_22_DATAL
Link28=CAN2_BUF_22_DATAH;CAN2_BUF_23_ID;CAN2_BUF_23_DLC;CAN2_BUF_23_DATAL;CAN2_BUF_23_DATAH
Link29=CAN2_BUF_24_ID;CAN2_BUF_24_DLC;CAN2_BUF_24_DATAL;CAN2_BUF_24_DATAH;CAN2_BUF_25_ID
Link30=CAN2_BUF_25_DLC;CAN2_BUF_25_DATAL;CAN2_BUF_25_DATAH;CAN2_BUF_26_ID;CAN2_BUF_26_DLC
Link31=CAN2_BUF_26_DATAL;CAN2_BUF_26_DATAH;CAN2_BUF_27_ID;CAN2_BUF_27_DLC;CAN2_BUF_27_DATAL
Link32=CAN2_BUF_27_DATAH;CAN2_BUF_28_ID;CAN2_BUF_28_DLC;CAN2_BUF_28_DATAL;CAN2_BUF_28_DATAH
Link33=CAN2_BUF_29_ID;CAN2_BUF_29_DLC;CAN2_BUF_29_DATAL;CAN2_BUF_29_DATAH;CAN2_BUF_30_ID
Link34=CAN2_BUF_30_DLC;CAN2_BUF_30_DATAL;CAN2_BUF_30_DATAH;CAN2_BUF_31_ID;CAN2_BUF_31_DLC
Link35=CAN2_BUF_31_DATAL;CAN2_BUF_31_DATAH;CAN2_BUF_00_MASK;CAN2_BUF_00_FILTER;CAN2_BUF_01_MASK
Link36=CAN2_BUF_01_FILTER;CAN2_BUF_02_MASK;CAN2_BUF_02_FILTER;CAN2_BUF_03_MASK;CAN2_BUF_03_FILTER
Link37=CAN2_BUF_04_MASK;CAN2_BUF_04_FILTER;CAN2_BUF_05_MASK;CAN2_BUF_05_FILTER;CAN2_BUF_06_MASK
Link38=CAN2_BUF_06_FILTER;CAN2_BUF_07_MASK;CAN2_BUF_07_FILTER;CAN2_BUF_08_MASK;CAN2_BUF_08_FILTER
Link39=CAN2_BUF_09_MASK;CAN2_BUF_09_FILTER;CAN2_BUF_10_MASK;CAN2_BUF_10_FILTER;CAN2_BUF_11_MASK
Link40=CAN2_BUF_11_FILTER;CAN2_BUF_12_MASK;CAN2_BUF_12_FILTER;CAN2_BUF_13_MASK;CAN2_BUF_13_FILTER
Link41=CAN2_BUF_14_MASK;CAN2_BUF_14_FILTER;CAN2_BUF_15_MASK;CAN2_BUF_15_FILTER;CAN2_BUF_16_MASK
Link42=CAN2_BUF_16_FILTER;CAN2_BUF_17_MASK;CAN2_BUF_17_FILTER;CAN2_BUF_18_MASK;CAN2_BUF_18_FILTER
Link43=CAN2_BUF_19_MASK;CAN2_BUF_19_FILTER;CAN2_BUF_20_MASK;CAN2_BUF_20_FILTER;CAN2_BUF_21_MASK
Link44=CAN2_BUF_21_FILTER;CAN2_BUF_22_MASK;CAN2_BUF_22_FILTER;CAN2_BUF_23_MASK;CAN2_BUF_23_FILTER
Link45=CAN2_BUF_24_MASK;CAN2_BUF_24_FILTER;CAN2_BUF_25_MASK;CAN2_BUF_25_FILTER;CAN2_BUF_26_MASK
Link46=CAN2_BUF_26_FILTER;CAN2_BUF_27_MASK;CAN2_BUF_27_FILTER;CAN2_BUF_28_MASK;CAN2_BUF_28_FILTER
Link47=CAN2_BUF_29_MASK;CAN2_BUF_29_FILTER;CAN2_BUF_30_MASK;CAN2_BUF_30_FILTER;CAN2_BUF_31_MASK
Link48=CAN2_BUF_31_FILTER
[SSP_root]
Name=SSP
Category=1
VisibleOnTop=1
Link00=SSP1_group;SSP2_group;SSP3_group;SSP4_group
[SSP1_group]
Name=SSP1
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=SSP1_CR0;SSP1_CR1;SSP1_DR;SSP1_SR;SSP1_CPSR
Link01=SSP1_IMSC;SSP1_RIS;SSP1_MIS;SSP1_ICR;SSP1_DMACR
[SSP2_group]
Name=SSP2
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=SSP2_CR0;SSP2_CR1;SSP2_DR;SSP2_SR;SSP2_CPSR
Link01=SSP2_IMSC;SSP2_RIS;SSP2_MIS;SSP2_ICR;SSP2_DMACR
[SSP3_group]
Name=SSP3
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=SSP3_CR0;SSP3_CR1;SSP3_DR;SSP3_SR;SSP3_CPSR
Link01=SSP3_IMSC;SSP3_RIS;SSP3_MIS;SSP3_ICR;SSP3_DMACR
[SSP4_group]
Name=SSP4
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=SSP4_CR0;SSP4_CR1;SSP4_DR;SSP4_SR;SSP4_CPSR
Link01=SSP4_IMSC;SSP4_RIS;SSP4_MIS;SSP4_ICR;SSP4_DMACR
[USB_root]
Name=USB
Category=1
VisibleOnTop=1
Link00=USB_HTXC;USB_HTXT;USB_HTXLC;USB_HTXSE;USB_HTXA
Link01=USB_HTXE;USB_HFN_L;USB_HFN_H;USB_HIS;USB_HIM
Link02=USB_HRXS;USB_HRXP;USB_HRXA;USB_HRXE;USB_HRXCS
Link03=USB_HSTM;USB_HRXFD;USB_HRXFDC_L;USB_HRXFDC_H;USB_HRXFC
Link04=USB_HTXFD;USB_HTXFC;USB_SEP0_CTRL;USB_SEP0_STS;USB_SEP0_TS
Link05=USB_SEP0_NTS;USB_SEP1_CTRL;USB_SEP1_STS;USB_SEP1_TS;USB_SEP1_NTS
Link06=USB_SEP2_CTRL;USB_SEP2_STS;USB_SEP2_TS;USB_SEP2_NTS;USB_SEP3_CTRL
Link07=USB_SEP3_STS;USB_SEP3_TS;USB_SEP3_NTS;USB_SC;USB_SLS
Link08=USB_SIS;USB_SIM;USB_SA;USB_SFN_L;USB_SFN_H
Link09=USB_SEP0_RXFD;USB_SEP0_RXFDC_L;USB_SEP0_RXFDC_H;USB_SEP0_RXFC;USB_SEP0_TXFD
Link10=USB_SEP0_TXFDC;USB_SEP1_RXFD;USB_SEP1_RXFDC_L;USB_SEP1_RXFDC_H;USB_SEP1_RXFC
Link11=USB_SEP1_TXFD;USB_SEP1_TXFDC;USB_SEP2_RXFD;USB_SEP2_RXFDC_L;USB_SEP2_RXFDC_H
Link12=USB_SEP2_RXFC;USB_SEP2_TXFD;USB_SEP2_TXFDC;USB_SEP3_RXFD;USB_SEP3_RXFDC_L
Link13=USB_SEP3_RXFDC_H;USB_SEP3_RXFC;USB_SEP3_TXFD;USB_SEP3_TXFDC;USB_HSCR
Link14=USB_HSVR
[MIL_STD_root]
Name=MIL_STD
Category=1
VisibleOnTop=1
Link00=MILSTD1_group;MILSTD2_group
[MILSTD1_group]
Name=MILSTD1
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=MILSTD1_CONTROL;MILSTD1_STATUS;MILSTD1_ERROR;MILSTD1_CW1;MILSTD1_CW2
Link01=MILSTD1_MODE_DATA;MILSTD1_SW1;MILSTD1_SW2;MILSTD1_INTEN;MILSTD1_MSG
[MILSTD2_group]
Name=MILSTD2
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=MILSTD2_CONTROL;MILSTD2_STATUS;MILSTD2_ERROR;MILSTD2_CW1;MILSTD2_CW2
Link01=MILSTD2_MODE_DATA;MILSTD2_SW1;MILSTD2_SW2;MILSTD2_INTEN;MILSTD2_MSG
[ARINC_root]
Name=ARINC
Category=1
VisibleOnTop=1
Link00=ARINCR_group;ARINCT_group
[ARINCR_group]
Name=ARINCR
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=ARINCR_CNTRL1;ARINCR_CNTRL2;ARINCR_CNTRL3;ARINCR_STATUS1;ARINCR_STATUS2
Link01=ARINCR_CNTRL4;ARINCR_CONROL5;ARINCR_CHANNEL;ARINCR_LABLE;ARINCR_DATA_R
Link02=ARINCR_CNTRL6;ARINCR_CNTRL7
[ARINCT_group]
Name=ARINCT
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=ARINCT_CNTRL1;ARINCT_CNTRL2;ARINCT_STATUS;ARINCT_DATA1_T;ARINCT_DATA2_T
Link01=ARINCT_DATA3_T;ARINCT_DATA4_T;ARINCT_CNTRL3
[ETHERNET_root]
Name=Ethernet
Category=1
VisibleOnTop=1
Link00=ETH1_group;ETH2_group
[ETH1_group]
Name=ETH1
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=ETH1_Dilimeter;ETH1_MAC;ETH1_HASH01;ETH1_HASH23;ETH1_IPG_PSC
Link01=ETH1_BAG_JitterWnd;ETH1_RCFG_XCFG;ETH1_GCFG;ETH1_IMR_IFR;ETH1_MDIO
Link02=ETH1_RHead_XTail;ETH1_RTail_XHead;ETH1_STAT;ETH1_PHY
[ETH2_group]
Name=ETH2
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=ETH2_Dilimeter;ETH2_MAC;ETH2_HASH01;ETH2_HASH23;ETH2_IPG_PSC
Link01=ETH2_BAG_JitterWnd;ETH2_RCFG_XCFG;ETH2_GCFG;ETH2_IMR_IFR;ETH2_MDIO
Link02=ETH2_RHead_XTail;ETH2_RTail_XHead;ETH2_STAT;ETH2_PHY
[ADCONVERSION_root]
Name=A/D Conversion
Category=1
VisibleOnTop=1
Link00=ADC_group;DAC_group;AUDIO_IP_group
[ADC_group]
Name=ADC
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=ADC1_CFG;ADC2_CFG;ADC1_H_LEVEL;ADC1_L_LEVEL;ADC1_RESULT
Link01=ADC1_STATUS;ADC1_CHSEL;ADC1_TRIM
[DAC_group]
Name=DAC
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=DAC_CFG;DAC1_DATA;DAC2_DATA
[AUDIO_IP_group]
Name=AUDIO_IP
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=POWCTL;ADCCTL;DACCTL;MASKCTL;IQRFLAG
Link01=ADCREG;DACREG
[FLASHCONTROLLER_root]
Name=Flash controller
Category=1
VisibleOnTop=1
Link00=EEPROM_CMD;EEPROM_ADR;EEPROM_DI;EEPROM_DO;EEPROM_KEY
[EXTERNALBUS_root]
Name=External Bus
Category=1
VisibleOnTop=1
Link00=NAND_CYCLES;CONTROL;RAM_Cycles1;RAM_Cycles2;RAM_Cycles3
Link01=RAM_Cycles4
[WATCHDOGTIMERS_root]
Name=Watchdog Timers
Category=1
VisibleOnTop=1
Link00=IWDG_group;WWDG_group
[IWDG_group]
Name=IWDG
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=IWDG_KR;IWDG_PR;IWDG_RLR;IWDG_SR
[WWDG_group]
Name=WWDG
Category=1
VisibleOnTop=AUTO_CAT_VISIBLE_ON_TOP
Link00=WWDG_CR;WWDG_CFR;WWDG_SR
