initSidebarItems({"mod":[["compreg","Compute register bank"],["control","PowerQuad Control register"],["cordic_x","Cordic input X register"],["cordic_y","Cordic input Y register"],["cordic_z","Cordic input Z register"],["cppre","Pre-scale register"],["cursory","Cursory register"],["errstat","Read/Write register where error statuses are captured (sticky)"],["eventen","Event Enable register"],["gpreg","General purpose register bank N."],["inabase","Base address register for input A region"],["inaformat","Input A format"],["inbbase","Base address register for input B region"],["inbformat","Input B format"],["intren","INTERRUPT enable register"],["intrstat","INTERRUPT STATUS register"],["length","Length register"],["misc","Misc register"],["outbase","Base address register for output region"],["outformat","Output format"],["tmpbase","Base address register for temp region"],["tmpformat","Temp format"]],"struct":[["COMPREG","Compute register bank"],["CONTROL","PowerQuad Control register"],["CORDIC_X","Cordic input X register"],["CORDIC_Y","Cordic input Y register"],["CORDIC_Z","Cordic input Z register"],["CPPRE","Pre-scale register"],["CURSORY","Cursory register"],["ERRSTAT","Read/Write register where error statuses are captured (sticky)"],["EVENTEN","Event Enable register"],["GPREG","General purpose register bank N."],["INABASE","Base address register for input A region"],["INAFORMAT","Input A format"],["INBBASE","Base address register for input B region"],["INBFORMAT","Input B format"],["INTREN","INTERRUPT enable register"],["INTRSTAT","INTERRUPT STATUS register"],["LENGTH","Length register"],["MISC","Misc register"],["OUTBASE","Base address register for output region"],["OUTFORMAT","Output format"],["RegisterBlock","Register block"],["TMPBASE","Base address register for temp region"],["TMPFORMAT","Temp format"]]});