0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sim_1/new/testbench.v,1716831345,verilog,,,,testbench,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/demux2.v,1716827159,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/demux2_4b.v,,demux2,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/demux2_4b.v,1716829445,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/freq_div.v,,demux2_4b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/freq_div.v,1716826521,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/mux.v,,freq_div,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/mux.v,1716827625,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/osccon_reg.v,,mux,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/osccon_reg.v,1716827455,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/prescaler.v,,osccon_reg,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/prescaler.v,1716828453,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/program_counter.v,,prescaler,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/program_counter.v,1716827996,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/ram_instr.v,,program_counter,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/ram_instr.v,1716831051,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/top.v,,ram_instr,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/top.v,1716829865,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sim_1/new/testbench.v,,top,,,,,,,,
