// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/29/2020 08:49:17"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	Clk,
	Reset,
	ReadData_DataMem,
	Address_DataMem,
	WriteData_DataMem,
	MemWrite,
	MemRead,
	RegDst,
	Jump,
	JAL,
	Branch,
	MemToReg,
	ALUSrc,
	RegWrite,
	JR,
	ALUOp,
	PC);
input 	Clk;
input 	Reset;
output 	[31:0] ReadData_DataMem;
output 	[31:0] Address_DataMem;
output 	[31:0] WriteData_DataMem;
output 	MemWrite;
output 	MemRead;
output 	RegDst;
output 	Jump;
output 	JAL;
output 	Branch;
output 	MemToReg;
output 	ALUSrc;
output 	RegWrite;
output 	JR;
output 	[1:0] ALUOp;
output 	[31:0] PC;

// Design Ports Information
// ReadData_DataMem[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[1]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[3]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[5]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[6]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[7]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[8]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[9]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[10]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[11]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[12]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[13]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[16]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[17]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[18]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[19]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[20]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[21]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[22]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[23]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[24]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[25]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[26]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[27]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[28]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[29]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[30]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData_DataMem[31]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[1]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[4]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[6]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[8]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[9]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[10]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[12]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[13]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[14]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[15]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[16]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[17]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[18]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[19]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[20]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[21]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[22]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[23]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[24]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[25]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[26]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[27]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[28]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[29]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[30]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_DataMem[31]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[0]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[2]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[3]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[5]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[6]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[7]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[10]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[11]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[12]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[13]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[14]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[16]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[17]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[18]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[19]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[20]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[21]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[22]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[23]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[24]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[25]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[26]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[27]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[28]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[29]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[30]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData_DataMem[31]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemRead	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegDst	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Jump	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// JAL	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Branch	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemToReg	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrc	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// JR	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[0]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[1]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_32bit_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \ReadData_DataMem[0]~output_o ;
wire \ReadData_DataMem[1]~output_o ;
wire \ReadData_DataMem[2]~output_o ;
wire \ReadData_DataMem[3]~output_o ;
wire \ReadData_DataMem[4]~output_o ;
wire \ReadData_DataMem[5]~output_o ;
wire \ReadData_DataMem[6]~output_o ;
wire \ReadData_DataMem[7]~output_o ;
wire \ReadData_DataMem[8]~output_o ;
wire \ReadData_DataMem[9]~output_o ;
wire \ReadData_DataMem[10]~output_o ;
wire \ReadData_DataMem[11]~output_o ;
wire \ReadData_DataMem[12]~output_o ;
wire \ReadData_DataMem[13]~output_o ;
wire \ReadData_DataMem[14]~output_o ;
wire \ReadData_DataMem[15]~output_o ;
wire \ReadData_DataMem[16]~output_o ;
wire \ReadData_DataMem[17]~output_o ;
wire \ReadData_DataMem[18]~output_o ;
wire \ReadData_DataMem[19]~output_o ;
wire \ReadData_DataMem[20]~output_o ;
wire \ReadData_DataMem[21]~output_o ;
wire \ReadData_DataMem[22]~output_o ;
wire \ReadData_DataMem[23]~output_o ;
wire \ReadData_DataMem[24]~output_o ;
wire \ReadData_DataMem[25]~output_o ;
wire \ReadData_DataMem[26]~output_o ;
wire \ReadData_DataMem[27]~output_o ;
wire \ReadData_DataMem[28]~output_o ;
wire \ReadData_DataMem[29]~output_o ;
wire \ReadData_DataMem[30]~output_o ;
wire \ReadData_DataMem[31]~output_o ;
wire \Address_DataMem[0]~output_o ;
wire \Address_DataMem[1]~output_o ;
wire \Address_DataMem[2]~output_o ;
wire \Address_DataMem[3]~output_o ;
wire \Address_DataMem[4]~output_o ;
wire \Address_DataMem[5]~output_o ;
wire \Address_DataMem[6]~output_o ;
wire \Address_DataMem[7]~output_o ;
wire \Address_DataMem[8]~output_o ;
wire \Address_DataMem[9]~output_o ;
wire \Address_DataMem[10]~output_o ;
wire \Address_DataMem[11]~output_o ;
wire \Address_DataMem[12]~output_o ;
wire \Address_DataMem[13]~output_o ;
wire \Address_DataMem[14]~output_o ;
wire \Address_DataMem[15]~output_o ;
wire \Address_DataMem[16]~output_o ;
wire \Address_DataMem[17]~output_o ;
wire \Address_DataMem[18]~output_o ;
wire \Address_DataMem[19]~output_o ;
wire \Address_DataMem[20]~output_o ;
wire \Address_DataMem[21]~output_o ;
wire \Address_DataMem[22]~output_o ;
wire \Address_DataMem[23]~output_o ;
wire \Address_DataMem[24]~output_o ;
wire \Address_DataMem[25]~output_o ;
wire \Address_DataMem[26]~output_o ;
wire \Address_DataMem[27]~output_o ;
wire \Address_DataMem[28]~output_o ;
wire \Address_DataMem[29]~output_o ;
wire \Address_DataMem[30]~output_o ;
wire \Address_DataMem[31]~output_o ;
wire \WriteData_DataMem[0]~output_o ;
wire \WriteData_DataMem[1]~output_o ;
wire \WriteData_DataMem[2]~output_o ;
wire \WriteData_DataMem[3]~output_o ;
wire \WriteData_DataMem[4]~output_o ;
wire \WriteData_DataMem[5]~output_o ;
wire \WriteData_DataMem[6]~output_o ;
wire \WriteData_DataMem[7]~output_o ;
wire \WriteData_DataMem[8]~output_o ;
wire \WriteData_DataMem[9]~output_o ;
wire \WriteData_DataMem[10]~output_o ;
wire \WriteData_DataMem[11]~output_o ;
wire \WriteData_DataMem[12]~output_o ;
wire \WriteData_DataMem[13]~output_o ;
wire \WriteData_DataMem[14]~output_o ;
wire \WriteData_DataMem[15]~output_o ;
wire \WriteData_DataMem[16]~output_o ;
wire \WriteData_DataMem[17]~output_o ;
wire \WriteData_DataMem[18]~output_o ;
wire \WriteData_DataMem[19]~output_o ;
wire \WriteData_DataMem[20]~output_o ;
wire \WriteData_DataMem[21]~output_o ;
wire \WriteData_DataMem[22]~output_o ;
wire \WriteData_DataMem[23]~output_o ;
wire \WriteData_DataMem[24]~output_o ;
wire \WriteData_DataMem[25]~output_o ;
wire \WriteData_DataMem[26]~output_o ;
wire \WriteData_DataMem[27]~output_o ;
wire \WriteData_DataMem[28]~output_o ;
wire \WriteData_DataMem[29]~output_o ;
wire \WriteData_DataMem[30]~output_o ;
wire \WriteData_DataMem[31]~output_o ;
wire \MemWrite~output_o ;
wire \MemRead~output_o ;
wire \RegDst~output_o ;
wire \Jump~output_o ;
wire \JAL~output_o ;
wire \Branch~output_o ;
wire \MemToReg~output_o ;
wire \ALUSrc~output_o ;
wire \RegWrite~output_o ;
wire \JR~output_o ;
wire \ALUOp[0]~output_o ;
wire \ALUOp[1]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \PC[16]~output_o ;
wire \PC[17]~output_o ;
wire \PC[18]~output_o ;
wire \PC[19]~output_o ;
wire \PC[20]~output_o ;
wire \PC[21]~output_o ;
wire \PC[22]~output_o ;
wire \PC[23]~output_o ;
wire \PC[24]~output_o ;
wire \PC[25]~output_o ;
wire \PC[26]~output_o ;
wire \PC[27]~output_o ;
wire \PC[28]~output_o ;
wire \PC[29]~output_o ;
wire \PC[30]~output_o ;
wire \PC[31]~output_o ;
wire \Reset~input_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \mips_core|PC_add_1[0]~1 ;
wire \mips_core|PC_add_1[1]~3 ;
wire \mips_core|PC_add_1[2]~4_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ;
wire \mips_core|PC_add_1[2]~5 ;
wire \mips_core|PC_add_1[3]~7 ;
wire \mips_core|PC_add_1[4]~9 ;
wire \mips_core|PC_add_1[5]~11 ;
wire \mips_core|PC_add_1[6]~13 ;
wire \mips_core|PC_add_1[7]~14_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ;
wire \mips_core|RF|Mux63~0_combout ;
wire \mips_core|PC_add_1[0]~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ;
wire \mips_core|CU|ALUOp[1]~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ;
wire \mips_core|ALU_CU|WideOr1~1_combout ;
wire \mips_core|ALU_CU|ALUControl[1]~8_combout ;
wire \mips_core|ALU_CU|ALUControl[3]~6_combout ;
wire \mips_core|ALU_CU|WideOr1~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ;
wire \mips_core|RF|registers[1][0]~2_combout ;
wire \mips_core|CU|WideOr1~0_combout ;
wire \mips_core|RF|registers[1][0]~0_combout ;
wire \mips_core|RF|registers[1][0]~3_combout ;
wire \mips_core|RF|registers[1][0]~q ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ;
wire \mips_core|RF|Mux31~0_combout ;
wire \mips_core|RF|Mux31~1_combout ;
wire \mips_core|RF|Mux31~2_combout ;
wire \mips_core|ALU|alu0|A_in~0_combout ;
wire \mips_core|ALU_CU|ALUControl~7_combout ;
wire \mips_core|ALU_CU|ALUControl[0]~9_combout ;
wire \mips_core|ALU_CU|WideOr0~0_combout ;
wire \mips_core|CU|ALUOp[0]~1_combout ;
wire \mips_core|CU|ALUOp[0]~2_combout ;
wire \mips_core|ALU_CU|Selector0~0_combout ;
wire \mips_core|RF|Mux63~1_combout ;
wire \mips_core|CU|WideOr0~0_combout ;
wire \mips_core|CU|WideOr0~1_combout ;
wire \mips_core|ALU_in2[0]~0_combout ;
wire \mips_core|ALU|alu0|B_in~0_combout ;
wire \mips_core|ALU|alu0|opMUX|Out~0_combout ;
wire \mips_core|ALU|alu0|adder|Sum~0_combout ;
wire \mips_core|ALU_CU|ALUControl[3]~10_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ;
wire \mips_core|PC_add_1[1]~2_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ;
wire \mips_core|RF|registers[31][0]~1_combout ;
wire \mips_core|RF|registers[31][3]~q ;
wire \mips_core|RF|Mux60~0_combout ;
wire \mips_core|ALU_in2[3]~29_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout ;
wire \mips_core|RF|registers[31][2]~q ;
wire \mips_core|RF|Mux29~0_combout ;
wire \mips_core|RF|Mux29~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ;
wire \mips_core|RF|registers[1][1]~q ;
wire \mips_core|RF|Mux62~0_combout ;
wire \mips_core|ALU_in2[1]~31_combout ;
wire \mips_core|ALU|alu0|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ;
wire \mips_core|PC_add_1[4]~8_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ;
wire \mips_core|RF|registers[31][6]~q ;
wire \mips_core|RF|Mux57~0_combout ;
wire \mips_core|ALU_in2[6]~26_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout ;
wire \mips_core|RF|registers[31][5]~q ;
wire \mips_core|RF|Mux58~0_combout ;
wire \mips_core|ALU_in2[5]~27_combout ;
wire \mips_core|RF|registers[31][4]~feeder_combout ;
wire \mips_core|RF|registers[31][4]~q ;
wire \mips_core|RF|Mux27~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ;
wire \mips_core|RF|registers[31][7]~q ;
wire \mips_core|RF|Mux56~0_combout ;
wire \mips_core|ALU_in2[7]~25_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ;
wire \mips_core|RF|Mux62~1_combout ;
wire \mips_core|RF|Mux61~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ;
wire \mips_core|ALU_in2[8]~24_combout ;
wire \mips_core|RF|registers[31][8]~q ;
wire \mips_core|RF|Mux23~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ;
wire \mips_core|RF|registers[1][9]~q ;
wire \mips_core|RF|Mux22~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ;
wire \mips_core|PC_add_1[6]~12_combout ;
wire \mips_core|PC_add_1[5]~10_combout ;
wire \mips_core|PC_add_1[3]~6_combout ;
wire \mips_core|Add1~1 ;
wire \mips_core|Add1~3 ;
wire \mips_core|Add1~5 ;
wire \mips_core|Add1~7 ;
wire \mips_core|Add1~9 ;
wire \mips_core|Add1~11 ;
wire \mips_core|Add1~13 ;
wire \mips_core|Add1~15 ;
wire \mips_core|Add1~16_combout ;
wire \mips_core|PC_next[8]~16_combout ;
wire \mips_core|PC_next[8]~17_combout ;
wire \Reset~inputclkctrl_outclk ;
wire \mips_core|PC_add_1[7]~15 ;
wire \mips_core|PC_add_1[8]~16_combout ;
wire \mips_core|Add1~17 ;
wire \mips_core|Add1~18_combout ;
wire \mips_core|PC_next[9]~18_combout ;
wire \mips_core|PC_next[9]~19_combout ;
wire \mips_core|PC_add_1[8]~17 ;
wire \mips_core|PC_add_1[9]~18_combout ;
wire \mips_core|RF|registers[31][13]~q ;
wire \mips_core|RF|Mux18~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ;
wire \mips_core|RF|registers[1][12]~q ;
wire \mips_core|RF|Mux19~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ;
wire \mips_core|RF|registers[31][11]~q ;
wire \mips_core|RF|Mux20~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ;
wire \mips_core|Add1~19 ;
wire \mips_core|Add1~20_combout ;
wire \mips_core|RF|registers[1][10]~q ;
wire \mips_core|RF|Mux21~0_combout ;
wire \mips_core|PC_next[10]~20_combout ;
wire \mips_core|PC_next[10]~21_combout ;
wire \mips_core|PC_add_1[9]~19 ;
wire \mips_core|PC_add_1[10]~20_combout ;
wire \mips_core|Add1~21 ;
wire \mips_core|Add1~22_combout ;
wire \mips_core|PC_next[11]~22_combout ;
wire \mips_core|PC_next[11]~23_combout ;
wire \mips_core|PC_add_1[10]~21 ;
wire \mips_core|PC_add_1[11]~22_combout ;
wire \mips_core|Add1~23 ;
wire \mips_core|Add1~24_combout ;
wire \mips_core|PC_next[12]~24_combout ;
wire \mips_core|PC_next[12]~25_combout ;
wire \mips_core|PC_add_1[11]~23 ;
wire \mips_core|PC_add_1[12]~24_combout ;
wire \mips_core|Add1~25 ;
wire \mips_core|Add1~26_combout ;
wire \mips_core|PC_next[13]~26_combout ;
wire \mips_core|PC_next[13]~27_combout ;
wire \mips_core|PC_add_1[12]~25 ;
wire \mips_core|PC_add_1[13]~26_combout ;
wire \mips_core|RF|registers[1][14]~q ;
wire \mips_core|RF|Mux17~0_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ;
wire \mips_core|Add1~27 ;
wire \mips_core|Add1~28_combout ;
wire \mips_core|PC_next[14]~28_combout ;
wire \mips_core|PC_next[14]~29_combout ;
wire \mips_core|PC_add_1[13]~27 ;
wire \mips_core|PC_add_1[14]~28_combout ;
wire \mips_core|RF|registers[1][15]~q ;
wire \mips_core|RF|Mux16~0_combout ;
wire \mips_core|Add1~29 ;
wire \mips_core|Add1~30_combout ;
wire \mips_core|PC_next[15]~30_combout ;
wire \mips_core|PC_next[15]~31_combout ;
wire \mips_core|PC_add_1[14]~29 ;
wire \mips_core|PC_add_1[15]~30_combout ;
wire \mips_core|Add1~31 ;
wire \mips_core|Add1~32_combout ;
wire \mips_core|RF|registers[1][16]~q ;
wire \mips_core|RF|Mux15~0_combout ;
wire \mips_core|PC_next[16]~32_combout ;
wire \mips_core|PC_next[16]~33_combout ;
wire \mips_core|PC_add_1[15]~31 ;
wire \mips_core|PC_add_1[16]~32_combout ;
wire \mips_core|RF|registers[31][17]~q ;
wire \mips_core|RF|Mux14~0_combout ;
wire \mips_core|Add1~33 ;
wire \mips_core|Add1~34_combout ;
wire \mips_core|PC_next[17]~34_combout ;
wire \mips_core|PC_next[17]~35_combout ;
wire \mips_core|PC_add_1[16]~33 ;
wire \mips_core|PC_add_1[17]~34_combout ;
wire \mips_core|RF|registers[1][18]~q ;
wire \mips_core|RF|Mux13~0_combout ;
wire \mips_core|Add1~35 ;
wire \mips_core|Add1~36_combout ;
wire \mips_core|PC_next[18]~36_combout ;
wire \mips_core|PC_next[18]~37_combout ;
wire \mips_core|PC_add_1[17]~35 ;
wire \mips_core|PC_add_1[18]~36_combout ;
wire \mips_core|Add1~37 ;
wire \mips_core|Add1~38_combout ;
wire \mips_core|PC_next[19]~38_combout ;
wire \mips_core|RF|registers[31][19]~q ;
wire \mips_core|RF|Mux12~0_combout ;
wire \mips_core|PC_next[19]~39_combout ;
wire \mips_core|PC_add_1[18]~37 ;
wire \mips_core|PC_add_1[19]~38_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[19]~13_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[18]~14_combout ;
wire \mips_core|ALU_in2[17]~15_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[16]~16_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[15]~17_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[14]~18_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[13]~19_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[12]~20_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[11]~21_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[10]~22_combout ;
wire \mips_core|ALU_in2[9]~23_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ;
wire \mips_core|RF|registers[1][20]~q ;
wire \mips_core|RF|Mux11~0_combout ;
wire \mips_core|Add1~39 ;
wire \mips_core|Add1~40_combout ;
wire \mips_core|PC_next[20]~40_combout ;
wire \mips_core|PC_next[20]~41_combout ;
wire \mips_core|PC_add_1[19]~39 ;
wire \mips_core|PC_add_1[20]~40_combout ;
wire \mips_core|RF|registers[31][21]~q ;
wire \mips_core|RF|Mux10~0_combout ;
wire \mips_core|Add1~41 ;
wire \mips_core|Add1~42_combout ;
wire \mips_core|PC_next[21]~42_combout ;
wire \mips_core|PC_next[21]~43_combout ;
wire \mips_core|PC_add_1[20]~41 ;
wire \mips_core|PC_add_1[21]~42_combout ;
wire \mips_core|RF|registers[31][22]~q ;
wire \mips_core|RF|Mux9~0_combout ;
wire \mips_core|Add1~43 ;
wire \mips_core|Add1~44_combout ;
wire \mips_core|PC_next[22]~44_combout ;
wire \mips_core|PC_next[22]~45_combout ;
wire \mips_core|PC_add_1[21]~43 ;
wire \mips_core|PC_add_1[22]~44_combout ;
wire \mips_core|RF|registers[1][23]~q ;
wire \mips_core|RF|Mux8~0_combout ;
wire \mips_core|Add1~45 ;
wire \mips_core|Add1~46_combout ;
wire \mips_core|PC_next[23]~46_combout ;
wire \mips_core|PC_next[23]~47_combout ;
wire \mips_core|PC_add_1[22]~45 ;
wire \mips_core|PC_add_1[23]~46_combout ;
wire \mips_core|Add1~47 ;
wire \mips_core|Add1~48_combout ;
wire \mips_core|RF|registers[31][24]~q ;
wire \mips_core|RF|Mux7~0_combout ;
wire \mips_core|PC_next[24]~48_combout ;
wire \mips_core|PC_next[24]~49_combout ;
wire \mips_core|PC_add_1[23]~47 ;
wire \mips_core|PC_add_1[24]~48_combout ;
wire \mips_core|RF|registers[31][25]~q ;
wire \mips_core|RF|Mux38~0_combout ;
wire \mips_core|RF|registers[31][31]~q ;
wire \mips_core|RF|Mux32~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \mips_core|RF|registers[31][30]~q ;
wire \mips_core|RF|Mux1~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[30]~2_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout ;
wire \mips_core|RF|registers[31][29]~q ;
wire \mips_core|RF|Mux2~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[29]~3_combout ;
wire \mips_core|RF|registers[31][28]~q ;
wire \mips_core|RF|Mux3~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[28]~4_combout ;
wire \mips_core|RF|registers[31][27]~q ;
wire \mips_core|RF|Mux4~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[27]~5_combout ;
wire \mips_core|ALU_in2[26]~6_combout ;
wire \mips_core|RF|registers[31][26]~q ;
wire \mips_core|RF|Mux5~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[25]~7_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[24]~8_combout ;
wire \mips_core|ALU_in2[23]~9_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[22]~10_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ;
wire \mips_core|ALU_in2[21]~11_combout ;
wire \mips_core|ALU_in2[20]~12_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[30]~4_combout ;
wire \mips_core|WriteData_in[30]~5_combout ;
wire \mips_core|RF|registers[1][30]~q ;
wire \mips_core|RF|Mux33~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[29]~6_combout ;
wire \mips_core|WriteData_in[29]~7_combout ;
wire \mips_core|RF|registers[1][29]~q ;
wire \mips_core|RF|Mux34~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[28]~8_combout ;
wire \mips_core|WriteData_in[28]~9_combout ;
wire \mips_core|RF|registers[1][28]~q ;
wire \mips_core|RF|Mux35~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[27]~10_combout ;
wire \mips_core|WriteData_in[27]~11_combout ;
wire \mips_core|RF|registers[1][27]~q ;
wire \mips_core|RF|Mux36~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[26]~12_combout ;
wire \mips_core|WriteData_in[26]~13_combout ;
wire \mips_core|RF|registers[1][26]~q ;
wire \mips_core|RF|Mux37~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[24]~16_combout ;
wire \mips_core|WriteData_in[24]~17_combout ;
wire \mips_core|RF|registers[1][24]~q ;
wire \mips_core|RF|Mux39~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[23]~18_combout ;
wire \mips_core|WriteData_in[23]~19_combout ;
wire \mips_core|RF|registers[31][23]~q ;
wire \mips_core|RF|Mux40~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[22]~20_combout ;
wire \mips_core|WriteData_in[22]~21_combout ;
wire \mips_core|RF|registers[1][22]~q ;
wire \mips_core|RF|Mux41~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[21]~22_combout ;
wire \mips_core|WriteData_in[21]~23_combout ;
wire \mips_core|RF|registers[1][21]~q ;
wire \mips_core|RF|Mux42~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[20]~24_combout ;
wire \mips_core|WriteData_in[20]~25_combout ;
wire \mips_core|RF|registers[31][20]~q ;
wire \mips_core|RF|Mux43~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \mips_core|WriteData_in[19]~26_combout ;
wire \mips_core|WriteData_in[19]~27_combout ;
wire \mips_core|RF|registers[1][19]~q ;
wire \mips_core|RF|Mux44~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a18 ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[18]~28_combout ;
wire \mips_core|WriteData_in[18]~29_combout ;
wire \mips_core|RF|registers[31][18]~q ;
wire \mips_core|RF|Mux45~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[17]~30_combout ;
wire \mips_core|WriteData_in[17]~31_combout ;
wire \mips_core|RF|registers[1][17]~q ;
wire \mips_core|RF|Mux46~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[16]~32_combout ;
wire \mips_core|WriteData_in[16]~33_combout ;
wire \mips_core|RF|registers[31][16]~q ;
wire \mips_core|RF|Mux47~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[15]~34_combout ;
wire \mips_core|WriteData_in[15]~35_combout ;
wire \mips_core|RF|registers[31][15]~q ;
wire \mips_core|RF|Mux48~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a14 ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[14]~36_combout ;
wire \mips_core|WriteData_in[14]~37_combout ;
wire \mips_core|RF|registers[31][14]~q ;
wire \mips_core|RF|Mux49~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[13]~38_combout ;
wire \mips_core|WriteData_in[13]~39_combout ;
wire \mips_core|RF|registers[1][13]~q ;
wire \mips_core|RF|Mux50~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[12]~40_combout ;
wire \mips_core|WriteData_in[12]~41_combout ;
wire \mips_core|RF|registers[31][12]~q ;
wire \mips_core|RF|Mux51~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[11]~42_combout ;
wire \mips_core|WriteData_in[11]~43_combout ;
wire \mips_core|RF|registers[1][11]~q ;
wire \mips_core|RF|Mux52~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[10]~44_combout ;
wire \mips_core|WriteData_in[10]~45_combout ;
wire \mips_core|RF|registers[31][10]~q ;
wire \mips_core|RF|Mux53~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[9]~46_combout ;
wire \mips_core|WriteData_in[9]~47_combout ;
wire \mips_core|RF|registers[31][9]~q ;
wire \mips_core|RF|Mux54~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \mips_core|WriteData_in[8]~48_combout ;
wire \mips_core|WriteData_in[8]~49_combout ;
wire \mips_core|RF|registers[1][8]~q ;
wire \mips_core|RF|Mux55~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \mips_core|WriteData_in[5]~54_combout ;
wire \mips_core|WriteData_in[5]~55_combout ;
wire \mips_core|RF|registers[1][5]~q ;
wire \mips_core|RF|Mux26~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \mips_core|WriteData_in[4]~56_combout ;
wire \mips_core|WriteData_in[4]~57_combout ;
wire \mips_core|RF|registers[1][4]~q ;
wire \mips_core|RF|Mux59~0_combout ;
wire \mips_core|ALU_in2[4]~28_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \mips_core|WriteData_in[2]~60_combout ;
wire \mips_core|WriteData_in[2]~61_combout ;
wire \mips_core|RF|registers[1][2]~q ;
wire \mips_core|RF|Mux61~0_combout ;
wire \mips_core|ALU_in2[2]~30_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \mips_core|WriteData_in[1]~62_combout ;
wire \mips_core|WriteData_in[1]~63_combout ;
wire \mips_core|RF|registers[31][1]~q ;
wire \mips_core|RF|Mux30~0_combout ;
wire \mips_core|RF|Mux30~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[25]~14_combout ;
wire \mips_core|WriteData_in[25]~15_combout ;
wire \mips_core|RF|registers[1][25]~q ;
wire \mips_core|RF|Mux6~0_combout ;
wire \mips_core|Add1~49 ;
wire \mips_core|Add1~50_combout ;
wire \mips_core|PC_next[25]~50_combout ;
wire \mips_core|PC_next[25]~51_combout ;
wire \mips_core|PC_add_1[24]~49 ;
wire \mips_core|PC_add_1[25]~50_combout ;
wire \mips_core|Add1~51 ;
wire \mips_core|Add1~52_combout ;
wire \mips_core|PC_BEQ~6_combout ;
wire \mips_core|PC_BEQ~8_combout ;
wire \mips_core|PC_BEQ~7_combout ;
wire \mips_core|PC_BEQ~9_combout ;
wire \mips_core|PC_BEQ~10_combout ;
wire \mips_core|PC_BEQ~1_combout ;
wire \mips_core|PC_BEQ~3_combout ;
wire \mips_core|PC_BEQ~2_combout ;
wire \mips_core|PC_BEQ~4_combout ;
wire \mips_core|ALU_in2[31]~1_combout ;
wire \mips_core|ALU|alu31|opMUX|Out~1_combout ;
wire \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ;
wire \mips_core|ALU|alu31|opMUX|Out~0_combout ;
wire \mips_core|ALU|alu31|opMUX|Out~2_combout ;
wire \mips_core|PC_BEQ~0_combout ;
wire \mips_core|PC_BEQ~5_combout ;
wire \mips_core|PC_J[31]~0_combout ;
wire \mips_core|PC[26]~0_combout ;
wire \mips_core|ALU_CU|JR~0_combout ;
wire \mips_core|ALU_CU|JR~1_combout ;
wire \mips_core|PC_add_1[25]~51 ;
wire \mips_core|PC_add_1[26]~52_combout ;
wire \mips_core|Add1~53 ;
wire \mips_core|Add1~54_combout ;
wire \mips_core|PC[27]~1_combout ;
wire \mips_core|PC_add_1[26]~53 ;
wire \mips_core|PC_add_1[27]~54_combout ;
wire \mips_core|Add1~55 ;
wire \mips_core|Add1~56_combout ;
wire \mips_core|PC[28]~2_combout ;
wire \mips_core|PC_add_1[27]~55 ;
wire \mips_core|PC_add_1[28]~56_combout ;
wire \mips_core|Add1~57 ;
wire \mips_core|Add1~58_combout ;
wire \mips_core|PC[29]~3_combout ;
wire \mips_core|PC_add_1[28]~57 ;
wire \mips_core|PC_add_1[29]~58_combout ;
wire \mips_core|Add1~59 ;
wire \mips_core|Add1~60_combout ;
wire \mips_core|PC[30]~4_combout ;
wire \mips_core|PC_add_1[29]~59 ;
wire \mips_core|PC_add_1[30]~60_combout ;
wire \mips_core|Add1~61 ;
wire \mips_core|Add1~62_combout ;
wire \mips_core|PC[31]~5_combout ;
wire \mips_core|PC_add_1[30]~61 ;
wire \mips_core|PC_add_1[31]~62_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \mips_core|WriteData_in[31]~2_combout ;
wire \mips_core|WriteData_in[31]~3_combout ;
wire \mips_core|RF|registers[1][31]~q ;
wire \mips_core|RF|Mux0~0_combout ;
wire \mips_core|ALU|alu31|A_in~0_combout ;
wire \mips_core|ALU|alu31|Set~0_combout ;
wire \mips_core|ALU|alu0|opMUX|Out~1_combout ;
wire \mips_core|WriteData_in[0]~0_combout ;
wire \mips_core|WriteData_in[0]~1_combout ;
wire \mips_core|RF|registers[31][0]~q ;
wire \mips_core|RF|Mux63~2_combout ;
wire \mips_core|RF|Mux63~3_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \mips_core|WriteData_in[7]~50_combout ;
wire \mips_core|WriteData_in[7]~51_combout ;
wire \mips_core|RF|registers[1][7]~q ;
wire \mips_core|RF|Mux24~0_combout ;
wire \mips_core|Add1~14_combout ;
wire \mips_core|PC_next[7]~14_combout ;
wire \mips_core|PC_next[7]~15_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ;
wire \mips_core|CU|MemRead~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \mips_core|WriteData_in[6]~52_combout ;
wire \mips_core|WriteData_in[6]~53_combout ;
wire \mips_core|RF|registers[1][6]~q ;
wire \mips_core|RF|Mux25~0_combout ;
wire \mips_core|Add1~12_combout ;
wire \mips_core|PC_next[6]~12_combout ;
wire \mips_core|PC_next[6]~13_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ;
wire \mips_core|Add1~10_combout ;
wire \mips_core|PC_next[5]~10_combout ;
wire \mips_core|PC_next[5]~11_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ;
wire \mips_core|Add1~8_combout ;
wire \mips_core|PC_next[4]~8_combout ;
wire \mips_core|PC_next[4]~9_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ;
wire \mips_core|CU|Decoder0~0_combout ;
wire \mips_core|CU|JAL~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \mips_core|WriteData_in[3]~58_combout ;
wire \mips_core|WriteData_in[3]~59_combout ;
wire \mips_core|RF|registers[1][3]~q ;
wire \mips_core|RF|Mux28~0_combout ;
wire \mips_core|Add1~6_combout ;
wire \mips_core|PC_next[3]~6_combout ;
wire \mips_core|PC_next[3]~7_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ;
wire \mips_core|Add1~4_combout ;
wire \mips_core|PC_next[2]~4_combout ;
wire \mips_core|PC_next[2]~5_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ;
wire \mips_core|PC[2]~7_combout ;
wire \mips_core|Add1~2_combout ;
wire \mips_core|PC_next[1]~2_combout ;
wire \mips_core|PC_next[1]~3_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ;
wire \mips_core|CU|Jump~1_combout ;
wire \mips_core|PC[2]~6_combout ;
wire \mips_core|Add1~0_combout ;
wire \mips_core|PC_next[0]~0_combout ;
wire \mips_core|PC_next[0]~1_combout ;
wire \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ;
wire \mips_core|CU|Jump~0_combout ;
wire \mips_core|CU|MemWrite~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire [31:0] \mips_core|PC ;

wire [35:0] \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a1  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DM|memory_rtl_0|auto_generated|ram_block1a2  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DM|memory_rtl_0|auto_generated|ram_block1a3  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DM|memory_rtl_0|auto_generated|ram_block1a4  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DM|memory_rtl_0|auto_generated|ram_block1a5  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DM|memory_rtl_0|auto_generated|ram_block1a6  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DM|memory_rtl_0|auto_generated|ram_block1a7  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DM|memory_rtl_0|auto_generated|ram_block1a8  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \DM|memory_rtl_0|auto_generated|ram_block1a9  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \DM|memory_rtl_0|auto_generated|ram_block1a10  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \DM|memory_rtl_0|auto_generated|ram_block1a11  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \DM|memory_rtl_0|auto_generated|ram_block1a12  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \DM|memory_rtl_0|auto_generated|ram_block1a13  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \DM|memory_rtl_0|auto_generated|ram_block1a14  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \DM|memory_rtl_0|auto_generated|ram_block1a15  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \DM|memory_rtl_0|auto_generated|ram_block1a16  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \DM|memory_rtl_0|auto_generated|ram_block1a17  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \DM|memory_rtl_0|auto_generated|ram_block1a18  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \DM|memory_rtl_0|auto_generated|ram_block1a19  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \DM|memory_rtl_0|auto_generated|ram_block1a20  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \DM|memory_rtl_0|auto_generated|ram_block1a21  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \DM|memory_rtl_0|auto_generated|ram_block1a22  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \DM|memory_rtl_0|auto_generated|ram_block1a23  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \DM|memory_rtl_0|auto_generated|ram_block1a24  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \DM|memory_rtl_0|auto_generated|ram_block1a25  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \DM|memory_rtl_0|auto_generated|ram_block1a26  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \DM|memory_rtl_0|auto_generated|ram_block1a27  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \DM|memory_rtl_0|auto_generated|ram_block1a28  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \DM|memory_rtl_0|auto_generated|ram_block1a29  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \DM|memory_rtl_0|auto_generated|ram_block1a30  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \DM|memory_rtl_0|auto_generated|ram_block1a31  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  = \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \ReadData_DataMem[0]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[0]~output .bus_hold = "false";
defparam \ReadData_DataMem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \ReadData_DataMem[1]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[1]~output .bus_hold = "false";
defparam \ReadData_DataMem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \ReadData_DataMem[2]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[2]~output .bus_hold = "false";
defparam \ReadData_DataMem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ReadData_DataMem[3]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[3]~output .bus_hold = "false";
defparam \ReadData_DataMem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \ReadData_DataMem[4]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[4]~output .bus_hold = "false";
defparam \ReadData_DataMem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \ReadData_DataMem[5]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[5]~output .bus_hold = "false";
defparam \ReadData_DataMem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \ReadData_DataMem[6]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[6]~output .bus_hold = "false";
defparam \ReadData_DataMem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \ReadData_DataMem[7]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[7]~output .bus_hold = "false";
defparam \ReadData_DataMem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \ReadData_DataMem[8]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[8]~output .bus_hold = "false";
defparam \ReadData_DataMem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \ReadData_DataMem[9]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[9]~output .bus_hold = "false";
defparam \ReadData_DataMem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \ReadData_DataMem[10]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[10]~output .bus_hold = "false";
defparam \ReadData_DataMem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \ReadData_DataMem[11]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[11]~output .bus_hold = "false";
defparam \ReadData_DataMem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \ReadData_DataMem[12]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[12]~output .bus_hold = "false";
defparam \ReadData_DataMem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ReadData_DataMem[13]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[13]~output .bus_hold = "false";
defparam \ReadData_DataMem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \ReadData_DataMem[14]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[14]~output .bus_hold = "false";
defparam \ReadData_DataMem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \ReadData_DataMem[15]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[15]~output .bus_hold = "false";
defparam \ReadData_DataMem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \ReadData_DataMem[16]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[16]~output .bus_hold = "false";
defparam \ReadData_DataMem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \ReadData_DataMem[17]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[17]~output .bus_hold = "false";
defparam \ReadData_DataMem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \ReadData_DataMem[18]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[18]~output .bus_hold = "false";
defparam \ReadData_DataMem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \ReadData_DataMem[19]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[19]~output .bus_hold = "false";
defparam \ReadData_DataMem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \ReadData_DataMem[20]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[20]~output .bus_hold = "false";
defparam \ReadData_DataMem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \ReadData_DataMem[21]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[21]~output .bus_hold = "false";
defparam \ReadData_DataMem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \ReadData_DataMem[22]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[22]~output .bus_hold = "false";
defparam \ReadData_DataMem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ReadData_DataMem[23]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[23]~output .bus_hold = "false";
defparam \ReadData_DataMem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \ReadData_DataMem[24]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[24]~output .bus_hold = "false";
defparam \ReadData_DataMem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \ReadData_DataMem[25]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[25]~output .bus_hold = "false";
defparam \ReadData_DataMem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \ReadData_DataMem[26]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[26]~output .bus_hold = "false";
defparam \ReadData_DataMem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \ReadData_DataMem[27]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[27]~output .bus_hold = "false";
defparam \ReadData_DataMem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \ReadData_DataMem[28]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[28]~output .bus_hold = "false";
defparam \ReadData_DataMem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ReadData_DataMem[29]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[29]~output .bus_hold = "false";
defparam \ReadData_DataMem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \ReadData_DataMem[30]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[30]~output .bus_hold = "false";
defparam \ReadData_DataMem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \ReadData_DataMem[31]~output (
	.i(\DM|memory_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData_DataMem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData_DataMem[31]~output .bus_hold = "false";
defparam \ReadData_DataMem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \Address_DataMem[0]~output (
	.i(\mips_core|ALU|alu0|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[0]~output .bus_hold = "false";
defparam \Address_DataMem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \Address_DataMem[1]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[1]~output .bus_hold = "false";
defparam \Address_DataMem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \Address_DataMem[2]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[2]~output .bus_hold = "false";
defparam \Address_DataMem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \Address_DataMem[3]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[3]~output .bus_hold = "false";
defparam \Address_DataMem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \Address_DataMem[4]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[4]~output .bus_hold = "false";
defparam \Address_DataMem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \Address_DataMem[5]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[5]~output .bus_hold = "false";
defparam \Address_DataMem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \Address_DataMem[6]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[6]~output .bus_hold = "false";
defparam \Address_DataMem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Address_DataMem[7]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[7]~output .bus_hold = "false";
defparam \Address_DataMem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \Address_DataMem[8]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[8]~output .bus_hold = "false";
defparam \Address_DataMem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \Address_DataMem[9]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[9]~output .bus_hold = "false";
defparam \Address_DataMem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \Address_DataMem[10]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[10]~output .bus_hold = "false";
defparam \Address_DataMem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \Address_DataMem[11]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[11]~output .bus_hold = "false";
defparam \Address_DataMem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \Address_DataMem[12]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[12]~output .bus_hold = "false";
defparam \Address_DataMem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \Address_DataMem[13]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[13]~output .bus_hold = "false";
defparam \Address_DataMem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \Address_DataMem[14]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[14]~output .bus_hold = "false";
defparam \Address_DataMem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \Address_DataMem[15]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[15]~output .bus_hold = "false";
defparam \Address_DataMem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \Address_DataMem[16]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[16]~output .bus_hold = "false";
defparam \Address_DataMem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \Address_DataMem[17]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[17]~output .bus_hold = "false";
defparam \Address_DataMem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \Address_DataMem[18]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[18]~output .bus_hold = "false";
defparam \Address_DataMem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \Address_DataMem[19]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[19]~output .bus_hold = "false";
defparam \Address_DataMem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \Address_DataMem[20]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[20]~output .bus_hold = "false";
defparam \Address_DataMem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Address_DataMem[21]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[21]~output .bus_hold = "false";
defparam \Address_DataMem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Address_DataMem[22]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[22]~output .bus_hold = "false";
defparam \Address_DataMem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \Address_DataMem[23]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[23]~output .bus_hold = "false";
defparam \Address_DataMem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \Address_DataMem[24]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[24]~output .bus_hold = "false";
defparam \Address_DataMem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \Address_DataMem[25]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[25]~output .bus_hold = "false";
defparam \Address_DataMem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \Address_DataMem[26]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[26]~output .bus_hold = "false";
defparam \Address_DataMem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \Address_DataMem[27]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[27]~output .bus_hold = "false";
defparam \Address_DataMem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \Address_DataMem[28]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[28]~output .bus_hold = "false";
defparam \Address_DataMem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \Address_DataMem[29]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[29]~output .bus_hold = "false";
defparam \Address_DataMem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \Address_DataMem[30]~output (
	.i(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[30]~output .bus_hold = "false";
defparam \Address_DataMem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \Address_DataMem[31]~output (
	.i(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_DataMem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_DataMem[31]~output .bus_hold = "false";
defparam \Address_DataMem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \WriteData_DataMem[0]~output (
	.i(\mips_core|RF|Mux63~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[0]~output .bus_hold = "false";
defparam \WriteData_DataMem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \WriteData_DataMem[1]~output (
	.i(\mips_core|RF|Mux62~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[1]~output .bus_hold = "false";
defparam \WriteData_DataMem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \WriteData_DataMem[2]~output (
	.i(\mips_core|RF|Mux61~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[2]~output .bus_hold = "false";
defparam \WriteData_DataMem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \WriteData_DataMem[3]~output (
	.i(\mips_core|RF|Mux60~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[3]~output .bus_hold = "false";
defparam \WriteData_DataMem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[4]~output (
	.i(\mips_core|RF|Mux59~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[4]~output .bus_hold = "false";
defparam \WriteData_DataMem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \WriteData_DataMem[5]~output (
	.i(\mips_core|RF|Mux58~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[5]~output .bus_hold = "false";
defparam \WriteData_DataMem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[6]~output (
	.i(\mips_core|RF|Mux57~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[6]~output .bus_hold = "false";
defparam \WriteData_DataMem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \WriteData_DataMem[7]~output (
	.i(\mips_core|RF|Mux56~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[7]~output .bus_hold = "false";
defparam \WriteData_DataMem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[8]~output (
	.i(\mips_core|RF|Mux55~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[8]~output .bus_hold = "false";
defparam \WriteData_DataMem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[9]~output (
	.i(\mips_core|RF|Mux54~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[9]~output .bus_hold = "false";
defparam \WriteData_DataMem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \WriteData_DataMem[10]~output (
	.i(\mips_core|RF|Mux53~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[10]~output .bus_hold = "false";
defparam \WriteData_DataMem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \WriteData_DataMem[11]~output (
	.i(\mips_core|RF|Mux52~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[11]~output .bus_hold = "false";
defparam \WriteData_DataMem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \WriteData_DataMem[12]~output (
	.i(\mips_core|RF|Mux51~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[12]~output .bus_hold = "false";
defparam \WriteData_DataMem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \WriteData_DataMem[13]~output (
	.i(\mips_core|RF|Mux50~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[13]~output .bus_hold = "false";
defparam \WriteData_DataMem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \WriteData_DataMem[14]~output (
	.i(\mips_core|RF|Mux49~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[14]~output .bus_hold = "false";
defparam \WriteData_DataMem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N16
cycloneive_io_obuf \WriteData_DataMem[15]~output (
	.i(\mips_core|RF|Mux48~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[15]~output .bus_hold = "false";
defparam \WriteData_DataMem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \WriteData_DataMem[16]~output (
	.i(\mips_core|RF|Mux47~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[16]~output .bus_hold = "false";
defparam \WriteData_DataMem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \WriteData_DataMem[17]~output (
	.i(\mips_core|RF|Mux46~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[17]~output .bus_hold = "false";
defparam \WriteData_DataMem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \WriteData_DataMem[18]~output (
	.i(\mips_core|RF|Mux45~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[18]~output .bus_hold = "false";
defparam \WriteData_DataMem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \WriteData_DataMem[19]~output (
	.i(\mips_core|RF|Mux44~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[19]~output .bus_hold = "false";
defparam \WriteData_DataMem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \WriteData_DataMem[20]~output (
	.i(\mips_core|RF|Mux43~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[20]~output .bus_hold = "false";
defparam \WriteData_DataMem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \WriteData_DataMem[21]~output (
	.i(\mips_core|RF|Mux42~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[21]~output .bus_hold = "false";
defparam \WriteData_DataMem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \WriteData_DataMem[22]~output (
	.i(\mips_core|RF|Mux41~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[22]~output .bus_hold = "false";
defparam \WriteData_DataMem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[23]~output (
	.i(\mips_core|RF|Mux40~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[23]~output .bus_hold = "false";
defparam \WriteData_DataMem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \WriteData_DataMem[24]~output (
	.i(\mips_core|RF|Mux39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[24]~output .bus_hold = "false";
defparam \WriteData_DataMem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \WriteData_DataMem[25]~output (
	.i(\mips_core|RF|Mux38~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[25]~output .bus_hold = "false";
defparam \WriteData_DataMem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \WriteData_DataMem[26]~output (
	.i(\mips_core|RF|Mux37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[26]~output .bus_hold = "false";
defparam \WriteData_DataMem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[27]~output (
	.i(\mips_core|RF|Mux36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[27]~output .bus_hold = "false";
defparam \WriteData_DataMem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \WriteData_DataMem[28]~output (
	.i(\mips_core|RF|Mux35~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[28]~output .bus_hold = "false";
defparam \WriteData_DataMem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \WriteData_DataMem[29]~output (
	.i(\mips_core|RF|Mux34~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[29]~output .bus_hold = "false";
defparam \WriteData_DataMem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \WriteData_DataMem[30]~output (
	.i(\mips_core|RF|Mux33~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[30]~output .bus_hold = "false";
defparam \WriteData_DataMem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \WriteData_DataMem[31]~output (
	.i(\mips_core|RF|Mux32~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData_DataMem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData_DataMem[31]~output .bus_hold = "false";
defparam \WriteData_DataMem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \MemWrite~output (
	.i(\mips_core|CU|MemWrite~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \MemRead~output (
	.i(\mips_core|CU|MemRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemRead~output_o ),
	.obar());
// synopsys translate_off
defparam \MemRead~output .bus_hold = "false";
defparam \MemRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \RegDst~output (
	.i(\mips_core|CU|ALUOp[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegDst~output_o ),
	.obar());
// synopsys translate_off
defparam \RegDst~output .bus_hold = "false";
defparam \RegDst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \Jump~output (
	.i(\mips_core|CU|Jump~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Jump~output_o ),
	.obar());
// synopsys translate_off
defparam \Jump~output .bus_hold = "false";
defparam \Jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \JAL~output (
	.i(\mips_core|CU|JAL~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\JAL~output_o ),
	.obar());
// synopsys translate_off
defparam \JAL~output .bus_hold = "false";
defparam \JAL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \Branch~output (
	.i(\mips_core|CU|ALUOp[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Branch~output_o ),
	.obar());
// synopsys translate_off
defparam \Branch~output .bus_hold = "false";
defparam \Branch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \MemToReg~output (
	.i(\mips_core|CU|MemRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemToReg~output_o ),
	.obar());
// synopsys translate_off
defparam \MemToReg~output .bus_hold = "false";
defparam \MemToReg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \ALUSrc~output (
	.i(\mips_core|CU|WideOr0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUSrc~output .bus_hold = "false";
defparam \ALUSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \RegWrite~output (
	.i(\mips_core|RF|registers[1][0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWrite~output .bus_hold = "false";
defparam \RegWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \JR~output (
	.i(\mips_core|ALU_CU|JR~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\JR~output_o ),
	.obar());
// synopsys translate_off
defparam \JR~output .bus_hold = "false";
defparam \JR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \ALUOp[0]~output (
	.i(\mips_core|CU|ALUOp[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[0]~output .bus_hold = "false";
defparam \ALUOp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ALUOp[1]~output (
	.i(\mips_core|CU|ALUOp[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[1]~output .bus_hold = "false";
defparam \ALUOp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \PC[0]~output (
	.i(\mips_core|PC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \PC[1]~output (
	.i(\mips_core|PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \PC[2]~output (
	.i(\mips_core|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \PC[3]~output (
	.i(\mips_core|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \PC[4]~output (
	.i(\mips_core|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \PC[5]~output (
	.i(\mips_core|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \PC[6]~output (
	.i(\mips_core|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \PC[7]~output (
	.i(\mips_core|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \PC[8]~output (
	.i(\mips_core|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \PC[9]~output (
	.i(\mips_core|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \PC[10]~output (
	.i(\mips_core|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \PC[11]~output (
	.i(\mips_core|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \PC[12]~output (
	.i(\mips_core|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \PC[13]~output (
	.i(\mips_core|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \PC[14]~output (
	.i(\mips_core|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \PC[15]~output (
	.i(\mips_core|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \PC[16]~output (
	.i(\mips_core|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \PC[17]~output (
	.i(\mips_core|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \PC[18]~output (
	.i(\mips_core|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \PC[19]~output (
	.i(\mips_core|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \PC[20]~output (
	.i(\mips_core|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \PC[21]~output (
	.i(\mips_core|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \PC[22]~output (
	.i(\mips_core|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \PC[23]~output (
	.i(\mips_core|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \PC[24]~output (
	.i(\mips_core|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \PC[25]~output (
	.i(\mips_core|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \PC[26]~output (
	.i(\mips_core|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \PC[27]~output (
	.i(\mips_core|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \PC[28]~output (
	.i(\mips_core|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \PC[29]~output (
	.i(\mips_core|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \PC[30]~output (
	.i(\mips_core|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \PC[31]~output (
	.i(\mips_core|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \mips_core|PC_add_1[0]~0 (
// Equation(s):
// \mips_core|PC_add_1[0]~0_combout  = \mips_core|PC [0] $ (VCC)
// \mips_core|PC_add_1[0]~1  = CARRY(\mips_core|PC [0])

	.dataa(gnd),
	.datab(\mips_core|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mips_core|PC_add_1[0]~0_combout ),
	.cout(\mips_core|PC_add_1[0]~1 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[0]~0 .lut_mask = 16'h33CC;
defparam \mips_core|PC_add_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \mips_core|PC_add_1[1]~2 (
// Equation(s):
// \mips_core|PC_add_1[1]~2_combout  = (\mips_core|PC [1] & (!\mips_core|PC_add_1[0]~1 )) # (!\mips_core|PC [1] & ((\mips_core|PC_add_1[0]~1 ) # (GND)))
// \mips_core|PC_add_1[1]~3  = CARRY((!\mips_core|PC_add_1[0]~1 ) # (!\mips_core|PC [1]))

	.dataa(gnd),
	.datab(\mips_core|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[0]~1 ),
	.combout(\mips_core|PC_add_1[1]~2_combout ),
	.cout(\mips_core|PC_add_1[1]~3 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[1]~2 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \mips_core|PC_add_1[2]~4 (
// Equation(s):
// \mips_core|PC_add_1[2]~4_combout  = (\mips_core|PC [2] & (\mips_core|PC_add_1[1]~3  $ (GND))) # (!\mips_core|PC [2] & (!\mips_core|PC_add_1[1]~3  & VCC))
// \mips_core|PC_add_1[2]~5  = CARRY((\mips_core|PC [2] & !\mips_core|PC_add_1[1]~3 ))

	.dataa(\mips_core|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[1]~3 ),
	.combout(\mips_core|PC_add_1[2]~4_combout ),
	.cout(\mips_core|PC_add_1[2]~5 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[2]~4 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\mips_core|PC [7],\mips_core|PC [6],\mips_core|PC [5],\mips_core|PC [4],\mips_core|PC [3],\mips_core|PC [2],\mips_core|PC [1],\mips_core|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ALTSYNCRAM";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000003000000002000000002000000000000000002000000000000000000000000002000000000000000010000000001000000000000000000000000001000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \mips_core|PC_add_1[3]~6 (
// Equation(s):
// \mips_core|PC_add_1[3]~6_combout  = (\mips_core|PC [3] & (!\mips_core|PC_add_1[2]~5 )) # (!\mips_core|PC [3] & ((\mips_core|PC_add_1[2]~5 ) # (GND)))
// \mips_core|PC_add_1[3]~7  = CARRY((!\mips_core|PC_add_1[2]~5 ) # (!\mips_core|PC [3]))

	.dataa(\mips_core|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[2]~5 ),
	.combout(\mips_core|PC_add_1[3]~6_combout ),
	.cout(\mips_core|PC_add_1[3]~7 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[3]~6 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \mips_core|PC_add_1[4]~8 (
// Equation(s):
// \mips_core|PC_add_1[4]~8_combout  = (\mips_core|PC [4] & (\mips_core|PC_add_1[3]~7  $ (GND))) # (!\mips_core|PC [4] & (!\mips_core|PC_add_1[3]~7  & VCC))
// \mips_core|PC_add_1[4]~9  = CARRY((\mips_core|PC [4] & !\mips_core|PC_add_1[3]~7 ))

	.dataa(\mips_core|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[3]~7 ),
	.combout(\mips_core|PC_add_1[4]~8_combout ),
	.cout(\mips_core|PC_add_1[4]~9 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[4]~8 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \mips_core|PC_add_1[5]~10 (
// Equation(s):
// \mips_core|PC_add_1[5]~10_combout  = (\mips_core|PC [5] & (!\mips_core|PC_add_1[4]~9 )) # (!\mips_core|PC [5] & ((\mips_core|PC_add_1[4]~9 ) # (GND)))
// \mips_core|PC_add_1[5]~11  = CARRY((!\mips_core|PC_add_1[4]~9 ) # (!\mips_core|PC [5]))

	.dataa(gnd),
	.datab(\mips_core|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[4]~9 ),
	.combout(\mips_core|PC_add_1[5]~10_combout ),
	.cout(\mips_core|PC_add_1[5]~11 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[5]~10 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \mips_core|PC_add_1[6]~12 (
// Equation(s):
// \mips_core|PC_add_1[6]~12_combout  = (\mips_core|PC [6] & (\mips_core|PC_add_1[5]~11  $ (GND))) # (!\mips_core|PC [6] & (!\mips_core|PC_add_1[5]~11  & VCC))
// \mips_core|PC_add_1[6]~13  = CARRY((\mips_core|PC [6] & !\mips_core|PC_add_1[5]~11 ))

	.dataa(\mips_core|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[5]~11 ),
	.combout(\mips_core|PC_add_1[6]~12_combout ),
	.cout(\mips_core|PC_add_1[6]~13 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[6]~12 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \mips_core|PC_add_1[7]~14 (
// Equation(s):
// \mips_core|PC_add_1[7]~14_combout  = (\mips_core|PC [7] & (!\mips_core|PC_add_1[6]~13 )) # (!\mips_core|PC [7] & ((\mips_core|PC_add_1[6]~13 ) # (GND)))
// \mips_core|PC_add_1[7]~15  = CARRY((!\mips_core|PC_add_1[6]~13 ) # (!\mips_core|PC [7]))

	.dataa(gnd),
	.datab(\mips_core|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[6]~13 ),
	.combout(\mips_core|PC_add_1[7]~14_combout ),
	.cout(\mips_core|PC_add_1[7]~15 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[7]~14 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux63~0 (
// Equation(s):
// \mips_core|RF|Mux63~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17  & 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~0 .lut_mask = 16'h8001;
defparam \mips_core|RF|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \mips_core|CU|ALUOp[1]~0 (
// Equation(s):
// \mips_core|CU|ALUOp[1]~0_combout  = (!\Reset~input_o  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & \mips_core|CU|Decoder0~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|CU|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|CU|ALUOp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|ALUOp[1]~0 .lut_mask = 16'h0100;
defparam \mips_core|CU|ALUOp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \mips_core|ALU_CU|WideOr1~1 (
// Equation(s):
// \mips_core|ALU_CU|WideOr1~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ) # ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|WideOr1~1 .lut_mask = 16'hFFDC;
defparam \mips_core|ALU_CU|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[1]~8 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[1]~8_combout  = ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & (!\mips_core|ALU_CU|WideOr1~1_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ))) # (!\mips_core|CU|ALUOp[1]~0_combout 
// )

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|CU|ALUOp[1]~0_combout ),
	.datac(\mips_core|ALU_CU|WideOr1~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[1]~8 .lut_mask = 16'h3733;
defparam \mips_core|ALU_CU|ALUControl[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[3]~6 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[3]~6_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[3]~6 .lut_mask = 16'h0800;
defparam \mips_core|ALU_CU|ALUControl[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \mips_core|ALU_CU|WideOr1~0 (
// Equation(s):
// \mips_core|ALU_CU|WideOr1~0_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|WideOr1~0 .lut_mask = 16'h0F00;
defparam \mips_core|ALU_CU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \mips_core|RF|registers[1][0]~2 (
// Equation(s):
// \mips_core|RF|registers[1][0]~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[1][0]~2 .lut_mask = 16'h0AAC;
defparam \mips_core|RF|registers[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \mips_core|CU|WideOr1~0 (
// Equation(s):
// \mips_core|CU|WideOr1~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ) # ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\mips_core|CU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|WideOr1~0 .lut_mask = 16'hCFFA;
defparam \mips_core|CU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \mips_core|RF|registers[1][0]~0 (
// Equation(s):
// \mips_core|RF|registers[1][0]~0_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  & (!\mips_core|CU|WideOr1~0_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  & !\Reset~input_o )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\mips_core|CU|WideOr1~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[1][0]~0 .lut_mask = 16'h0001;
defparam \mips_core|RF|registers[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \mips_core|RF|registers[1][0]~3 (
// Equation(s):
// \mips_core|RF|registers[1][0]~3_combout  = (\mips_core|RF|registers[1][0]~0_combout  & ((\mips_core|CU|Decoder0~0_combout  & (\mips_core|RF|registers[1][0]~2_combout )) # (!\mips_core|CU|Decoder0~0_combout  & 
// ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 )))))

	.dataa(\mips_core|CU|Decoder0~0_combout ),
	.datab(\mips_core|RF|registers[1][0]~2_combout ),
	.datac(\mips_core|RF|registers[1][0]~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[1][0]~3 .lut_mask = 16'hD080;
defparam \mips_core|RF|registers[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \mips_core|RF|registers[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux31~0 (
// Equation(s):
// \mips_core|RF|Mux31~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24  & 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~0 .lut_mask = 16'h8001;
defparam \mips_core|RF|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux31~1 (
// Equation(s):
// \mips_core|RF|Mux31~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & \mips_core|RF|Mux31~0_combout )

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux31~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~1 .lut_mask = 16'hCC00;
defparam \mips_core|RF|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux31~2 (
// Equation(s):
// \mips_core|RF|Mux31~2_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][0]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][0]~q ))))

	.dataa(\mips_core|RF|registers[1][0]~q ),
	.datab(\mips_core|RF|registers[31][0]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux31~2 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \mips_core|ALU|alu0|A_in~0 (
// Equation(s):
// \mips_core|ALU|alu0|A_in~0_combout  = \mips_core|RF|Mux31~2_combout  $ (((\mips_core|ALU_CU|ALUControl[3]~6_combout  & (\mips_core|ALU_CU|WideOr1~0_combout  & \mips_core|CU|ALUOp[1]~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[3]~6_combout ),
	.datab(\mips_core|ALU_CU|WideOr1~0_combout ),
	.datac(\mips_core|CU|ALUOp[1]~0_combout ),
	.datad(\mips_core|RF|Mux31~2_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|A_in~0 .lut_mask = 16'h7F80;
defparam \mips_core|ALU|alu0|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl~7 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl~7_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl~7 .lut_mask = 16'h0420;
defparam \mips_core|ALU_CU|ALUControl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[0]~9 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[0]~9_combout  = (\mips_core|ALU_CU|ALUControl~7_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & (\mips_core|CU|ALUOp[1]~0_combout  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\mips_core|ALU_CU|ALUControl~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\mips_core|CU|ALUOp[1]~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[0]~9 .lut_mask = 16'h0080;
defparam \mips_core|ALU_CU|ALUControl[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \mips_core|ALU_CU|WideOr0~0 (
// Equation(s):
// \mips_core|ALU_CU|WideOr0~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  & ((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|WideOr0~0 .lut_mask = 16'h400C;
defparam \mips_core|ALU_CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \mips_core|CU|ALUOp[0]~1 (
// Equation(s):
// \mips_core|CU|ALUOp[0]~1_combout  = (!\Reset~input_o  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 
// )))

	.dataa(\Reset~input_o ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips_core|CU|ALUOp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|ALUOp[0]~1 .lut_mask = 16'h0001;
defparam \mips_core|CU|ALUOp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \mips_core|CU|ALUOp[0]~2 (
// Equation(s):
// \mips_core|CU|ALUOp[0]~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & 
// \mips_core|CU|ALUOp[0]~1_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|CU|ALUOp[0]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|CU|ALUOp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|ALUOp[0]~2 .lut_mask = 16'h0200;
defparam \mips_core|CU|ALUOp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \mips_core|ALU_CU|Selector0~0 (
// Equation(s):
// \mips_core|ALU_CU|Selector0~0_combout  = (\mips_core|CU|ALUOp[1]~0_combout  & (\mips_core|ALU_CU|WideOr0~0_combout  & (\mips_core|ALU_CU|WideOr1~0_combout ))) # (!\mips_core|CU|ALUOp[1]~0_combout  & (((\mips_core|CU|ALUOp[0]~2_combout ))))

	.dataa(\mips_core|CU|ALUOp[1]~0_combout ),
	.datab(\mips_core|ALU_CU|WideOr0~0_combout ),
	.datac(\mips_core|ALU_CU|WideOr1~0_combout ),
	.datad(\mips_core|CU|ALUOp[0]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|Selector0~0 .lut_mask = 16'hD580;
defparam \mips_core|ALU_CU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux63~1 (
// Equation(s):
// \mips_core|RF|Mux63~1_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16  & \mips_core|RF|Mux63~0_combout )

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux63~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~1 .lut_mask = 16'hCC00;
defparam \mips_core|RF|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \mips_core|CU|WideOr0~0 (
// Equation(s):
// \mips_core|CU|WideOr0~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips_core|CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|WideOr0~0 .lut_mask = 16'hA004;
defparam \mips_core|CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \mips_core|CU|WideOr0~1 (
// Equation(s):
// \mips_core|CU|WideOr0~1_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30  & (!\Reset~input_o  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  & \mips_core|CU|WideOr0~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\Reset~input_o ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\mips_core|CU|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|CU|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|WideOr0~1 .lut_mask = 16'h0100;
defparam \mips_core|CU|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \mips_core|ALU_in2[0]~0 (
// Equation(s):
// \mips_core|ALU_in2[0]~0_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\mips_core|CU|WideOr0~1_combout  & (((\mips_core|RF|Mux63~2_combout  & \mips_core|RF|Mux63~1_combout 
// ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\mips_core|RF|Mux63~2_combout ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[0]~0 .lut_mask = 16'hAAC0;
defparam \mips_core|ALU_in2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \mips_core|ALU|alu0|B_in~0 (
// Equation(s):
// \mips_core|ALU|alu0|B_in~0_combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|B_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|B_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|alu0|B_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \mips_core|ALU|alu0|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|alu0|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (((\mips_core|ALU_CU|ALUControl[0]~9_combout )))) # (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|alu0|A_in~0_combout  & 
// ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU|alu0|B_in~0_combout ))) # (!\mips_core|ALU|alu0|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & \mips_core|ALU|alu0|B_in~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|alu0|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU|alu0|B_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|opMUX|Out~0 .lut_mask = 16'hF4E0;
defparam \mips_core|ALU|alu0|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \mips_core|ALU|alu0|adder|Sum~0 (
// Equation(s):
// \mips_core|ALU|alu0|adder|Sum~0_combout  = \mips_core|ALU|alu0|A_in~0_combout  $ (\mips_core|ALU_in2[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU|alu0|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|adder|Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|adder|Sum~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|alu0|adder|Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \mips_core|ALU_CU|ALUControl[3]~10 (
// Equation(s):
// \mips_core|ALU_CU|ALUControl[3]~10_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & (\mips_core|ALU_CU|ALUControl[3]~6_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & \mips_core|CU|ALUOp[1]~0_combout 
// )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|ALU_CU|ALUControl[3]~6_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\mips_core|CU|ALUOp[1]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|ALUControl[3]~10 .lut_mask = 16'h4000;
defparam \mips_core|ALU_CU|ALUControl[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  = ((!\mips_core|ALU_CU|ALUControl~7_combout  & (!\mips_core|ALU_CU|WideOr1~1_combout  & \mips_core|ALU_CU|WideOr1~0_combout ))) # (!\mips_core|CU|ALUOp[1]~0_combout )

	.dataa(\mips_core|ALU_CU|ALUControl~7_combout ),
	.datab(\mips_core|CU|ALUOp[1]~0_combout ),
	.datac(\mips_core|ALU_CU|WideOr1~1_combout ),
	.datad(\mips_core|ALU_CU|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0 .lut_mask = 16'h3733;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux28~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux28~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \mips_core|RF|registers[31][0]~1 (
// Equation(s):
// \mips_core|RF|registers[31][0]~1_combout  = (\mips_core|RF|registers[1][0]~0_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & (\mips_core|CU|Decoder0~0_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 
// )))

	.dataa(\mips_core|RF|registers[1][0]~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\mips_core|CU|Decoder0~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[31][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[31][0]~1 .lut_mask = 16'h8000;
defparam \mips_core|RF|registers[31][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \mips_core|RF|registers[31][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[3]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \mips_core|RF|Mux60~0 (
// Equation(s):
// \mips_core|RF|Mux60~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][3]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][3]~q ))))

	.dataa(\mips_core|RF|registers[1][3]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|registers[31][3]~q ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux60~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \mips_core|ALU_in2[3]~29 (
// Equation(s):
// \mips_core|ALU_in2[3]~29_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux60~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux60~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[3]~29 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[3]~29_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[3]~29_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[3]~29_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \mips_core|RF|registers[31][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \mips_core|RF|Mux29~0 (
// Equation(s):
// \mips_core|RF|Mux29~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & (\mips_core|RF|registers[31][2]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[1][2]~q )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(\mips_core|RF|registers[31][2]~q ),
	.datad(\mips_core|RF|registers[1][2]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~0 .lut_mask = 16'hF5A0;
defparam \mips_core|RF|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \mips_core|RF|Mux29~1 (
// Equation(s):
// \mips_core|RF|Mux29~1_combout  = (\mips_core|RF|Mux31~0_combout  & (\mips_core|RF|Mux29~0_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(\mips_core|RF|Mux31~0_combout ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux29~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux29~1 .lut_mask = 16'hA000;
defparam \mips_core|RF|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  = \mips_core|RF|Mux29~1_combout  $ (((\mips_core|CU|ALUOp[1]~0_combout  & (\mips_core|ALU_CU|WideOr1~0_combout  & \mips_core|ALU_CU|ALUControl[3]~6_combout ))))

	.dataa(\mips_core|CU|ALUOp[1]~0_combout ),
	.datab(\mips_core|RF|Mux29~1_combout ),
	.datac(\mips_core|ALU_CU|WideOr1~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0 .lut_mask = 16'h6CCC;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \mips_core|RF|registers[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[1]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \mips_core|RF|Mux62~0 (
// Equation(s):
// \mips_core|RF|Mux62~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][1]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[1][1]~q ))

	.dataa(gnd),
	.datab(\mips_core|RF|registers[1][1]~q ),
	.datac(\mips_core|RF|registers[31][1]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~0 .lut_mask = 16'hF0CC;
defparam \mips_core|RF|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \mips_core|ALU_in2[1]~31 (
// Equation(s):
// \mips_core|ALU_in2[1]~31_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 )) # (!\mips_core|CU|WideOr0~1_combout  & (((\mips_core|RF|Mux63~1_combout  & \mips_core|RF|Mux62~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|RF|Mux62~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[1]~31 .lut_mask = 16'hB888;
defparam \mips_core|ALU_in2[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \mips_core|ALU|alu0|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|alu0|adder|C_out~0_combout  = (\mips_core|ALU_in2[0]~0_combout  & (\mips_core|RF|Mux31~2_combout  $ ((\mips_core|ALU_CU|ALUControl[3]~10_combout )))) # (!\mips_core|ALU_in2[0]~0_combout  & (((\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|RF|Mux31~2_combout ),
	.datab(\mips_core|ALU_in2[0]~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|adder|C_out~0 .lut_mask = 16'h7B48;
defparam \mips_core|ALU|alu0|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  & ((\mips_core|ALU|alu0|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[1]~31_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  & (\mips_core|ALU|alu0|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[1]~31_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[1]~31_combout ),
	.datad(\mips_core|ALU|alu0|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[2]~30_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[2]~30_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[2]~30_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout  $ (\mips_core|ALU_in2[3]~29_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ),
	.datac(\mips_core|ALU_in2[3]~29_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \mips_core|RF|registers[31][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux57~0 (
// Equation(s):
// \mips_core|RF|Mux57~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][6]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][6]~q ))))

	.dataa(\mips_core|RF|registers[1][6]~q ),
	.datab(\mips_core|RF|registers[31][6]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux57~0 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \mips_core|ALU_in2[6]~26 (
// Equation(s):
// \mips_core|ALU_in2[6]~26_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux57~0_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux57~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[6]~26 .lut_mask = 16'hDD88;
defparam \mips_core|ALU_in2[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux25~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux25~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[6]~26_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[6]~26_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[6]~26_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \mips_core|RF|registers[31][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \mips_core|RF|Mux58~0 (
// Equation(s):
// \mips_core|RF|Mux58~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][5]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][5]~q ))))

	.dataa(\mips_core|RF|registers[1][5]~q ),
	.datab(\mips_core|RF|registers[31][5]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux58~0 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \mips_core|ALU_in2[5]~27 (
// Equation(s):
// \mips_core|ALU_in2[5]~27_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux58~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux58~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[5]~27 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \mips_core|RF|registers[31][4]~feeder (
// Equation(s):
// \mips_core|RF|registers[31][4]~feeder_combout  = \mips_core|WriteData_in[4]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[4]~57_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|registers[31][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|registers[31][4]~feeder .lut_mask = 16'hFF00;
defparam \mips_core|RF|registers[31][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \mips_core|RF|registers[31][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|RF|registers[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux27~0 (
// Equation(s):
// \mips_core|RF|Mux27~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][4]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][4]~q ))))

	.dataa(\mips_core|RF|registers[1][4]~q ),
	.datab(\mips_core|RF|registers[31][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux27~0 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux27~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux27~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[3]~29_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[3]~29_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[3].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[3]~29_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[4]~28_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[4]~28_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[5]~27_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[5]~27_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[5]~27_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  $ (\mips_core|ALU_in2[6]~26_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[6]~26_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \mips_core|RF|registers[31][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[7]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux56~0 (
// Equation(s):
// \mips_core|RF|Mux56~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][7]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][7]~q )))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|RF|registers[31][7]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|registers[1][7]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux56~0 .lut_mask = 16'h8A80;
defparam \mips_core|RF|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \mips_core|ALU_in2[7]~25 (
// Equation(s):
// \mips_core|ALU_in2[7]~25_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux56~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux56~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[7]~25 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  = \mips_core|RF|Mux24~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux24~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ) # (\mips_core|ALU_in2[7]~25_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  & (\mips_core|ALU_in2[7]~25_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datab(\mips_core|ALU_in2[7]~25_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[6]~26_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[6]~26_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[6].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[6]~26_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  $ 
// (\mips_core|ALU_in2[7]~25_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[7]~25_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~8_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux62~1 (
// Equation(s):
// \mips_core|RF|Mux62~1_combout  = (\mips_core|RF|Mux62~0_combout  & (\mips_core|RF|Mux63~0_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(\mips_core|RF|Mux62~0_combout ),
	.datab(\mips_core|RF|Mux63~0_combout ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux62~1 .lut_mask = 16'h8800;
defparam \mips_core|RF|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \mips_core|RF|Mux61~1 (
// Equation(s):
// \mips_core|RF|Mux61~1_combout  = (\mips_core|RF|Mux63~0_combout  & (\mips_core|RF|Mux61~0_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(\mips_core|RF|Mux63~0_combout ),
	.datab(\mips_core|RF|Mux61~0_combout ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~1 .lut_mask = 16'h8800;
defparam \mips_core|RF|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[7]~25_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[7]~25_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[7]~25_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[7].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[6].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \mips_core|ALU_in2[8]~24 (
// Equation(s):
// \mips_core|ALU_in2[8]~24_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux55~0_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\mips_core|RF|Mux55~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[8]~24 .lut_mask = 16'hF5A0;
defparam \mips_core|ALU_in2[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \mips_core|RF|registers[31][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[8]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux23~0 (
// Equation(s):
// \mips_core|RF|Mux23~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][8]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][8]~q ))))

	.dataa(\mips_core|RF|registers[1][8]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][8]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux23~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  = \mips_core|RF|Mux23~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux23~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout  $ (\mips_core|ALU_in2[8]~24_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ),
	.datab(\mips_core|ALU_in2[8]~24_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ) # (\mips_core|ALU_in2[8]~24_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  & (\mips_core|ALU_in2[8]~24_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datab(\mips_core|ALU_in2[8]~24_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~8_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1 .lut_mask = 16'hB3A0;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \mips_core|RF|registers[1][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[9]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux22~0 (
// Equation(s):
// \mips_core|RF|Mux22~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][9]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][9]~q ))))

	.dataa(\mips_core|RF|registers[1][9]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][9]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux22~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \mips_core|Add1~0 (
// Equation(s):
// \mips_core|Add1~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\mips_core|PC_add_1[0]~0_combout  $ (VCC))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\mips_core|PC_add_1[0]~0_combout  & VCC))
// \mips_core|Add1~1  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & \mips_core|PC_add_1[0]~0_combout ))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\mips_core|PC_add_1[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mips_core|Add1~0_combout ),
	.cout(\mips_core|Add1~1 ));
// synopsys translate_off
defparam \mips_core|Add1~0 .lut_mask = 16'h6688;
defparam \mips_core|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \mips_core|Add1~2 (
// Equation(s):
// \mips_core|Add1~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & ((\mips_core|PC_add_1[1]~2_combout  & (\mips_core|Add1~1  & VCC)) # (!\mips_core|PC_add_1[1]~2_combout  & (!\mips_core|Add1~1 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & ((\mips_core|PC_add_1[1]~2_combout  & (!\mips_core|Add1~1 )) # (!\mips_core|PC_add_1[1]~2_combout  & ((\mips_core|Add1~1 ) # (GND)))))
// \mips_core|Add1~3  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (!\mips_core|PC_add_1[1]~2_combout  & !\mips_core|Add1~1 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & ((!\mips_core|Add1~1 ) # 
// (!\mips_core|PC_add_1[1]~2_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\mips_core|PC_add_1[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~1 ),
	.combout(\mips_core|Add1~2_combout ),
	.cout(\mips_core|Add1~3 ));
// synopsys translate_off
defparam \mips_core|Add1~2 .lut_mask = 16'h9617;
defparam \mips_core|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \mips_core|Add1~4 (
// Equation(s):
// \mips_core|Add1~4_combout  = ((\mips_core|PC_add_1[2]~4_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  $ (!\mips_core|Add1~3 )))) # (GND)
// \mips_core|Add1~5  = CARRY((\mips_core|PC_add_1[2]~4_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ) # (!\mips_core|Add1~3 ))) # (!\mips_core|PC_add_1[2]~4_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2  & !\mips_core|Add1~3 )))

	.dataa(\mips_core|PC_add_1[2]~4_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~3 ),
	.combout(\mips_core|Add1~4_combout ),
	.cout(\mips_core|Add1~5 ));
// synopsys translate_off
defparam \mips_core|Add1~4 .lut_mask = 16'h698E;
defparam \mips_core|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \mips_core|Add1~6 (
// Equation(s):
// \mips_core|Add1~6_combout  = (\mips_core|PC_add_1[3]~6_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & (\mips_core|Add1~5  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & (!\mips_core|Add1~5 )))) # 
// (!\mips_core|PC_add_1[3]~6_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & (!\mips_core|Add1~5 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & ((\mips_core|Add1~5 ) # (GND)))))
// \mips_core|Add1~7  = CARRY((\mips_core|PC_add_1[3]~6_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & !\mips_core|Add1~5 )) # (!\mips_core|PC_add_1[3]~6_combout  & ((!\mips_core|Add1~5 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\mips_core|PC_add_1[3]~6_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~5 ),
	.combout(\mips_core|Add1~6_combout ),
	.cout(\mips_core|Add1~7 ));
// synopsys translate_off
defparam \mips_core|Add1~6 .lut_mask = 16'h9617;
defparam \mips_core|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \mips_core|Add1~8 (
// Equation(s):
// \mips_core|Add1~8_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  $ (\mips_core|PC_add_1[4]~8_combout  $ (!\mips_core|Add1~7 )))) # (GND)
// \mips_core|Add1~9  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & ((\mips_core|PC_add_1[4]~8_combout ) # (!\mips_core|Add1~7 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4  & 
// (\mips_core|PC_add_1[4]~8_combout  & !\mips_core|Add1~7 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|PC_add_1[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~7 ),
	.combout(\mips_core|Add1~8_combout ),
	.cout(\mips_core|Add1~9 ));
// synopsys translate_off
defparam \mips_core|Add1~8 .lut_mask = 16'h698E;
defparam \mips_core|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \mips_core|Add1~10 (
// Equation(s):
// \mips_core|Add1~10_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & ((\mips_core|PC_add_1[5]~10_combout  & (\mips_core|Add1~9  & VCC)) # (!\mips_core|PC_add_1[5]~10_combout  & (!\mips_core|Add1~9 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & ((\mips_core|PC_add_1[5]~10_combout  & (!\mips_core|Add1~9 )) # (!\mips_core|PC_add_1[5]~10_combout  & ((\mips_core|Add1~9 ) # (GND)))))
// \mips_core|Add1~11  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & (!\mips_core|PC_add_1[5]~10_combout  & !\mips_core|Add1~9 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & ((!\mips_core|Add1~9 ) # 
// (!\mips_core|PC_add_1[5]~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\mips_core|PC_add_1[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~9 ),
	.combout(\mips_core|Add1~10_combout ),
	.cout(\mips_core|Add1~11 ));
// synopsys translate_off
defparam \mips_core|Add1~10 .lut_mask = 16'h9617;
defparam \mips_core|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \mips_core|Add1~12 (
// Equation(s):
// \mips_core|Add1~12_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6  $ (\mips_core|PC_add_1[6]~12_combout  $ (!\mips_core|Add1~11 )))) # (GND)
// \mips_core|Add1~13  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6  & ((\mips_core|PC_add_1[6]~12_combout ) # (!\mips_core|Add1~11 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6  & 
// (\mips_core|PC_add_1[6]~12_combout  & !\mips_core|Add1~11 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\mips_core|PC_add_1[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~11 ),
	.combout(\mips_core|Add1~12_combout ),
	.cout(\mips_core|Add1~13 ));
// synopsys translate_off
defparam \mips_core|Add1~12 .lut_mask = 16'h698E;
defparam \mips_core|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \mips_core|Add1~14 (
// Equation(s):
// \mips_core|Add1~14_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & ((\mips_core|PC_add_1[7]~14_combout  & (\mips_core|Add1~13  & VCC)) # (!\mips_core|PC_add_1[7]~14_combout  & (!\mips_core|Add1~13 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & ((\mips_core|PC_add_1[7]~14_combout  & (!\mips_core|Add1~13 )) # (!\mips_core|PC_add_1[7]~14_combout  & ((\mips_core|Add1~13 ) # (GND)))))
// \mips_core|Add1~15  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & (!\mips_core|PC_add_1[7]~14_combout  & !\mips_core|Add1~13 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7  & ((!\mips_core|Add1~13 ) # 
// (!\mips_core|PC_add_1[7]~14_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\mips_core|PC_add_1[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~13 ),
	.combout(\mips_core|Add1~14_combout ),
	.cout(\mips_core|Add1~15 ));
// synopsys translate_off
defparam \mips_core|Add1~14 .lut_mask = 16'h9617;
defparam \mips_core|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \mips_core|Add1~16 (
// Equation(s):
// \mips_core|Add1~16_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8  $ (\mips_core|PC_add_1[8]~16_combout  $ (!\mips_core|Add1~15 )))) # (GND)
// \mips_core|Add1~17  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8  & ((\mips_core|PC_add_1[8]~16_combout ) # (!\mips_core|Add1~15 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8  & 
// (\mips_core|PC_add_1[8]~16_combout  & !\mips_core|Add1~15 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\mips_core|PC_add_1[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~15 ),
	.combout(\mips_core|Add1~16_combout ),
	.cout(\mips_core|Add1~17 ));
// synopsys translate_off
defparam \mips_core|Add1~16 .lut_mask = 16'h698E;
defparam \mips_core|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \mips_core|PC_next[8]~16 (
// Equation(s):
// \mips_core|PC_next[8]~16_combout  = (\mips_core|PC[2]~6_combout  & (((\mips_core|PC[2]~7_combout )))) # (!\mips_core|PC[2]~6_combout  & ((\mips_core|PC[2]~7_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 )) # 
// (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC_add_1[8]~16_combout )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\mips_core|PC_add_1[8]~16_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC[2]~7_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[8]~16 .lut_mask = 16'hFA0C;
defparam \mips_core|PC_next[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \mips_core|PC_next[8]~17 (
// Equation(s):
// \mips_core|PC_next[8]~17_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[8]~16_combout  & ((\mips_core|RF|Mux23~0_combout ))) # (!\mips_core|PC_next[8]~16_combout  & (\mips_core|Add1~16_combout )))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[8]~16_combout ))))

	.dataa(\mips_core|Add1~16_combout ),
	.datab(\mips_core|RF|Mux23~0_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[8]~16_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[8]~17 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \mips_core|PC[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[8]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[8] .is_wysiwyg = "true";
defparam \mips_core|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \mips_core|PC_add_1[8]~16 (
// Equation(s):
// \mips_core|PC_add_1[8]~16_combout  = (\mips_core|PC [8] & (\mips_core|PC_add_1[7]~15  $ (GND))) # (!\mips_core|PC [8] & (!\mips_core|PC_add_1[7]~15  & VCC))
// \mips_core|PC_add_1[8]~17  = CARRY((\mips_core|PC [8] & !\mips_core|PC_add_1[7]~15 ))

	.dataa(\mips_core|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[7]~15 ),
	.combout(\mips_core|PC_add_1[8]~16_combout ),
	.cout(\mips_core|PC_add_1[8]~17 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[8]~16 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \mips_core|Add1~18 (
// Equation(s):
// \mips_core|Add1~18_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & ((\mips_core|PC_add_1[9]~18_combout  & (\mips_core|Add1~17  & VCC)) # (!\mips_core|PC_add_1[9]~18_combout  & (!\mips_core|Add1~17 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & ((\mips_core|PC_add_1[9]~18_combout  & (!\mips_core|Add1~17 )) # (!\mips_core|PC_add_1[9]~18_combout  & ((\mips_core|Add1~17 ) # (GND)))))
// \mips_core|Add1~19  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & (!\mips_core|PC_add_1[9]~18_combout  & !\mips_core|Add1~17 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9  & ((!\mips_core|Add1~17 ) # 
// (!\mips_core|PC_add_1[9]~18_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\mips_core|PC_add_1[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~17 ),
	.combout(\mips_core|Add1~18_combout ),
	.cout(\mips_core|Add1~19 ));
// synopsys translate_off
defparam \mips_core|Add1~18 .lut_mask = 16'h9617;
defparam \mips_core|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \mips_core|PC_next[9]~18 (
// Equation(s):
// \mips_core|PC_next[9]~18_combout  = (\mips_core|PC[2]~6_combout  & (((\mips_core|Add1~18_combout ) # (\mips_core|PC[2]~7_combout )))) # (!\mips_core|PC[2]~6_combout  & (\mips_core|PC_add_1[9]~18_combout  & ((!\mips_core|PC[2]~7_combout ))))

	.dataa(\mips_core|PC_add_1[9]~18_combout ),
	.datab(\mips_core|Add1~18_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC[2]~7_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[9]~18 .lut_mask = 16'hF0CA;
defparam \mips_core|PC_next[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \mips_core|PC_next[9]~19 (
// Equation(s):
// \mips_core|PC_next[9]~19_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[9]~18_combout  & (\mips_core|RF|Mux22~0_combout )) # (!\mips_core|PC_next[9]~18_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[9]~18_combout ))))

	.dataa(\mips_core|RF|Mux22~0_combout ),
	.datab(\mips_core|PC[2]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\mips_core|PC_next[9]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[9]~19 .lut_mask = 16'hBBC0;
defparam \mips_core|PC_next[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \mips_core|PC[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[9]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[9] .is_wysiwyg = "true";
defparam \mips_core|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \mips_core|PC_add_1[9]~18 (
// Equation(s):
// \mips_core|PC_add_1[9]~18_combout  = (\mips_core|PC [9] & (!\mips_core|PC_add_1[8]~17 )) # (!\mips_core|PC [9] & ((\mips_core|PC_add_1[8]~17 ) # (GND)))
// \mips_core|PC_add_1[9]~19  = CARRY((!\mips_core|PC_add_1[8]~17 ) # (!\mips_core|PC [9]))

	.dataa(\mips_core|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[8]~17 ),
	.combout(\mips_core|PC_add_1[9]~18_combout ),
	.cout(\mips_core|PC_add_1[9]~19 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[9]~18 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \mips_core|RF|registers[31][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[13]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \mips_core|RF|Mux18~0 (
// Equation(s):
// \mips_core|RF|Mux18~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][13]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][13]~q ))))

	.dataa(\mips_core|RF|registers[1][13]~q ),
	.datab(\mips_core|RF|Mux31~1_combout ),
	.datac(\mips_core|RF|registers[31][13]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux18~0 .lut_mask = 16'hC088;
defparam \mips_core|RF|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \mips_core|RF|registers[1][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux19~0 (
// Equation(s):
// \mips_core|RF|Mux19~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][12]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][12]~q ))))

	.dataa(\mips_core|RF|registers[1][12]~q ),
	.datab(\mips_core|RF|Mux31~1_combout ),
	.datac(\mips_core|RF|registers[31][12]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux19~0 .lut_mask = 16'hC088;
defparam \mips_core|RF|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \mips_core|RF|registers[31][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \mips_core|RF|Mux20~0 (
// Equation(s):
// \mips_core|RF|Mux20~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][11]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][11]~q ))))

	.dataa(\mips_core|RF|registers[1][11]~q ),
	.datab(\mips_core|RF|Mux31~1_combout ),
	.datac(\mips_core|RF|registers[31][11]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux20~0 .lut_mask = 16'hC088;
defparam \mips_core|RF|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \mips_core|Add1~20 (
// Equation(s):
// \mips_core|Add1~20_combout  = ((\mips_core|PC_add_1[10]~20_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10  $ (!\mips_core|Add1~19 )))) # (GND)
// \mips_core|Add1~21  = CARRY((\mips_core|PC_add_1[10]~20_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ) # (!\mips_core|Add1~19 ))) # (!\mips_core|PC_add_1[10]~20_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10  & !\mips_core|Add1~19 )))

	.dataa(\mips_core|PC_add_1[10]~20_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~19 ),
	.combout(\mips_core|Add1~20_combout ),
	.cout(\mips_core|Add1~21 ));
// synopsys translate_off
defparam \mips_core|Add1~20 .lut_mask = 16'h698E;
defparam \mips_core|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \mips_core|RF|registers[1][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \mips_core|RF|Mux21~0 (
// Equation(s):
// \mips_core|RF|Mux21~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & (\mips_core|RF|registers[31][10]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// ((\mips_core|RF|registers[1][10]~q )))))

	.dataa(\mips_core|RF|registers[31][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[1][10]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux21~0 .lut_mask = 16'hB800;
defparam \mips_core|RF|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \mips_core|PC_next[10]~20 (
// Equation(s):
// \mips_core|PC_next[10]~20_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ) # (\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (\mips_core|PC_add_1[10]~20_combout  & 
// ((!\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC_add_1[10]~20_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[10]~20 .lut_mask = 16'hF0CA;
defparam \mips_core|PC_next[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \mips_core|PC_next[10]~21 (
// Equation(s):
// \mips_core|PC_next[10]~21_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[10]~20_combout  & ((\mips_core|RF|Mux21~0_combout ))) # (!\mips_core|PC_next[10]~20_combout  & (\mips_core|Add1~20_combout )))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[10]~20_combout ))))

	.dataa(\mips_core|Add1~20_combout ),
	.datab(\mips_core|RF|Mux21~0_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[10]~20_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[10]~21 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \mips_core|PC[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[10]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[10] .is_wysiwyg = "true";
defparam \mips_core|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \mips_core|PC_add_1[10]~20 (
// Equation(s):
// \mips_core|PC_add_1[10]~20_combout  = (\mips_core|PC [10] & (\mips_core|PC_add_1[9]~19  $ (GND))) # (!\mips_core|PC [10] & (!\mips_core|PC_add_1[9]~19  & VCC))
// \mips_core|PC_add_1[10]~21  = CARRY((\mips_core|PC [10] & !\mips_core|PC_add_1[9]~19 ))

	.dataa(gnd),
	.datab(\mips_core|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[9]~19 ),
	.combout(\mips_core|PC_add_1[10]~20_combout ),
	.cout(\mips_core|PC_add_1[10]~21 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[10]~20 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \mips_core|Add1~22 (
// Equation(s):
// \mips_core|Add1~22_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & ((\mips_core|PC_add_1[11]~22_combout  & (\mips_core|Add1~21  & VCC)) # (!\mips_core|PC_add_1[11]~22_combout  & (!\mips_core|Add1~21 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & ((\mips_core|PC_add_1[11]~22_combout  & (!\mips_core|Add1~21 )) # (!\mips_core|PC_add_1[11]~22_combout  & ((\mips_core|Add1~21 ) # (GND)))))
// \mips_core|Add1~23  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & (!\mips_core|PC_add_1[11]~22_combout  & !\mips_core|Add1~21 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11  & ((!\mips_core|Add1~21 ) # 
// (!\mips_core|PC_add_1[11]~22_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\mips_core|PC_add_1[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~21 ),
	.combout(\mips_core|Add1~22_combout ),
	.cout(\mips_core|Add1~23 ));
// synopsys translate_off
defparam \mips_core|Add1~22 .lut_mask = 16'h9617;
defparam \mips_core|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \mips_core|PC_next[11]~22 (
// Equation(s):
// \mips_core|PC_next[11]~22_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & (\mips_core|Add1~22_combout )) # (!\mips_core|PC[2]~6_combout  & 
// ((\mips_core|PC_add_1[11]~22_combout )))))

	.dataa(\mips_core|Add1~22_combout ),
	.datab(\mips_core|PC_add_1[11]~22_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[11]~22 .lut_mask = 16'hFA0C;
defparam \mips_core|PC_next[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \mips_core|PC_next[11]~23 (
// Equation(s):
// \mips_core|PC_next[11]~23_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[11]~22_combout  & (\mips_core|RF|Mux20~0_combout )) # (!\mips_core|PC_next[11]~22_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[11]~22_combout ))))

	.dataa(\mips_core|RF|Mux20~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC_next[11]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[11]~23 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \mips_core|PC[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[11]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[11] .is_wysiwyg = "true";
defparam \mips_core|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \mips_core|PC_add_1[11]~22 (
// Equation(s):
// \mips_core|PC_add_1[11]~22_combout  = (\mips_core|PC [11] & (!\mips_core|PC_add_1[10]~21 )) # (!\mips_core|PC [11] & ((\mips_core|PC_add_1[10]~21 ) # (GND)))
// \mips_core|PC_add_1[11]~23  = CARRY((!\mips_core|PC_add_1[10]~21 ) # (!\mips_core|PC [11]))

	.dataa(\mips_core|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[10]~21 ),
	.combout(\mips_core|PC_add_1[11]~22_combout ),
	.cout(\mips_core|PC_add_1[11]~23 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[11]~22 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \mips_core|Add1~24 (
// Equation(s):
// \mips_core|Add1~24_combout  = ((\mips_core|PC_add_1[12]~24_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12  $ (!\mips_core|Add1~23 )))) # (GND)
// \mips_core|Add1~25  = CARRY((\mips_core|PC_add_1[12]~24_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ) # (!\mips_core|Add1~23 ))) # (!\mips_core|PC_add_1[12]~24_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12  & !\mips_core|Add1~23 )))

	.dataa(\mips_core|PC_add_1[12]~24_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~23 ),
	.combout(\mips_core|Add1~24_combout ),
	.cout(\mips_core|Add1~25 ));
// synopsys translate_off
defparam \mips_core|Add1~24 .lut_mask = 16'h698E;
defparam \mips_core|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \mips_core|PC_next[12]~24 (
// Equation(s):
// \mips_core|PC_next[12]~24_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ) # (\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (\mips_core|PC_add_1[12]~24_combout  & 
// ((!\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|PC_add_1[12]~24_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[12]~24 .lut_mask = 16'hAAE4;
defparam \mips_core|PC_next[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \mips_core|PC_next[12]~25 (
// Equation(s):
// \mips_core|PC_next[12]~25_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[12]~24_combout  & (\mips_core|RF|Mux19~0_combout )) # (!\mips_core|PC_next[12]~24_combout  & ((\mips_core|Add1~24_combout ))))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[12]~24_combout ))))

	.dataa(\mips_core|RF|Mux19~0_combout ),
	.datab(\mips_core|Add1~24_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[12]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[12]~25 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \mips_core|PC[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[12] .is_wysiwyg = "true";
defparam \mips_core|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \mips_core|PC_add_1[12]~24 (
// Equation(s):
// \mips_core|PC_add_1[12]~24_combout  = (\mips_core|PC [12] & (\mips_core|PC_add_1[11]~23  $ (GND))) # (!\mips_core|PC [12] & (!\mips_core|PC_add_1[11]~23  & VCC))
// \mips_core|PC_add_1[12]~25  = CARRY((\mips_core|PC [12] & !\mips_core|PC_add_1[11]~23 ))

	.dataa(gnd),
	.datab(\mips_core|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[11]~23 ),
	.combout(\mips_core|PC_add_1[12]~24_combout ),
	.cout(\mips_core|PC_add_1[12]~25 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[12]~24 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \mips_core|Add1~26 (
// Equation(s):
// \mips_core|Add1~26_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & ((\mips_core|PC_add_1[13]~26_combout  & (\mips_core|Add1~25  & VCC)) # (!\mips_core|PC_add_1[13]~26_combout  & (!\mips_core|Add1~25 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & ((\mips_core|PC_add_1[13]~26_combout  & (!\mips_core|Add1~25 )) # (!\mips_core|PC_add_1[13]~26_combout  & ((\mips_core|Add1~25 ) # (GND)))))
// \mips_core|Add1~27  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & (!\mips_core|PC_add_1[13]~26_combout  & !\mips_core|Add1~25 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13  & ((!\mips_core|Add1~25 ) # 
// (!\mips_core|PC_add_1[13]~26_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\mips_core|PC_add_1[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~25 ),
	.combout(\mips_core|Add1~26_combout ),
	.cout(\mips_core|Add1~27 ));
// synopsys translate_off
defparam \mips_core|Add1~26 .lut_mask = 16'h9617;
defparam \mips_core|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \mips_core|PC_next[13]~26 (
// Equation(s):
// \mips_core|PC_next[13]~26_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & (\mips_core|Add1~26_combout )) # (!\mips_core|PC[2]~6_combout  & 
// ((\mips_core|PC_add_1[13]~26_combout )))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|Add1~26_combout ),
	.datac(\mips_core|PC_add_1[13]~26_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[13]~26 .lut_mask = 16'hEE50;
defparam \mips_core|PC_next[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \mips_core|PC_next[13]~27 (
// Equation(s):
// \mips_core|PC_next[13]~27_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[13]~26_combout  & (\mips_core|RF|Mux18~0_combout )) # (!\mips_core|PC_next[13]~26_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[13]~26_combout ))))

	.dataa(\mips_core|RF|Mux18~0_combout ),
	.datab(\mips_core|PC[2]~7_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\mips_core|PC_next[13]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[13]~27 .lut_mask = 16'hBBC0;
defparam \mips_core|PC_next[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \mips_core|PC[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[13]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[13] .is_wysiwyg = "true";
defparam \mips_core|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \mips_core|PC_add_1[13]~26 (
// Equation(s):
// \mips_core|PC_add_1[13]~26_combout  = (\mips_core|PC [13] & (!\mips_core|PC_add_1[12]~25 )) # (!\mips_core|PC [13] & ((\mips_core|PC_add_1[12]~25 ) # (GND)))
// \mips_core|PC_add_1[13]~27  = CARRY((!\mips_core|PC_add_1[12]~25 ) # (!\mips_core|PC [13]))

	.dataa(gnd),
	.datab(\mips_core|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[12]~25 ),
	.combout(\mips_core|PC_add_1[13]~26_combout ),
	.cout(\mips_core|PC_add_1[13]~27 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[13]~26 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \mips_core|RF|registers[1][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[14]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \mips_core|RF|Mux17~0 (
// Equation(s):
// \mips_core|RF|Mux17~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & (\mips_core|RF|registers[31][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// ((\mips_core|RF|registers[1][14]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\mips_core|RF|Mux31~1_combout ),
	.datac(\mips_core|RF|registers[31][14]~q ),
	.datad(\mips_core|RF|registers[1][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux17~0 .lut_mask = 16'hC480;
defparam \mips_core|RF|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \mips_core|Add1~28 (
// Equation(s):
// \mips_core|Add1~28_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14  $ (\mips_core|PC_add_1[14]~28_combout  $ (!\mips_core|Add1~27 )))) # (GND)
// \mips_core|Add1~29  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14  & ((\mips_core|PC_add_1[14]~28_combout ) # (!\mips_core|Add1~27 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14  & 
// (\mips_core|PC_add_1[14]~28_combout  & !\mips_core|Add1~27 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\mips_core|PC_add_1[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~27 ),
	.combout(\mips_core|Add1~28_combout ),
	.cout(\mips_core|Add1~29 ));
// synopsys translate_off
defparam \mips_core|Add1~28 .lut_mask = 16'h698E;
defparam \mips_core|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \mips_core|PC_next[14]~28 (
// Equation(s):
// \mips_core|PC_next[14]~28_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ) # (\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (\mips_core|PC_add_1[14]~28_combout  & 
// ((!\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC_add_1[14]~28_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[14]~28 .lut_mask = 16'hF0CA;
defparam \mips_core|PC_next[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \mips_core|PC_next[14]~29 (
// Equation(s):
// \mips_core|PC_next[14]~29_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[14]~28_combout  & (\mips_core|RF|Mux17~0_combout )) # (!\mips_core|PC_next[14]~28_combout  & ((\mips_core|Add1~28_combout ))))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[14]~28_combout ))))

	.dataa(\mips_core|RF|Mux17~0_combout ),
	.datab(\mips_core|Add1~28_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[14]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[14]~29 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \mips_core|PC[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[14]~29_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[14] .is_wysiwyg = "true";
defparam \mips_core|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \mips_core|PC_add_1[14]~28 (
// Equation(s):
// \mips_core|PC_add_1[14]~28_combout  = (\mips_core|PC [14] & (\mips_core|PC_add_1[13]~27  $ (GND))) # (!\mips_core|PC [14] & (!\mips_core|PC_add_1[13]~27  & VCC))
// \mips_core|PC_add_1[14]~29  = CARRY((\mips_core|PC [14] & !\mips_core|PC_add_1[13]~27 ))

	.dataa(gnd),
	.datab(\mips_core|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[13]~27 ),
	.combout(\mips_core|PC_add_1[14]~28_combout ),
	.cout(\mips_core|PC_add_1[14]~29 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[14]~28 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \mips_core|RF|registers[1][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[15]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \mips_core|RF|Mux16~0 (
// Equation(s):
// \mips_core|RF|Mux16~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][15]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][15]~q ))))

	.dataa(\mips_core|RF|registers[1][15]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][15]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux16~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \mips_core|Add1~30 (
// Equation(s):
// \mips_core|Add1~30_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[15]~30_combout  & (\mips_core|Add1~29  & VCC)) # (!\mips_core|PC_add_1[15]~30_combout  & (!\mips_core|Add1~29 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[15]~30_combout  & (!\mips_core|Add1~29 )) # (!\mips_core|PC_add_1[15]~30_combout  & ((\mips_core|Add1~29 ) # (GND)))))
// \mips_core|Add1~31  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|PC_add_1[15]~30_combout  & !\mips_core|Add1~29 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((!\mips_core|Add1~29 ) # 
// (!\mips_core|PC_add_1[15]~30_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~29 ),
	.combout(\mips_core|Add1~30_combout ),
	.cout(\mips_core|Add1~31 ));
// synopsys translate_off
defparam \mips_core|Add1~30 .lut_mask = 16'h9617;
defparam \mips_core|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \mips_core|PC_next[15]~30 (
// Equation(s):
// \mips_core|PC_next[15]~30_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & ((\mips_core|Add1~30_combout ))) # (!\mips_core|PC[2]~6_combout  & 
// (\mips_core|PC_add_1[15]~30_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|PC_add_1[15]~30_combout ),
	.datac(\mips_core|Add1~30_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[15]~30 .lut_mask = 16'hFA44;
defparam \mips_core|PC_next[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \mips_core|PC_next[15]~31 (
// Equation(s):
// \mips_core|PC_next[15]~31_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[15]~30_combout  & (\mips_core|RF|Mux16~0_combout )) # (!\mips_core|PC_next[15]~30_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[15]~30_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|RF|Mux16~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|PC_next[15]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[15]~31 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \mips_core|PC[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[15]~31_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[15] .is_wysiwyg = "true";
defparam \mips_core|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \mips_core|PC_add_1[15]~30 (
// Equation(s):
// \mips_core|PC_add_1[15]~30_combout  = (\mips_core|PC [15] & (!\mips_core|PC_add_1[14]~29 )) # (!\mips_core|PC [15] & ((\mips_core|PC_add_1[14]~29 ) # (GND)))
// \mips_core|PC_add_1[15]~31  = CARRY((!\mips_core|PC_add_1[14]~29 ) # (!\mips_core|PC [15]))

	.dataa(gnd),
	.datab(\mips_core|PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[14]~29 ),
	.combout(\mips_core|PC_add_1[15]~30_combout ),
	.cout(\mips_core|PC_add_1[15]~31 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[15]~30 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \mips_core|Add1~32 (
// Equation(s):
// \mips_core|Add1~32_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[16]~32_combout  $ (!\mips_core|Add1~31 )))) # (GND)
// \mips_core|Add1~33  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[16]~32_combout ) # (!\mips_core|Add1~31 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[16]~32_combout  & !\mips_core|Add1~31 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~31 ),
	.combout(\mips_core|Add1~32_combout ),
	.cout(\mips_core|Add1~33 ));
// synopsys translate_off
defparam \mips_core|Add1~32 .lut_mask = 16'h698E;
defparam \mips_core|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \mips_core|RF|registers[1][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux15~0 (
// Equation(s):
// \mips_core|RF|Mux15~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][16]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][16]~q ))))

	.dataa(\mips_core|RF|registers[1][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][16]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux15~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \mips_core|PC_next[16]~32 (
// Equation(s):
// \mips_core|PC_next[16]~32_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ) # ((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_add_1[16]~32_combout  & 
// !\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\mips_core|PC_add_1[16]~32_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[16]~32 .lut_mask = 16'hF0AC;
defparam \mips_core|PC_next[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \mips_core|PC_next[16]~33 (
// Equation(s):
// \mips_core|PC_next[16]~33_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[16]~32_combout  & ((\mips_core|RF|Mux15~0_combout ))) # (!\mips_core|PC_next[16]~32_combout  & (\mips_core|Add1~32_combout )))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[16]~32_combout ))))

	.dataa(\mips_core|Add1~32_combout ),
	.datab(\mips_core|RF|Mux15~0_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[16]~32_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[16]~33 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \mips_core|PC[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[16]~33_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[16] .is_wysiwyg = "true";
defparam \mips_core|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \mips_core|PC_add_1[16]~32 (
// Equation(s):
// \mips_core|PC_add_1[16]~32_combout  = (\mips_core|PC [16] & (\mips_core|PC_add_1[15]~31  $ (GND))) # (!\mips_core|PC [16] & (!\mips_core|PC_add_1[15]~31  & VCC))
// \mips_core|PC_add_1[16]~33  = CARRY((\mips_core|PC [16] & !\mips_core|PC_add_1[15]~31 ))

	.dataa(\mips_core|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[15]~31 ),
	.combout(\mips_core|PC_add_1[16]~32_combout ),
	.cout(\mips_core|PC_add_1[16]~33 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[16]~32 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \mips_core|RF|registers[31][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[17]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux14~0 (
// Equation(s):
// \mips_core|RF|Mux14~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][17]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][17]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\mips_core|RF|registers[1][17]~q ),
	.datac(\mips_core|RF|registers[31][17]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux14~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \mips_core|Add1~34 (
// Equation(s):
// \mips_core|Add1~34_combout  = (\mips_core|PC_add_1[17]~34_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~33  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~33 
// )))) # (!\mips_core|PC_add_1[17]~34_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~33 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~33 ) # (GND)))))
// \mips_core|Add1~35  = CARRY((\mips_core|PC_add_1[17]~34_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~33 )) # (!\mips_core|PC_add_1[17]~34_combout  & ((!\mips_core|Add1~33 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[17]~34_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~33 ),
	.combout(\mips_core|Add1~34_combout ),
	.cout(\mips_core|Add1~35 ));
// synopsys translate_off
defparam \mips_core|Add1~34 .lut_mask = 16'h9617;
defparam \mips_core|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \mips_core|PC_next[17]~34 (
// Equation(s):
// \mips_core|PC_next[17]~34_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & ((\mips_core|Add1~34_combout ))) # (!\mips_core|PC[2]~6_combout  & 
// (\mips_core|PC_add_1[17]~34_combout ))))

	.dataa(\mips_core|PC_add_1[17]~34_combout ),
	.datab(\mips_core|Add1~34_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[17]~34 .lut_mask = 16'hFC0A;
defparam \mips_core|PC_next[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \mips_core|PC_next[17]~35 (
// Equation(s):
// \mips_core|PC_next[17]~35_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[17]~34_combout  & (\mips_core|RF|Mux14~0_combout )) # (!\mips_core|PC_next[17]~34_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[17]~34_combout ))))

	.dataa(\mips_core|RF|Mux14~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC_next[17]~34_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[17]~35 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \mips_core|PC[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[17]~35_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[17] .is_wysiwyg = "true";
defparam \mips_core|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \mips_core|PC_add_1[17]~34 (
// Equation(s):
// \mips_core|PC_add_1[17]~34_combout  = (\mips_core|PC [17] & (!\mips_core|PC_add_1[16]~33 )) # (!\mips_core|PC [17] & ((\mips_core|PC_add_1[16]~33 ) # (GND)))
// \mips_core|PC_add_1[17]~35  = CARRY((!\mips_core|PC_add_1[16]~33 ) # (!\mips_core|PC [17]))

	.dataa(gnd),
	.datab(\mips_core|PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[16]~33 ),
	.combout(\mips_core|PC_add_1[17]~34_combout ),
	.cout(\mips_core|PC_add_1[17]~35 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[17]~34 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \mips_core|RF|registers[1][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[18]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux13~0 (
// Equation(s):
// \mips_core|RF|Mux13~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][18]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][18]~q ))))

	.dataa(\mips_core|RF|registers[1][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][18]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux13~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \mips_core|Add1~36 (
// Equation(s):
// \mips_core|Add1~36_combout  = ((\mips_core|PC_add_1[18]~36_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (!\mips_core|Add1~35 )))) # (GND)
// \mips_core|Add1~37  = CARRY((\mips_core|PC_add_1[18]~36_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ) # (!\mips_core|Add1~35 ))) # (!\mips_core|PC_add_1[18]~36_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~35 )))

	.dataa(\mips_core|PC_add_1[18]~36_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~35 ),
	.combout(\mips_core|Add1~36_combout ),
	.cout(\mips_core|Add1~37 ));
// synopsys translate_off
defparam \mips_core|Add1~36 .lut_mask = 16'h698E;
defparam \mips_core|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \mips_core|PC_next[18]~36 (
// Equation(s):
// \mips_core|PC_next[18]~36_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ) # ((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_add_1[18]~36_combout  & 
// !\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\mips_core|PC_add_1[18]~36_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[18]~36 .lut_mask = 16'hF0AC;
defparam \mips_core|PC_next[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \mips_core|PC_next[18]~37 (
// Equation(s):
// \mips_core|PC_next[18]~37_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[18]~36_combout  & (\mips_core|RF|Mux13~0_combout )) # (!\mips_core|PC_next[18]~36_combout  & ((\mips_core|Add1~36_combout ))))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[18]~36_combout ))))

	.dataa(\mips_core|RF|Mux13~0_combout ),
	.datab(\mips_core|Add1~36_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[18]~36_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[18]~37 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \mips_core|PC[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[18]~37_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[18] .is_wysiwyg = "true";
defparam \mips_core|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \mips_core|PC_add_1[18]~36 (
// Equation(s):
// \mips_core|PC_add_1[18]~36_combout  = (\mips_core|PC [18] & (\mips_core|PC_add_1[17]~35  $ (GND))) # (!\mips_core|PC [18] & (!\mips_core|PC_add_1[17]~35  & VCC))
// \mips_core|PC_add_1[18]~37  = CARRY((\mips_core|PC [18] & !\mips_core|PC_add_1[17]~35 ))

	.dataa(\mips_core|PC [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[17]~35 ),
	.combout(\mips_core|PC_add_1[18]~36_combout ),
	.cout(\mips_core|PC_add_1[18]~37 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[18]~36 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \mips_core|Add1~38 (
// Equation(s):
// \mips_core|Add1~38_combout  = (\mips_core|PC_add_1[19]~38_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~37  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~37 
// )))) # (!\mips_core|PC_add_1[19]~38_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~37 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~37 ) # (GND)))))
// \mips_core|Add1~39  = CARRY((\mips_core|PC_add_1[19]~38_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~37 )) # (!\mips_core|PC_add_1[19]~38_combout  & ((!\mips_core|Add1~37 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[19]~38_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~37 ),
	.combout(\mips_core|Add1~38_combout ),
	.cout(\mips_core|Add1~39 ));
// synopsys translate_off
defparam \mips_core|Add1~38 .lut_mask = 16'h9617;
defparam \mips_core|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \mips_core|PC_next[19]~38 (
// Equation(s):
// \mips_core|PC_next[19]~38_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & (\mips_core|Add1~38_combout )) # (!\mips_core|PC[2]~6_combout  & 
// ((\mips_core|PC_add_1[19]~38_combout )))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|Add1~38_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_add_1[19]~38_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[19]~38 .lut_mask = 16'hE5E0;
defparam \mips_core|PC_next[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \mips_core|RF|registers[31][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \mips_core|RF|Mux12~0 (
// Equation(s):
// \mips_core|RF|Mux12~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][19]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][19]~q ))))

	.dataa(\mips_core|RF|Mux31~1_combout ),
	.datab(\mips_core|RF|registers[1][19]~q ),
	.datac(\mips_core|RF|registers[31][19]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux12~0 .lut_mask = 16'hA088;
defparam \mips_core|RF|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \mips_core|PC_next[19]~39 (
// Equation(s):
// \mips_core|PC_next[19]~39_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[19]~38_combout  & ((\mips_core|RF|Mux12~0_combout ))) # (!\mips_core|PC_next[19]~38_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[19]~38_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\mips_core|PC_next[19]~38_combout ),
	.datad(\mips_core|RF|Mux12~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[19]~39 .lut_mask = 16'hF858;
defparam \mips_core|PC_next[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \mips_core|PC[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[19]~39_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[19] .is_wysiwyg = "true";
defparam \mips_core|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \mips_core|PC_add_1[19]~38 (
// Equation(s):
// \mips_core|PC_add_1[19]~38_combout  = (\mips_core|PC [19] & (!\mips_core|PC_add_1[18]~37 )) # (!\mips_core|PC [19] & ((\mips_core|PC_add_1[18]~37 ) # (GND)))
// \mips_core|PC_add_1[19]~39  = CARRY((!\mips_core|PC_add_1[18]~37 ) # (!\mips_core|PC [19]))

	.dataa(gnd),
	.datab(\mips_core|PC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[18]~37 ),
	.combout(\mips_core|PC_add_1[19]~38_combout ),
	.cout(\mips_core|PC_add_1[19]~39 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[19]~38 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux12~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \mips_core|ALU_in2[19]~13 (
// Equation(s):
// \mips_core|ALU_in2[19]~13_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux44~0_combout )))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux44~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[19]~13 .lut_mask = 16'hCFC0;
defparam \mips_core|ALU_in2[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[19]~13_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[19]~13_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_in2[19]~13_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux13~0_combout )

	.dataa(gnd),
	.datab(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux13~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \mips_core|ALU_in2[18]~14 (
// Equation(s):
// \mips_core|ALU_in2[18]~14_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux45~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux45~0_combout ),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[18]~14 .lut_mask = 16'hAAF0;
defparam \mips_core|ALU_in2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \mips_core|ALU_in2[17]~15 (
// Equation(s):
// \mips_core|ALU_in2[17]~15_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux46~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux46~0_combout ),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[17]~15 .lut_mask = 16'hAAF0;
defparam \mips_core|ALU_in2[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  = \mips_core|RF|Mux14~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux14~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \mips_core|ALU_in2[16]~16 (
// Equation(s):
// \mips_core|ALU_in2[16]~16_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux47~0_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|RF|Mux47~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[16]~16 .lut_mask = 16'hF3C0;
defparam \mips_core|ALU_in2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux15~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux15~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \mips_core|ALU_in2[15]~17 (
// Equation(s):
// \mips_core|ALU_in2[15]~17_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux48~0_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|RF|Mux48~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[15]~17 .lut_mask = 16'hF5A0;
defparam \mips_core|ALU_in2[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux16~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux16~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \mips_core|ALU_in2[14]~18 (
// Equation(s):
// \mips_core|ALU_in2[14]~18_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux49~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|RF|Mux49~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[14]~18 .lut_mask = 16'hFC30;
defparam \mips_core|ALU_in2[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux17~0_combout )

	.dataa(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|RF|Mux17~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0 .lut_mask = 16'h55AA;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \mips_core|ALU_in2[13]~19 (
// Equation(s):
// \mips_core|ALU_in2[13]~19_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux50~0_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\mips_core|RF|Mux50~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[13]~19 .lut_mask = 16'hF5A0;
defparam \mips_core|ALU_in2[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux18~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux18~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  = \mips_core|RF|Mux19~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux19~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \mips_core|ALU_in2[12]~20 (
// Equation(s):
// \mips_core|ALU_in2[12]~20_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux51~0_combout ))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux51~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[12]~20 .lut_mask = 16'hFA50;
defparam \mips_core|ALU_in2[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux20~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux20~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \mips_core|ALU_in2[11]~21 (
// Equation(s):
// \mips_core|ALU_in2[11]~21_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux52~0_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\mips_core|RF|Mux52~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[11]~21 .lut_mask = 16'hF3C0;
defparam \mips_core|ALU_in2[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  = \mips_core|RF|Mux21~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|RF|Mux21~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \mips_core|ALU_in2[10]~22 (
// Equation(s):
// \mips_core|ALU_in2[10]~22_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux53~0_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\mips_core|RF|Mux53~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[10]~22 .lut_mask = 16'hF3C0;
defparam \mips_core|ALU_in2[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \mips_core|ALU_in2[9]~23 (
// Equation(s):
// \mips_core|ALU_in2[9]~23_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux54~0_combout )))

	.dataa(\mips_core|CU|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\mips_core|RF|Mux54~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[9]~23 .lut_mask = 16'hF5A0;
defparam \mips_core|ALU_in2[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux22~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux22~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[8]~24_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[8]~24_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[8]~24_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[8].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[7].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[9]~23_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[9]~23_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[9]~23_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[10]~22_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[10]~22_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[10]~22_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[11]~21_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[11]~21_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[11]~21_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[12]~20_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[12]~20_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[12]~20_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[13]~19_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[13]~19_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[13]~19_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[14]~18_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[14]~18_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[14]~18_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[15]~17_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[15]~17_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[15]~17_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[16]~16_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[16]~16_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[16]~16_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[17]~15_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[17]~15_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[17]~15_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[18]~14_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[18]~14_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[18]~14_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout  = \mips_core|ALU_in2[19]~13_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[19]~13_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \mips_core|RF|registers[1][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[20]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \mips_core|RF|Mux11~0 (
// Equation(s):
// \mips_core|RF|Mux11~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][20]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][20]~q ))))

	.dataa(\mips_core|RF|registers[1][20]~q ),
	.datab(\mips_core|RF|Mux31~1_combout ),
	.datac(\mips_core|RF|registers[31][20]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux11~0 .lut_mask = 16'hC088;
defparam \mips_core|RF|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \mips_core|Add1~40 (
// Equation(s):
// \mips_core|Add1~40_combout  = ((\mips_core|PC_add_1[20]~40_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (!\mips_core|Add1~39 )))) # (GND)
// \mips_core|Add1~41  = CARRY((\mips_core|PC_add_1[20]~40_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ) # (!\mips_core|Add1~39 ))) # (!\mips_core|PC_add_1[20]~40_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~39 )))

	.dataa(\mips_core|PC_add_1[20]~40_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~39 ),
	.combout(\mips_core|Add1~40_combout ),
	.cout(\mips_core|Add1~41 ));
// synopsys translate_off
defparam \mips_core|Add1~40 .lut_mask = 16'h698E;
defparam \mips_core|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \mips_core|PC_next[20]~40 (
// Equation(s):
// \mips_core|PC_next[20]~40_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ) # (\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (\mips_core|PC_add_1[20]~40_combout  & 
// ((!\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|PC_add_1[20]~40_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[20]~40 .lut_mask = 16'hAAE4;
defparam \mips_core|PC_next[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \mips_core|PC_next[20]~41 (
// Equation(s):
// \mips_core|PC_next[20]~41_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[20]~40_combout  & (\mips_core|RF|Mux11~0_combout )) # (!\mips_core|PC_next[20]~40_combout  & ((\mips_core|Add1~40_combout ))))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[20]~40_combout ))))

	.dataa(\mips_core|RF|Mux11~0_combout ),
	.datab(\mips_core|Add1~40_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[20]~40_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[20]~41 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \mips_core|PC[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[20]~41_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[20] .is_wysiwyg = "true";
defparam \mips_core|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \mips_core|PC_add_1[20]~40 (
// Equation(s):
// \mips_core|PC_add_1[20]~40_combout  = (\mips_core|PC [20] & (\mips_core|PC_add_1[19]~39  $ (GND))) # (!\mips_core|PC [20] & (!\mips_core|PC_add_1[19]~39  & VCC))
// \mips_core|PC_add_1[20]~41  = CARRY((\mips_core|PC [20] & !\mips_core|PC_add_1[19]~39 ))

	.dataa(\mips_core|PC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[19]~39 ),
	.combout(\mips_core|PC_add_1[20]~40_combout ),
	.cout(\mips_core|PC_add_1[20]~41 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[20]~40 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \mips_core|RF|registers[31][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux10~0 (
// Equation(s):
// \mips_core|RF|Mux10~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][21]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][21]~q ))))

	.dataa(\mips_core|RF|registers[1][21]~q ),
	.datab(\mips_core|RF|Mux31~1_combout ),
	.datac(\mips_core|RF|registers[31][21]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux10~0 .lut_mask = 16'hC088;
defparam \mips_core|RF|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \mips_core|Add1~42 (
// Equation(s):
// \mips_core|Add1~42_combout  = (\mips_core|PC_add_1[21]~42_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~41  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~41 
// )))) # (!\mips_core|PC_add_1[21]~42_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~41 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~41 ) # (GND)))))
// \mips_core|Add1~43  = CARRY((\mips_core|PC_add_1[21]~42_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~41 )) # (!\mips_core|PC_add_1[21]~42_combout  & ((!\mips_core|Add1~41 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[21]~42_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~41 ),
	.combout(\mips_core|Add1~42_combout ),
	.cout(\mips_core|Add1~43 ));
// synopsys translate_off
defparam \mips_core|Add1~42 .lut_mask = 16'h9617;
defparam \mips_core|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \mips_core|PC_next[21]~42 (
// Equation(s):
// \mips_core|PC_next[21]~42_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & (\mips_core|Add1~42_combout )) # (!\mips_core|PC[2]~6_combout  & 
// ((\mips_core|PC_add_1[21]~42_combout )))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|Add1~42_combout ),
	.datac(\mips_core|PC_add_1[21]~42_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[21]~42 .lut_mask = 16'hEE50;
defparam \mips_core|PC_next[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \mips_core|PC_next[21]~43 (
// Equation(s):
// \mips_core|PC_next[21]~43_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[21]~42_combout  & ((\mips_core|RF|Mux10~0_combout ))) # (!\mips_core|PC_next[21]~42_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[21]~42_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|RF|Mux10~0_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC_next[21]~42_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[21]~43 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \mips_core|PC[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[21]~43_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[21] .is_wysiwyg = "true";
defparam \mips_core|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \mips_core|PC_add_1[21]~42 (
// Equation(s):
// \mips_core|PC_add_1[21]~42_combout  = (\mips_core|PC [21] & (!\mips_core|PC_add_1[20]~41 )) # (!\mips_core|PC [21] & ((\mips_core|PC_add_1[20]~41 ) # (GND)))
// \mips_core|PC_add_1[21]~43  = CARRY((!\mips_core|PC_add_1[20]~41 ) # (!\mips_core|PC [21]))

	.dataa(\mips_core|PC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[20]~41 ),
	.combout(\mips_core|PC_add_1[21]~42_combout ),
	.cout(\mips_core|PC_add_1[21]~43 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[21]~42 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \mips_core|RF|registers[31][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[22]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux9~0 (
// Equation(s):
// \mips_core|RF|Mux9~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][22]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][22]~q ))))

	.dataa(\mips_core|RF|registers[1][22]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][22]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux9~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \mips_core|Add1~44 (
// Equation(s):
// \mips_core|Add1~44_combout  = ((\mips_core|PC_add_1[22]~44_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (!\mips_core|Add1~43 )))) # (GND)
// \mips_core|Add1~45  = CARRY((\mips_core|PC_add_1[22]~44_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ) # (!\mips_core|Add1~43 ))) # (!\mips_core|PC_add_1[22]~44_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~43 )))

	.dataa(\mips_core|PC_add_1[22]~44_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~43 ),
	.combout(\mips_core|Add1~44_combout ),
	.cout(\mips_core|Add1~45 ));
// synopsys translate_off
defparam \mips_core|Add1~44 .lut_mask = 16'h698E;
defparam \mips_core|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \mips_core|PC_next[22]~44 (
// Equation(s):
// \mips_core|PC_next[22]~44_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ) # (\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (\mips_core|PC_add_1[22]~44_combout  & 
// ((!\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC_add_1[22]~44_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[22]~44 .lut_mask = 16'hF0CA;
defparam \mips_core|PC_next[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \mips_core|PC_next[22]~45 (
// Equation(s):
// \mips_core|PC_next[22]~45_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[22]~44_combout  & (\mips_core|RF|Mux9~0_combout )) # (!\mips_core|PC_next[22]~44_combout  & ((\mips_core|Add1~44_combout ))))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[22]~44_combout ))))

	.dataa(\mips_core|RF|Mux9~0_combout ),
	.datab(\mips_core|Add1~44_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[22]~44_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[22]~45 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \mips_core|PC[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[22]~45_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[22] .is_wysiwyg = "true";
defparam \mips_core|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \mips_core|PC_add_1[22]~44 (
// Equation(s):
// \mips_core|PC_add_1[22]~44_combout  = (\mips_core|PC [22] & (\mips_core|PC_add_1[21]~43  $ (GND))) # (!\mips_core|PC [22] & (!\mips_core|PC_add_1[21]~43  & VCC))
// \mips_core|PC_add_1[22]~45  = CARRY((\mips_core|PC [22] & !\mips_core|PC_add_1[21]~43 ))

	.dataa(\mips_core|PC [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[21]~43 ),
	.combout(\mips_core|PC_add_1[22]~44_combout ),
	.cout(\mips_core|PC_add_1[22]~45 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[22]~44 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \mips_core|RF|registers[1][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[23]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \mips_core|RF|Mux8~0 (
// Equation(s):
// \mips_core|RF|Mux8~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][23]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][23]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\mips_core|RF|registers[1][23]~q ),
	.datac(\mips_core|RF|registers[31][23]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux8~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \mips_core|Add1~46 (
// Equation(s):
// \mips_core|Add1~46_combout  = (\mips_core|PC_add_1[23]~46_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (\mips_core|Add1~45  & VCC)) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~45 
// )))) # (!\mips_core|PC_add_1[23]~46_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|Add1~45 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|Add1~45 ) # (GND)))))
// \mips_core|Add1~47  = CARRY((\mips_core|PC_add_1[23]~46_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~45 )) # (!\mips_core|PC_add_1[23]~46_combout  & ((!\mips_core|Add1~45 ) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\mips_core|PC_add_1[23]~46_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~45 ),
	.combout(\mips_core|Add1~46_combout ),
	.cout(\mips_core|Add1~47 ));
// synopsys translate_off
defparam \mips_core|Add1~46 .lut_mask = 16'h9617;
defparam \mips_core|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \mips_core|PC_next[23]~46 (
// Equation(s):
// \mips_core|PC_next[23]~46_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & ((\mips_core|Add1~46_combout ))) # (!\mips_core|PC[2]~6_combout  & 
// (\mips_core|PC_add_1[23]~46_combout ))))

	.dataa(\mips_core|PC_add_1[23]~46_combout ),
	.datab(\mips_core|Add1~46_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[23]~46 .lut_mask = 16'hFC0A;
defparam \mips_core|PC_next[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \mips_core|PC_next[23]~47 (
// Equation(s):
// \mips_core|PC_next[23]~47_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[23]~46_combout  & (\mips_core|RF|Mux8~0_combout )) # (!\mips_core|PC_next[23]~46_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[23]~46_combout ))))

	.dataa(\mips_core|RF|Mux8~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC_next[23]~46_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[23]~47 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \mips_core|PC[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[23]~47_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[23] .is_wysiwyg = "true";
defparam \mips_core|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \mips_core|PC_add_1[23]~46 (
// Equation(s):
// \mips_core|PC_add_1[23]~46_combout  = (\mips_core|PC [23] & (!\mips_core|PC_add_1[22]~45 )) # (!\mips_core|PC [23] & ((\mips_core|PC_add_1[22]~45 ) # (GND)))
// \mips_core|PC_add_1[23]~47  = CARRY((!\mips_core|PC_add_1[22]~45 ) # (!\mips_core|PC [23]))

	.dataa(gnd),
	.datab(\mips_core|PC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[22]~45 ),
	.combout(\mips_core|PC_add_1[23]~46_combout ),
	.cout(\mips_core|PC_add_1[23]~47 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[23]~46 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \mips_core|Add1~48 (
// Equation(s):
// \mips_core|Add1~48_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[24]~48_combout  $ (!\mips_core|Add1~47 )))) # (GND)
// \mips_core|Add1~49  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[24]~48_combout ) # (!\mips_core|Add1~47 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[24]~48_combout  & !\mips_core|Add1~47 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~47 ),
	.combout(\mips_core|Add1~48_combout ),
	.cout(\mips_core|Add1~49 ));
// synopsys translate_off
defparam \mips_core|Add1~48 .lut_mask = 16'h698E;
defparam \mips_core|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \mips_core|RF|registers[31][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[24]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \mips_core|RF|Mux7~0 (
// Equation(s):
// \mips_core|RF|Mux7~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & (\mips_core|RF|registers[31][24]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// ((\mips_core|RF|registers[1][24]~q )))))

	.dataa(\mips_core|RF|registers[31][24]~q ),
	.datab(\mips_core|RF|registers[1][24]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux7~0 .lut_mask = 16'hAC00;
defparam \mips_core|RF|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \mips_core|PC_next[24]~48 (
// Equation(s):
// \mips_core|PC_next[24]~48_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ) # (\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (\mips_core|PC_add_1[24]~48_combout  & 
// ((!\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|PC_add_1[24]~48_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[24]~48 .lut_mask = 16'hAAE4;
defparam \mips_core|PC_next[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \mips_core|PC_next[24]~49 (
// Equation(s):
// \mips_core|PC_next[24]~49_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[24]~48_combout  & ((\mips_core|RF|Mux7~0_combout ))) # (!\mips_core|PC_next[24]~48_combout  & (\mips_core|Add1~48_combout )))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[24]~48_combout ))))

	.dataa(\mips_core|Add1~48_combout ),
	.datab(\mips_core|RF|Mux7~0_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[24]~48_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[24]~49 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \mips_core|PC[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[24]~49_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[24] .is_wysiwyg = "true";
defparam \mips_core|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \mips_core|PC_add_1[24]~48 (
// Equation(s):
// \mips_core|PC_add_1[24]~48_combout  = (\mips_core|PC [24] & (\mips_core|PC_add_1[23]~47  $ (GND))) # (!\mips_core|PC [24] & (!\mips_core|PC_add_1[23]~47  & VCC))
// \mips_core|PC_add_1[24]~49  = CARRY((\mips_core|PC [24] & !\mips_core|PC_add_1[23]~47 ))

	.dataa(\mips_core|PC [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[23]~47 ),
	.combout(\mips_core|PC_add_1[24]~48_combout ),
	.cout(\mips_core|PC_add_1[24]~49 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[24]~48 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \mips_core|RF|registers[31][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux38~0 (
// Equation(s):
// \mips_core|RF|Mux38~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][25]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][25]~q ))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|RF|registers[1][25]~q ),
	.datac(\mips_core|RF|registers[31][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux38~0 .lut_mask = 16'hA088;
defparam \mips_core|RF|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \mips_core|RF|registers[31][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[31]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux32~0 (
// Equation(s):
// \mips_core|RF|Mux32~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][31]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][31]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\mips_core|RF|registers[1][31]~q ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|RF|registers[31][31]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux32~0 .lut_mask = 16'hE040;
defparam \mips_core|RF|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mips_core|CU|MemWrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(\Clk~inputclkctrl_outclk ),
	.ena0(\mips_core|CU|MemWrite~0_combout ),
	.ena1(\mips_core|CU|MemRead~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mips_core|RF|Mux32~0_combout ,\mips_core|RF|Mux33~0_combout ,\mips_core|RF|Mux34~0_combout ,\mips_core|RF|Mux35~0_combout ,\mips_core|RF|Mux36~0_combout ,\mips_core|RF|Mux37~0_combout ,\mips_core|RF|Mux38~0_combout ,\mips_core|RF|Mux39~0_combout ,
\mips_core|RF|Mux40~0_combout ,\mips_core|RF|Mux41~0_combout ,\mips_core|RF|Mux42~0_combout ,\mips_core|RF|Mux43~0_combout ,\mips_core|RF|Mux44~0_combout ,\mips_core|RF|Mux45~0_combout ,\mips_core|RF|Mux46~0_combout ,\mips_core|RF|Mux47~0_combout ,
\mips_core|RF|Mux48~0_combout ,\mips_core|RF|Mux49~0_combout ,\mips_core|RF|Mux50~0_combout ,\mips_core|RF|Mux51~0_combout ,\mips_core|RF|Mux52~0_combout ,\mips_core|RF|Mux53~0_combout ,\mips_core|RF|Mux54~0_combout ,\mips_core|RF|Mux55~0_combout ,
\mips_core|RF|Mux56~0_combout ,\mips_core|RF|Mux57~0_combout ,\mips_core|RF|Mux58~0_combout ,\mips_core|RF|Mux59~0_combout ,\mips_core|RF|Mux60~0_combout ,\mips_core|RF|Mux61~1_combout ,\mips_core|RF|Mux62~1_combout ,\mips_core|RF|Mux63~3_combout }),
	.portaaddr({\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ,
\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ,\mips_core|ALU|alu0|opMUX|Out~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ,
\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ,\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ,\mips_core|ALU|alu0|opMUX|Out~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DM|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DM|altsyncram:memory_rtl_0|altsyncram_qsd1:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \mips_core|RF|registers[31][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[30]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux1~0 (
// Equation(s):
// \mips_core|RF|Mux1~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][30]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][30]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\mips_core|RF|registers[1][30]~q ),
	.datac(\mips_core|RF|registers[31][30]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux1~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux1~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \mips_core|ALU_in2[30]~2 (
// Equation(s):
// \mips_core|ALU_in2[30]~2_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux33~0_combout )))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux33~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[30]~2 .lut_mask = 16'hCFC0;
defparam \mips_core|ALU_in2[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[30]~2_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[30]~2_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_in2[30]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \mips_core|RF|registers[31][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[29]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \mips_core|RF|Mux2~0 (
// Equation(s):
// \mips_core|RF|Mux2~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][29]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][29]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\mips_core|RF|registers[1][29]~q ),
	.datac(\mips_core|RF|registers[31][29]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux2~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux2~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \mips_core|ALU_in2[29]~3 (
// Equation(s):
// \mips_core|ALU_in2[29]~3_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux34~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux34~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[29]~3 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \mips_core|RF|registers[31][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[28]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \mips_core|RF|Mux3~0 (
// Equation(s):
// \mips_core|RF|Mux3~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][28]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][28]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\mips_core|RF|registers[1][28]~q ),
	.datac(\mips_core|RF|registers[31][28]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux3~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  = \mips_core|RF|Mux3~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(\mips_core|RF|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0 .lut_mask = 16'h55AA;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \mips_core|ALU_in2[28]~4 (
// Equation(s):
// \mips_core|ALU_in2[28]~4_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux35~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|RF|Mux35~0_combout ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[28]~4 .lut_mask = 16'hFC0C;
defparam \mips_core|ALU_in2[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \mips_core|RF|registers[31][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \mips_core|RF|Mux4~0 (
// Equation(s):
// \mips_core|RF|Mux4~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][27]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][27]~q ))))

	.dataa(\mips_core|RF|registers[1][27]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][27]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux4~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux4~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \mips_core|ALU_in2[27]~5 (
// Equation(s):
// \mips_core|ALU_in2[27]~5_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux36~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|RF|Mux36~0_combout ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[27]~5 .lut_mask = 16'hACAC;
defparam \mips_core|ALU_in2[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \mips_core|ALU_in2[26]~6 (
// Equation(s):
// \mips_core|ALU_in2[26]~6_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux37~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|RF|Mux37~0_combout ),
	.datac(gnd),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[26]~6 .lut_mask = 16'hAACC;
defparam \mips_core|ALU_in2[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \mips_core|RF|registers[31][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[26]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \mips_core|RF|Mux5~0 (
// Equation(s):
// \mips_core|RF|Mux5~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][26]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][26]~q ))))

	.dataa(\mips_core|RF|Mux31~1_combout ),
	.datab(\mips_core|RF|registers[1][26]~q ),
	.datac(\mips_core|RF|registers[31][26]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux5~0 .lut_mask = 16'hA088;
defparam \mips_core|RF|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  = \mips_core|RF|Mux5~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(\mips_core|RF|Mux5~0_combout ),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0 .lut_mask = 16'h5A5A;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux6~0_combout )

	.dataa(gnd),
	.datab(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux6~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \mips_core|ALU_in2[25]~7 (
// Equation(s):
// \mips_core|ALU_in2[25]~7_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux38~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\mips_core|RF|Mux38~0_combout ),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[25]~7 .lut_mask = 16'hAAF0;
defparam \mips_core|ALU_in2[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux7~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \mips_core|ALU_in2[24]~8 (
// Equation(s):
// \mips_core|ALU_in2[24]~8_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux39~0_combout )))

	.dataa(gnd),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\mips_core|RF|Mux39~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[24]~8 .lut_mask = 16'hF3C0;
defparam \mips_core|ALU_in2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \mips_core|ALU_in2[23]~9 (
// Equation(s):
// \mips_core|ALU_in2[23]~9_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux40~0_combout ))

	.dataa(\mips_core|RF|Mux40~0_combout ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[23]~9 .lut_mask = 16'hFA0A;
defparam \mips_core|ALU_in2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \mips_core|ALU_in2[22]~10 (
// Equation(s):
// \mips_core|ALU_in2[22]~10_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux41~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux41~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[22]~10 .lut_mask = 16'hBB88;
defparam \mips_core|ALU_in2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  = \mips_core|RF|Mux9~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(\mips_core|RF|Mux9~0_combout ),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0 .lut_mask = 16'h5A5A;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  = \mips_core|RF|Mux10~0_combout  $ (\mips_core|ALU_CU|ALUControl[3]~10_combout )

	.dataa(gnd),
	.datab(\mips_core|RF|Mux10~0_combout ),
	.datac(gnd),
	.datad(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0 .lut_mask = 16'h33CC;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \mips_core|ALU_in2[21]~11 (
// Equation(s):
// \mips_core|ALU_in2[21]~11_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux42~0_combout ))

	.dataa(\mips_core|RF|Mux42~0_combout ),
	.datab(\mips_core|CU|WideOr0~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[21]~11 .lut_mask = 16'hE2E2;
defparam \mips_core|ALU_in2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \mips_core|ALU_in2[20]~12 (
// Equation(s):
// \mips_core|ALU_in2[20]~12_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux43~0_combout ))

	.dataa(\mips_core|RF|Mux43~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[20]~12 .lut_mask = 16'hCACA;
defparam \mips_core|ALU_in2[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux11~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux11~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[19]~13_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[19]~13_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[19]~13_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[19].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[20]~12_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[20]~12_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[20]~12_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[21]~11_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[21]~11_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[21]~11_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[22]~10_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[22]~10_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[23]~9_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[23]~9_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[23]~9_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[24]~8_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[24]~8_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[24]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[25]~7_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[25]~7_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[26]~6_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[26]~6_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[26]~6_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[27]~5_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[27]~5_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[27]~5_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[28]~4_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[28]~4_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[28]~4_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ) # (\mips_core|ALU_in2[29]~3_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout  & (\mips_core|ALU_in2[29]~3_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[29]~3_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[30]~2_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[30]~2_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~8_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \mips_core|WriteData_in[30]~4 (
// Equation(s):
// \mips_core|WriteData_in[30]~4_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a30 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[30]~4 .lut_mask = 16'h5140;
defparam \mips_core|WriteData_in[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \mips_core|WriteData_in[30]~5 (
// Equation(s):
// \mips_core|WriteData_in[30]~5_combout  = (\mips_core|WriteData_in[30]~4_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[30]~60_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(gnd),
	.datac(\mips_core|PC_add_1[30]~60_combout ),
	.datad(\mips_core|WriteData_in[30]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[30]~5 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \mips_core|RF|registers[1][30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[30]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][30] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \mips_core|RF|Mux33~0 (
// Equation(s):
// \mips_core|RF|Mux33~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][30]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][30]~q ))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|RF|registers[1][30]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|registers[31][30]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux33~0 .lut_mask = 16'hA808;
defparam \mips_core|RF|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ) # (\mips_core|ALU_in2[29]~3_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  & (\mips_core|ALU_in2[29]~3_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[29]~3_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout  = \mips_core|ALU_in2[29]~3_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[29]~3_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[29].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \mips_core|WriteData_in[29]~6 (
// Equation(s):
// \mips_core|WriteData_in[29]~6_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a29 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[29]~6 .lut_mask = 16'h5140;
defparam \mips_core|WriteData_in[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \mips_core|WriteData_in[29]~7 (
// Equation(s):
// \mips_core|WriteData_in[29]~7_combout  = (\mips_core|WriteData_in[29]~6_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[29]~58_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(gnd),
	.datac(\mips_core|PC_add_1[29]~58_combout ),
	.datad(\mips_core|WriteData_in[29]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[29]~7 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \mips_core|RF|registers[1][29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[29]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][29] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \mips_core|RF|Mux34~0 (
// Equation(s):
// \mips_core|RF|Mux34~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][29]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][29]~q ))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|RF|registers[1][29]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|registers[31][29]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux34~0 .lut_mask = 16'hA808;
defparam \mips_core|RF|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[28]~4_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[28]~4_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_in2[28]~4_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout  $ (\mips_core|ALU_in2[28]~4_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[28].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[28]~4_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~8_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[28].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \mips_core|WriteData_in[28]~8 (
// Equation(s):
// \mips_core|WriteData_in[28]~8_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a28 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[28]~8 .lut_mask = 16'h2230;
defparam \mips_core|WriteData_in[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \mips_core|WriteData_in[28]~9 (
// Equation(s):
// \mips_core|WriteData_in[28]~9_combout  = (\mips_core|WriteData_in[28]~8_combout ) # ((\mips_core|PC_add_1[28]~56_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[28]~56_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[28]~8_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[28]~9 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \mips_core|RF|registers[1][28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[28]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][28] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux35~0 (
// Equation(s):
// \mips_core|RF|Mux35~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][28]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][28]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\mips_core|RF|registers[1][28]~q ),
	.datac(\mips_core|RF|registers[31][28]~q ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux35~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[27]~5_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[27]~5_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[27]~5_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout  $ (\mips_core|ALU_in2[27]~5_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[27].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[27]~5_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[27].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \mips_core|WriteData_in[27]~10 (
// Equation(s):
// \mips_core|WriteData_in[27]~10_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a27 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[27]~10 .lut_mask = 16'h0B08;
defparam \mips_core|WriteData_in[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \mips_core|WriteData_in[27]~11 (
// Equation(s):
// \mips_core|WriteData_in[27]~11_combout  = (\mips_core|WriteData_in[27]~10_combout ) # ((\mips_core|PC_add_1[27]~54_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[27]~54_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[27]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[27]~11 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \mips_core|RF|registers[1][27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[27]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][27] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \mips_core|RF|Mux36~0 (
// Equation(s):
// \mips_core|RF|Mux36~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][27]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][27]~q ))))

	.dataa(\mips_core|RF|registers[1][27]~q ),
	.datab(\mips_core|RF|registers[31][27]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux36~0 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[26]~6_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[26]~6_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[26]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[26]~6_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[26]~6_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[26].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \mips_core|WriteData_in[26]~12 (
// Equation(s):
// \mips_core|WriteData_in[26]~12_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a26 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[26]~12 .lut_mask = 16'h5140;
defparam \mips_core|WriteData_in[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \mips_core|WriteData_in[26]~13 (
// Equation(s):
// \mips_core|WriteData_in[26]~13_combout  = (\mips_core|WriteData_in[26]~12_combout ) # ((\mips_core|PC_add_1[26]~52_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[26]~52_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[26]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[26]~13 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \mips_core|RF|registers[1][26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[26]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][26] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \mips_core|RF|Mux37~0 (
// Equation(s):
// \mips_core|RF|Mux37~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][26]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][26]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\mips_core|RF|registers[1][26]~q ),
	.datac(\mips_core|RF|registers[31][26]~q ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux37~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ) # (\mips_core|ALU_in2[24]~8_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  & (\mips_core|ALU_in2[24]~8_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[24]~8_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout  = \mips_core|ALU_in2[24]~8_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[24]~8_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[24].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \mips_core|WriteData_in[24]~16 (
// Equation(s):
// \mips_core|WriteData_in[24]~16_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a24 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[24]~16 .lut_mask = 16'h0B08;
defparam \mips_core|WriteData_in[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \mips_core|WriteData_in[24]~17 (
// Equation(s):
// \mips_core|WriteData_in[24]~17_combout  = (\mips_core|WriteData_in[24]~16_combout ) # ((\mips_core|PC_add_1[24]~48_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[24]~48_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[24]~16_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[24]~17 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \mips_core|RF|registers[1][24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[24]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][24] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \mips_core|RF|Mux39~0 (
// Equation(s):
// \mips_core|RF|Mux39~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][24]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][24]~q ))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|RF|registers[1][24]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|registers[31][24]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux39~0 .lut_mask = 16'hA808;
defparam \mips_core|RF|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[23]~9_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[23]~9_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[23]~9_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0 .lut_mask = 16'hF660;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout  = \mips_core|ALU_in2[23]~9_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[23]~9_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[23].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~8_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[23].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \mips_core|WriteData_in[23]~18 (
// Equation(s):
// \mips_core|WriteData_in[23]~18_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a23 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|JAL~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[23]~18 .lut_mask = 16'h00D8;
defparam \mips_core|WriteData_in[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \mips_core|WriteData_in[23]~19 (
// Equation(s):
// \mips_core|WriteData_in[23]~19_combout  = (\mips_core|WriteData_in[23]~18_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[23]~46_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(gnd),
	.datac(\mips_core|PC_add_1[23]~46_combout ),
	.datad(\mips_core|WriteData_in[23]~18_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[23]~19 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \mips_core|RF|registers[31][23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[23]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][23] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \mips_core|RF|Mux40~0 (
// Equation(s):
// \mips_core|RF|Mux40~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][23]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][23]~q )))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\mips_core|RF|registers[31][23]~q ),
	.datac(\mips_core|RF|registers[1][23]~q ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux40~0 .lut_mask = 16'hD800;
defparam \mips_core|RF|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[22]~10_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout  $ (\mips_core|ALU_in2[22]~10_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[22].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[22]~10_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[22].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \mips_core|WriteData_in[22]~20 (
// Equation(s):
// \mips_core|WriteData_in[22]~20_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a22 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[22]~20 .lut_mask = 16'h4450;
defparam \mips_core|WriteData_in[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \mips_core|WriteData_in[22]~21 (
// Equation(s):
// \mips_core|WriteData_in[22]~21_combout  = (\mips_core|WriteData_in[22]~20_combout ) # ((\mips_core|PC_add_1[22]~44_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[22]~44_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[22]~20_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[22]~21 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \mips_core|RF|registers[1][22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[22]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][22] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux41~0 (
// Equation(s):
// \mips_core|RF|Mux41~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][22]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][22]~q ))))

	.dataa(\mips_core|RF|registers[1][22]~q ),
	.datab(\mips_core|RF|Mux63~1_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|registers[31][22]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux41~0 .lut_mask = 16'hC808;
defparam \mips_core|RF|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ) # (\mips_core|ALU_in2[21]~11_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  & (\mips_core|ALU_in2[21]~11_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datab(\mips_core|ALU_in2[21]~11_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[21]~11_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[21]~11_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[21].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[21].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \mips_core|WriteData_in[21]~22 (
// Equation(s):
// \mips_core|WriteData_in[21]~22_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a21 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[21]~22 .lut_mask = 16'h0B08;
defparam \mips_core|WriteData_in[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \mips_core|WriteData_in[21]~23 (
// Equation(s):
// \mips_core|WriteData_in[21]~23_combout  = (\mips_core|WriteData_in[21]~22_combout ) # ((\mips_core|PC_add_1[21]~42_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(\mips_core|PC_add_1[21]~42_combout ),
	.datab(gnd),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[21]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[21]~23 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \mips_core|RF|registers[1][21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[21]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][21] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux42~0 (
// Equation(s):
// \mips_core|RF|Mux42~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][21]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][21]~q ))))

	.dataa(\mips_core|RF|registers[1][21]~q ),
	.datab(\mips_core|RF|registers[31][21]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux42~0 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ) # (\mips_core|ALU_in2[20]~12_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  & (\mips_core|ALU_in2[20]~12_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[20]~12_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout  = \mips_core|ALU_in2[20]~12_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[20]~12_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|A_in~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[19].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[20].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \mips_core|WriteData_in[20]~24 (
// Equation(s):
// \mips_core|WriteData_in[20]~24_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a20 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[20]~24 .lut_mask = 16'h4450;
defparam \mips_core|WriteData_in[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \mips_core|WriteData_in[20]~25 (
// Equation(s):
// \mips_core|WriteData_in[20]~25_combout  = (\mips_core|WriteData_in[20]~24_combout ) # ((\mips_core|PC_add_1[20]~40_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[20]~40_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[20]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[20]~25 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \mips_core|RF|registers[31][20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[20]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][20] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \mips_core|RF|Mux43~0 (
// Equation(s):
// \mips_core|RF|Mux43~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][20]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][20]~q )))))

	.dataa(\mips_core|RF|registers[31][20]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|registers[1][20]~q ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux43~0 .lut_mask = 16'hB800;
defparam \mips_core|RF|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \mips_core|WriteData_in[19]~26 (
// Equation(s):
// \mips_core|WriteData_in[19]~26_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a19 ))) # (!\mips_core|CU|MemRead~0_combout  & 
// (\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[19]~26 .lut_mask = 16'h5410;
defparam \mips_core|WriteData_in[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \mips_core|WriteData_in[19]~27 (
// Equation(s):
// \mips_core|WriteData_in[19]~27_combout  = (\mips_core|WriteData_in[19]~26_combout ) # ((\mips_core|PC_add_1[19]~38_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(\mips_core|PC_add_1[19]~38_combout ),
	.datab(gnd),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[19]~26_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[19]~27 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \mips_core|RF|registers[1][19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[19]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][19] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \mips_core|RF|Mux44~0 (
// Equation(s):
// \mips_core|RF|Mux44~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][19]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][19]~q ))))

	.dataa(\mips_core|RF|registers[1][19]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|registers[31][19]~q ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux44~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[18]~14_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[18]~14_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_in2[18]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[18]~14_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[18].alu|A_in~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|C_out~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_in2[18]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[18].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \mips_core|WriteData_in[18]~28 (
// Equation(s):
// \mips_core|WriteData_in[18]~28_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a18 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[18]~28 .lut_mask = 16'h4450;
defparam \mips_core|WriteData_in[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \mips_core|WriteData_in[18]~29 (
// Equation(s):
// \mips_core|WriteData_in[18]~29_combout  = (\mips_core|WriteData_in[18]~28_combout ) # ((\mips_core|PC_add_1[18]~36_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(\mips_core|PC_add_1[18]~36_combout ),
	.datab(gnd),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[18]~28_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[18]~29 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \mips_core|RF|registers[31][18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[18]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][18] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux45~0 (
// Equation(s):
// \mips_core|RF|Mux45~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][18]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][18]~q )))))

	.dataa(\mips_core|RF|registers[31][18]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|registers[1][18]~q ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux45~0 .lut_mask = 16'hB800;
defparam \mips_core|RF|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout  = \mips_core|ALU_in2[17]~15_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[17]~15_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[17]~15_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[17]~15_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[17].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[17]~15_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[17].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1 .lut_mask = 16'hD5C0;
defparam \mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \mips_core|WriteData_in[17]~30 (
// Equation(s):
// \mips_core|WriteData_in[17]~30_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a17 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[17]~30 .lut_mask = 16'h3120;
defparam \mips_core|WriteData_in[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \mips_core|WriteData_in[17]~31 (
// Equation(s):
// \mips_core|WriteData_in[17]~31_combout  = (\mips_core|WriteData_in[17]~30_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[17]~34_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(gnd),
	.datac(\mips_core|PC_add_1[17]~34_combout ),
	.datad(\mips_core|WriteData_in[17]~30_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[17]~31 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \mips_core|RF|registers[1][17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[17]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][17] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \mips_core|RF|Mux46~0 (
// Equation(s):
// \mips_core|RF|Mux46~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][17]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][17]~q ))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|RF|registers[1][17]~q ),
	.datac(\mips_core|RF|registers[31][17]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux46~0 .lut_mask = 16'hA088;
defparam \mips_core|RF|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[16]~16_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[16]~16_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_in2[16]~16_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout  $ (\mips_core|ALU_in2[16]~16_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[16].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[16]~16_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[16].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1 .lut_mask = 16'hCE0A;
defparam \mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \mips_core|WriteData_in[16]~32 (
// Equation(s):
// \mips_core|WriteData_in[16]~32_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a16 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[16]~32 .lut_mask = 16'h0D08;
defparam \mips_core|WriteData_in[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \mips_core|WriteData_in[16]~33 (
// Equation(s):
// \mips_core|WriteData_in[16]~33_combout  = (\mips_core|WriteData_in[16]~32_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[16]~32_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(gnd),
	.datac(\mips_core|PC_add_1[16]~32_combout ),
	.datad(\mips_core|WriteData_in[16]~32_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[16]~33 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \mips_core|RF|registers[31][16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[16]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][16] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \mips_core|RF|Mux47~0 (
// Equation(s):
// \mips_core|RF|Mux47~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][16]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][16]~q )))))

	.dataa(\mips_core|RF|registers[31][16]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|RF|registers[1][16]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux47~0 .lut_mask = 16'hB080;
defparam \mips_core|RF|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ) # (\mips_core|ALU_in2[15]~17_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  & (\mips_core|ALU_in2[15]~17_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[15]~17_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU_in2[15]~17_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[15].alu|A_in~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_in2[15]~17_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \mips_core|WriteData_in[15]~34 (
// Equation(s):
// \mips_core|WriteData_in[15]~34_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a15 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[15]~34 .lut_mask = 16'h4540;
defparam \mips_core|WriteData_in[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \mips_core|WriteData_in[15]~35 (
// Equation(s):
// \mips_core|WriteData_in[15]~35_combout  = (\mips_core|WriteData_in[15]~34_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[15]~30_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(gnd),
	.datac(\mips_core|PC_add_1[15]~30_combout ),
	.datad(\mips_core|WriteData_in[15]~34_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[15]~35 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \mips_core|RF|registers[31][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[15]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][15] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \mips_core|RF|Mux48~0 (
// Equation(s):
// \mips_core|RF|Mux48~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][15]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][15]~q )))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|registers[31][15]~q ),
	.datad(\mips_core|RF|registers[1][15]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux48~0 .lut_mask = 16'hA280;
defparam \mips_core|RF|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ) # (\mips_core|ALU_in2[14]~18_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  & (\mips_core|ALU_in2[14]~18_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[14]~18_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout  = \mips_core|ALU_in2[14]~18_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[14]~18_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[14].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[14].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1 .lut_mask = 16'hCE0A;
defparam \mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \mips_core|WriteData_in[14]~36 (
// Equation(s):
// \mips_core|WriteData_in[14]~36_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a14 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[14]~36 .lut_mask = 16'h0A0C;
defparam \mips_core|WriteData_in[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \mips_core|WriteData_in[14]~37 (
// Equation(s):
// \mips_core|WriteData_in[14]~37_combout  = (\mips_core|WriteData_in[14]~36_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[14]~28_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|PC_add_1[14]~28_combout ),
	.datac(\mips_core|WriteData_in[14]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[14]~37 .lut_mask = 16'hF8F8;
defparam \mips_core|WriteData_in[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \mips_core|RF|registers[31][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[14]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][14] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \mips_core|RF|Mux49~0 (
// Equation(s):
// \mips_core|RF|Mux49~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][14]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][14]~q )))))

	.dataa(\mips_core|RF|Mux63~1_combout ),
	.datab(\mips_core|RF|registers[31][14]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|registers[1][14]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux49~0 .lut_mask = 16'h8A80;
defparam \mips_core|RF|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[13]~19_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[13]~19_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_in2[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout  $ 
// (\mips_core|ALU_in2[13]~19_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|C_out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[13].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[13]~19_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout  & \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout  & \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[13].alu|adder|Sum~combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \mips_core|WriteData_in[13]~38 (
// Equation(s):
// \mips_core|WriteData_in[13]~38_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a13 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[13]~38 .lut_mask = 16'h0B08;
defparam \mips_core|WriteData_in[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \mips_core|WriteData_in[13]~39 (
// Equation(s):
// \mips_core|WriteData_in[13]~39_combout  = (\mips_core|WriteData_in[13]~38_combout ) # ((\mips_core|PC_add_1[13]~26_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[13]~26_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[13]~38_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[13]~39 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \mips_core|RF|registers[1][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][13] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \mips_core|RF|Mux50~0 (
// Equation(s):
// \mips_core|RF|Mux50~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][13]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][13]~q ))))

	.dataa(\mips_core|RF|registers[1][13]~q ),
	.datab(\mips_core|RF|registers[31][13]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux50~0 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[12]~20_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[12]~20_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[12]~20_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0 .lut_mask = 16'hBE28;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout  $ (\mips_core|ALU_in2[12]~20_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[12].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[12]~20_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout  & \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout  & ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[12].alu|adder|Sum~combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1 .lut_mask = 16'hCE0A;
defparam \mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \mips_core|WriteData_in[12]~40 (
// Equation(s):
// \mips_core|WriteData_in[12]~40_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a12 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|JAL~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[12]~40 .lut_mask = 16'h00D8;
defparam \mips_core|WriteData_in[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \mips_core|WriteData_in[12]~41 (
// Equation(s):
// \mips_core|WriteData_in[12]~41_combout  = (\mips_core|WriteData_in[12]~40_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[12]~24_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|WriteData_in[12]~40_combout ),
	.datad(\mips_core|PC_add_1[12]~24_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[12]~41 .lut_mask = 16'hFCF0;
defparam \mips_core|WriteData_in[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \mips_core|RF|registers[31][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[12]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][12] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \mips_core|RF|Mux51~0 (
// Equation(s):
// \mips_core|RF|Mux51~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][12]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][12]~q )))))

	.dataa(\mips_core|RF|registers[31][12]~q ),
	.datab(\mips_core|RF|registers[1][12]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux51~0 .lut_mask = 16'hAC00;
defparam \mips_core|RF|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[11]~21_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[11]~21_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_in2[11]~21_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0 .lut_mask = 16'h8EE8;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[11]~21_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_in2[11]~21_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1 .lut_mask = 16'hF444;
defparam \mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \mips_core|WriteData_in[11]~42 (
// Equation(s):
// \mips_core|WriteData_in[11]~42_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a11 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[11]~42 .lut_mask = 16'h5140;
defparam \mips_core|WriteData_in[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \mips_core|WriteData_in[11]~43 (
// Equation(s):
// \mips_core|WriteData_in[11]~43_combout  = (\mips_core|WriteData_in[11]~42_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[11]~22_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|WriteData_in[11]~42_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_add_1[11]~22_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[11]~43 .lut_mask = 16'hEECC;
defparam \mips_core|WriteData_in[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \mips_core|RF|registers[1][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[11]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][11] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux52~0 (
// Equation(s):
// \mips_core|RF|Mux52~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][11]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][11]~q ))))

	.dataa(\mips_core|RF|registers[1][11]~q ),
	.datab(\mips_core|RF|registers[31][11]~q ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux52~0 .lut_mask = 16'hC0A0;
defparam \mips_core|RF|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[10]~22_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[10]~22_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[10]~22_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout  $ (\mips_core|ALU_in2[10]~22_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[10].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[10]~22_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[10].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \mips_core|WriteData_in[10]~44 (
// Equation(s):
// \mips_core|WriteData_in[10]~44_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a10 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[10]~44 .lut_mask = 16'h4540;
defparam \mips_core|WriteData_in[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \mips_core|WriteData_in[10]~45 (
// Equation(s):
// \mips_core|WriteData_in[10]~45_combout  = (\mips_core|WriteData_in[10]~44_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[10]~20_combout ))

	.dataa(\mips_core|WriteData_in[10]~44_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_add_1[10]~20_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[10]~45 .lut_mask = 16'hEEAA;
defparam \mips_core|WriteData_in[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \mips_core|RF|registers[31][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[10]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][10] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \mips_core|RF|Mux53~0 (
// Equation(s):
// \mips_core|RF|Mux53~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][10]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][10]~q )))))

	.dataa(\mips_core|RF|registers[31][10]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|RF|registers[1][10]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux53~0 .lut_mask = 16'hB080;
defparam \mips_core|RF|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ) # (\mips_core|ALU_in2[9]~23_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  & (\mips_core|ALU_in2[9]~23_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[9]~23_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout  $ (\mips_core|ALU_in2[9]~23_combout  $ 
// (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[9].alu|A_in~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[8].alu|adder|C_out~0_combout ),
	.datac(\mips_core|ALU_in2[9]~23_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ) # ((!\mips_core|ALU_CU|ALUControl[1]~8_combout  & 
// \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1 .lut_mask = 16'hBA30;
defparam \mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \mips_core|WriteData_in[9]~46 (
// Equation(s):
// \mips_core|WriteData_in[9]~46_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a9 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[9]~46 .lut_mask = 16'h3120;
defparam \mips_core|WriteData_in[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \mips_core|WriteData_in[9]~47 (
// Equation(s):
// \mips_core|WriteData_in[9]~47_combout  = (\mips_core|WriteData_in[9]~46_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[9]~18_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|PC_add_1[9]~18_combout ),
	.datad(\mips_core|WriteData_in[9]~46_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[9]~47 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \mips_core|RF|registers[31][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][9] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \mips_core|RF|Mux54~0 (
// Equation(s):
// \mips_core|RF|Mux54~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][9]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// ((\mips_core|RF|registers[1][9]~q )))))

	.dataa(\mips_core|RF|registers[31][9]~q ),
	.datab(\mips_core|RF|registers[1][9]~q ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux54~0 .lut_mask = 16'hA0C0;
defparam \mips_core|RF|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \mips_core|WriteData_in[8]~48 (
// Equation(s):
// \mips_core|WriteData_in[8]~48_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a8 ))) # (!\mips_core|CU|MemRead~0_combout  & 
// (\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[8]~48 .lut_mask = 16'h3022;
defparam \mips_core|WriteData_in[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \mips_core|WriteData_in[8]~49 (
// Equation(s):
// \mips_core|WriteData_in[8]~49_combout  = (\mips_core|WriteData_in[8]~48_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[8]~16_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|WriteData_in[8]~48_combout ),
	.datad(\mips_core|PC_add_1[8]~16_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[8]~49 .lut_mask = 16'hFCF0;
defparam \mips_core|WriteData_in[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \mips_core|RF|registers[1][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][8] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux55~0 (
// Equation(s):
// \mips_core|RF|Mux55~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][8]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][8]~q ))))

	.dataa(\mips_core|RF|registers[1][8]~q ),
	.datab(\mips_core|RF|registers[31][8]~q ),
	.datac(\mips_core|RF|Mux63~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux55~0 .lut_mask = 16'hC0A0;
defparam \mips_core|RF|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \mips_core|WriteData_in[5]~54 (
// Equation(s):
// \mips_core|WriteData_in[5]~54_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a5 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[5]~54 .lut_mask = 16'h4540;
defparam \mips_core|WriteData_in[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \mips_core|WriteData_in[5]~55 (
// Equation(s):
// \mips_core|WriteData_in[5]~55_combout  = (\mips_core|WriteData_in[5]~54_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[5]~10_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|WriteData_in[5]~54_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_add_1[5]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[5]~55 .lut_mask = 16'hEECC;
defparam \mips_core|WriteData_in[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \mips_core|RF|registers[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[5]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][5] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \mips_core|RF|Mux26~0 (
// Equation(s):
// \mips_core|RF|Mux26~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][5]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][5]~q ))))

	.dataa(\mips_core|RF|registers[1][5]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][5]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux26~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux26~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux26~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[5]~27_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[5]~27_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_in2[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout  $ 
// (\mips_core|ALU_in2[5]~27_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|C_out~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[5].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[5]~27_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[5].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \mips_core|WriteData_in[4]~56 (
// Equation(s):
// \mips_core|WriteData_in[4]~56_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a4 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[4]~56 .lut_mask = 16'h2230;
defparam \mips_core|WriteData_in[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \mips_core|WriteData_in[4]~57 (
// Equation(s):
// \mips_core|WriteData_in[4]~57_combout  = (\mips_core|WriteData_in[4]~56_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[4]~8_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|PC_add_1[4]~8_combout ),
	.datad(\mips_core|WriteData_in[4]~56_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[4]~57 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \mips_core|RF|registers[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[4]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][4] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux59~0 (
// Equation(s):
// \mips_core|RF|Mux59~0_combout  = (\mips_core|RF|Mux63~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][4]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & 
// (\mips_core|RF|registers[1][4]~q ))))

	.dataa(\mips_core|RF|registers[1][4]~q ),
	.datab(\mips_core|RF|registers[31][4]~q ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\mips_core|RF|Mux63~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux59~0 .lut_mask = 16'hCA00;
defparam \mips_core|RF|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \mips_core|ALU_in2[4]~28 (
// Equation(s):
// \mips_core|ALU_in2[4]~28_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 )) # (!\mips_core|CU|WideOr0~1_combout  & ((\mips_core|RF|Mux59~0_combout )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|RF|Mux59~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[4]~28 .lut_mask = 16'hAFA0;
defparam \mips_core|ALU_in2[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU_in2[4]~28_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0 .lut_mask = 16'hD4E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout  = \mips_core|ALU_in2[4]~28_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_in2[4]~28_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[4].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_CU|Selector0~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[3].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout )) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout ))) # (!\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout  & (((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[4].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1 .lut_mask = 16'hF222;
defparam \mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \mips_core|WriteData_in[2]~60 (
// Equation(s):
// \mips_core|WriteData_in[2]~60_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a2 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[2]~60 .lut_mask = 16'h4540;
defparam \mips_core|WriteData_in[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \mips_core|WriteData_in[2]~61 (
// Equation(s):
// \mips_core|WriteData_in[2]~61_combout  = (\mips_core|WriteData_in[2]~60_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[2]~4_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|PC_add_1[2]~4_combout ),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[2]~60_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[2]~61 .lut_mask = 16'hFF88;
defparam \mips_core|WriteData_in[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \mips_core|RF|registers[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[2]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][2] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \mips_core|RF|Mux61~0 (
// Equation(s):
// \mips_core|RF|Mux61~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[31][2]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[1][2]~q ))

	.dataa(\mips_core|RF|registers[1][2]~q ),
	.datab(\mips_core|RF|registers[31][2]~q ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux61~0 .lut_mask = 16'hCCAA;
defparam \mips_core|RF|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \mips_core|ALU_in2[2]~30 (
// Equation(s):
// \mips_core|ALU_in2[2]~30_combout  = (\mips_core|CU|WideOr0~1_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )) # (!\mips_core|CU|WideOr0~1_combout  & (((\mips_core|RF|Mux63~1_combout  & \mips_core|RF|Mux61~0_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\mips_core|RF|Mux63~1_combout ),
	.datac(\mips_core|RF|Mux61~0_combout ),
	.datad(\mips_core|CU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[2]~30 .lut_mask = 16'hAAC0;
defparam \mips_core|ALU_in2[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[2]~30_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[2]~30_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datac(\mips_core|ALU_in2[2]~30_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[2]~30_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|C_out~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[2]~30_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|A_in~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout  & 
// !\mips_core|ALU_CU|ALUControl[1]~8_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[2].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1 .lut_mask = 16'hAE0C;
defparam \mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \mips_core|WriteData_in[1]~62 (
// Equation(s):
// \mips_core|WriteData_in[1]~62_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a1 ))) # (!\mips_core|CU|MemRead~0_combout  & 
// (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ))))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[1]~62 .lut_mask = 16'h3210;
defparam \mips_core|WriteData_in[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \mips_core|WriteData_in[1]~63 (
// Equation(s):
// \mips_core|WriteData_in[1]~63_combout  = (\mips_core|WriteData_in[1]~62_combout ) # ((\mips_core|PC_add_1[1]~2_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|PC_add_1[1]~2_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[1]~62_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[1]~63 .lut_mask = 16'hFFC0;
defparam \mips_core|WriteData_in[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \mips_core|RF|registers[31][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[1]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][1] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \mips_core|RF|Mux30~0 (
// Equation(s):
// \mips_core|RF|Mux30~0_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & (\mips_core|RF|registers[31][1]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[1][1]~q )))

	.dataa(\mips_core|RF|registers[31][1]~q ),
	.datab(\mips_core|RF|registers[1][1]~q ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~0 .lut_mask = 16'hAACC;
defparam \mips_core|RF|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux30~1 (
// Equation(s):
// \mips_core|RF|Mux30~1_combout  = (\mips_core|RF|Mux31~0_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21  & \mips_core|RF|Mux30~0_combout ))

	.dataa(\mips_core|RF|Mux31~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(\mips_core|RF|Mux30~0_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux30~1 .lut_mask = 16'h8800;
defparam \mips_core|RF|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  = \mips_core|RF|Mux30~1_combout  $ (((\mips_core|ALU_CU|ALUControl[3]~6_combout  & (\mips_core|CU|ALUOp[1]~0_combout  & \mips_core|ALU_CU|WideOr1~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[3]~6_combout ),
	.datab(\mips_core|CU|ALUOp[1]~0_combout ),
	.datac(\mips_core|ALU_CU|WideOr1~0_combout ),
	.datad(\mips_core|RF|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0 .lut_mask = 16'h7F80;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  & ((\mips_core|ALU_CU|ALUControl[0]~9_combout ) # (\mips_core|ALU_in2[1]~31_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))) # 
// (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  & (\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU_in2[1]~31_combout  $ (\mips_core|ALU_CU|Selector0~0_combout ))))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[1]~31_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout  $ (\mips_core|ALU_in2[1]~31_combout  $ (\mips_core|ALU|alu0|adder|C_out~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_in2[1]~31_combout ),
	.datac(\mips_core|ALU|alu0|adder|C_out~0_combout ),
	.datad(\mips_core|ALU_CU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout  = (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU_CU|ALUControl[1]~8_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout  & (!\mips_core|ALU_CU|ALUControl[1]~8_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[1].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2 .lut_mask = 16'hAE0C;
defparam \mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[25]~7_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout  = \mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout  $ (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[25]~7_combout  $ 
// (\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[25].alu|A_in~0_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU_in2[25]~7_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[24].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum .lut_mask = 16'h6996;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~0_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|adder|Sum~combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \mips_core|WriteData_in[25]~14 (
// Equation(s):
// \mips_core|WriteData_in[25]~14_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a25 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|MemRead~0_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[25]~14 .lut_mask = 16'h3120;
defparam \mips_core|WriteData_in[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \mips_core|WriteData_in[25]~15 (
// Equation(s):
// \mips_core|WriteData_in[25]~15_combout  = (\mips_core|WriteData_in[25]~14_combout ) # ((\mips_core|PC_add_1[25]~50_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(\mips_core|PC_add_1[25]~50_combout ),
	.datab(gnd),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|WriteData_in[25]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[25]~15 .lut_mask = 16'hFFA0;
defparam \mips_core|WriteData_in[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \mips_core|RF|registers[1][25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[25]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][25] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \mips_core|RF|Mux6~0 (
// Equation(s):
// \mips_core|RF|Mux6~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][25]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][25]~q ))))

	.dataa(\mips_core|RF|Mux31~1_combout ),
	.datab(\mips_core|RF|registers[1][25]~q ),
	.datac(\mips_core|RF|registers[31][25]~q ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux6~0 .lut_mask = 16'hA088;
defparam \mips_core|RF|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \mips_core|Add1~50 (
// Equation(s):
// \mips_core|Add1~50_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[25]~50_combout  & (\mips_core|Add1~49  & VCC)) # (!\mips_core|PC_add_1[25]~50_combout  & (!\mips_core|Add1~49 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[25]~50_combout  & (!\mips_core|Add1~49 )) # (!\mips_core|PC_add_1[25]~50_combout  & ((\mips_core|Add1~49 ) # (GND)))))
// \mips_core|Add1~51  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|PC_add_1[25]~50_combout  & !\mips_core|Add1~49 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((!\mips_core|Add1~49 ) # 
// (!\mips_core|PC_add_1[25]~50_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~49 ),
	.combout(\mips_core|Add1~50_combout ),
	.cout(\mips_core|Add1~51 ));
// synopsys translate_off
defparam \mips_core|Add1~50 .lut_mask = 16'h9617;
defparam \mips_core|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \mips_core|PC_next[25]~50 (
// Equation(s):
// \mips_core|PC_next[25]~50_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & (\mips_core|Add1~50_combout )) # (!\mips_core|PC[2]~6_combout  & 
// ((\mips_core|PC_add_1[25]~50_combout )))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|Add1~50_combout ),
	.datac(\mips_core|PC_add_1[25]~50_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[25]~50 .lut_mask = 16'hEE50;
defparam \mips_core|PC_next[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \mips_core|PC_next[25]~51 (
// Equation(s):
// \mips_core|PC_next[25]~51_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[25]~50_combout  & (\mips_core|RF|Mux6~0_combout )) # (!\mips_core|PC_next[25]~50_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[25]~50_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|RF|Mux6~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\mips_core|PC_next[25]~50_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[25]~51 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \mips_core|PC[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[25]~51_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[25] .is_wysiwyg = "true";
defparam \mips_core|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \mips_core|PC_add_1[25]~50 (
// Equation(s):
// \mips_core|PC_add_1[25]~50_combout  = (\mips_core|PC [25] & (!\mips_core|PC_add_1[24]~49 )) # (!\mips_core|PC [25] & ((\mips_core|PC_add_1[24]~49 ) # (GND)))
// \mips_core|PC_add_1[25]~51  = CARRY((!\mips_core|PC_add_1[24]~49 ) # (!\mips_core|PC [25]))

	.dataa(gnd),
	.datab(\mips_core|PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[24]~49 ),
	.combout(\mips_core|PC_add_1[25]~50_combout ),
	.cout(\mips_core|PC_add_1[25]~51 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[25]~50 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \mips_core|Add1~52 (
// Equation(s):
// \mips_core|Add1~52_combout  = ((\mips_core|PC_add_1[26]~52_combout  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (!\mips_core|Add1~51 )))) # (GND)
// \mips_core|Add1~53  = CARRY((\mips_core|PC_add_1[26]~52_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ) # (!\mips_core|Add1~51 ))) # (!\mips_core|PC_add_1[26]~52_combout  & 
// (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & !\mips_core|Add1~51 )))

	.dataa(\mips_core|PC_add_1[26]~52_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~51 ),
	.combout(\mips_core|Add1~52_combout ),
	.cout(\mips_core|Add1~53 ));
// synopsys translate_off
defparam \mips_core|Add1~52 .lut_mask = 16'h698E;
defparam \mips_core|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \mips_core|PC_BEQ~6 (
// Equation(s):
// \mips_core|PC_BEQ~6_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[17].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[18].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[16].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[15].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~6 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \mips_core|PC_BEQ~8 (
// Equation(s):
// \mips_core|PC_BEQ~8_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[24].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[23].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[25].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[26].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~8 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \mips_core|PC_BEQ~7 (
// Equation(s):
// \mips_core|PC_BEQ~7_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[20].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[19].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[22].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[21].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~7 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \mips_core|PC_BEQ~9 (
// Equation(s):
// \mips_core|PC_BEQ~9_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[27].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[28].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[29].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~9 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \mips_core|PC_BEQ~10 (
// Equation(s):
// \mips_core|PC_BEQ~10_combout  = (\mips_core|PC_BEQ~6_combout  & (\mips_core|PC_BEQ~8_combout  & (\mips_core|PC_BEQ~7_combout  & \mips_core|PC_BEQ~9_combout )))

	.dataa(\mips_core|PC_BEQ~6_combout ),
	.datab(\mips_core|PC_BEQ~8_combout ),
	.datac(\mips_core|PC_BEQ~7_combout ),
	.datad(\mips_core|PC_BEQ~9_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~10 .lut_mask = 16'h8000;
defparam \mips_core|PC_BEQ~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \mips_core|PC_BEQ~1 (
// Equation(s):
// \mips_core|PC_BEQ~1_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[5].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[4].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~1 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \mips_core|PC_BEQ~3 (
// Equation(s):
// \mips_core|PC_BEQ~3_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[11].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[12].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[14].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[13].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~3 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \mips_core|PC_BEQ~2 (
// Equation(s):
// \mips_core|PC_BEQ~2_combout  = (!\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout  & 
// !\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout )))

	.dataa(\mips_core|ALU|ALU_bits_1_to_30[8].alu|opMUX|Out~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[10].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[9].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~2 .lut_mask = 16'h0001;
defparam \mips_core|PC_BEQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \mips_core|PC_BEQ~4 (
// Equation(s):
// \mips_core|PC_BEQ~4_combout  = (\mips_core|PC_BEQ~3_combout  & \mips_core|PC_BEQ~2_combout )

	.dataa(gnd),
	.datab(\mips_core|PC_BEQ~3_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_BEQ~2_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~4 .lut_mask = 16'hCC00;
defparam \mips_core|PC_BEQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \mips_core|ALU_in2[31]~1 (
// Equation(s):
// \mips_core|ALU_in2[31]~1_combout  = (\mips_core|CU|WideOr0~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))) # (!\mips_core|CU|WideOr0~1_combout  & (\mips_core|RF|Mux32~0_combout ))

	.dataa(\mips_core|RF|Mux32~0_combout ),
	.datab(gnd),
	.datac(\mips_core|CU|WideOr0~1_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mips_core|ALU_in2[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_in2[31]~1 .lut_mask = 16'hFA0A;
defparam \mips_core|ALU_in2[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \mips_core|ALU|alu31|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|alu31|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[0]~9_combout  & ((\mips_core|ALU|alu31|A_in~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[31]~1_combout )))) # 
// (!\mips_core|ALU_CU|ALUControl[0]~9_combout  & (\mips_core|ALU|alu31|A_in~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[31]~1_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[0]~9_combout ),
	.datab(\mips_core|ALU_CU|Selector0~0_combout ),
	.datac(\mips_core|ALU|alu31|A_in~0_combout ),
	.datad(\mips_core|ALU_in2[31]~1_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|opMUX|Out~1 .lut_mask = 16'hB2E8;
defparam \mips_core|ALU|alu31|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0 (
// Equation(s):
// \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout  = (\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  & ((\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ) # (\mips_core|ALU_CU|Selector0~0_combout  $ 
// (\mips_core|ALU_in2[30]~2_combout )))) # (!\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout  & (\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[30]~2_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[30].alu|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[30]~2_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[29].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0 .lut_mask = 16'hDE48;
defparam \mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \mips_core|ALU|alu31|opMUX|Out~0 (
// Equation(s):
// \mips_core|ALU|alu31|opMUX|Out~0_combout  = \mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU|alu31|A_in~0_combout  $ (\mips_core|ALU_in2[31]~1_combout  $ (\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout )))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|alu31|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[31]~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|opMUX|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|opMUX|Out~0 .lut_mask = 16'h6996;
defparam \mips_core|ALU|alu31|opMUX|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \mips_core|ALU|alu31|opMUX|Out~2 (
// Equation(s):
// \mips_core|ALU|alu31|opMUX|Out~2_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & ((\mips_core|ALU|alu31|opMUX|Out~0_combout )))) # (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & 
// ((\mips_core|ALU|alu31|opMUX|Out~1_combout ) # ((\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout  & \mips_core|ALU|alu31|opMUX|Out~0_combout ))))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|alu31|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|alu31|opMUX|Out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|opMUX|Out~2 .lut_mask = 16'hDC50;
defparam \mips_core|ALU|alu31|opMUX|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \mips_core|PC_BEQ~0 (
// Equation(s):
// \mips_core|PC_BEQ~0_combout  = (\mips_core|CU|ALUOp[0]~2_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout  & (!\mips_core|ALU|alu0|opMUX|Out~1_combout  & !\mips_core|ALU|alu31|opMUX|Out~2_combout )))

	.dataa(\mips_core|CU|ALUOp[0]~2_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[2].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|ALU|alu0|opMUX|Out~1_combout ),
	.datad(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~0 .lut_mask = 16'h0002;
defparam \mips_core|PC_BEQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \mips_core|PC_BEQ~5 (
// Equation(s):
// \mips_core|PC_BEQ~5_combout  = (\mips_core|PC_BEQ~1_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout  & (\mips_core|PC_BEQ~4_combout  & \mips_core|PC_BEQ~0_combout )))

	.dataa(\mips_core|PC_BEQ~1_combout ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[1].alu|opMUX|Out~2_combout ),
	.datac(\mips_core|PC_BEQ~4_combout ),
	.datad(\mips_core|PC_BEQ~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_BEQ~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_BEQ~5 .lut_mask = 16'h2000;
defparam \mips_core|PC_BEQ~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \mips_core|PC_J[31]~0 (
// Equation(s):
// \mips_core|PC_J[31]~0_combout  = (!\mips_core|CU|Jump~1_combout  & (\mips_core|PC_BEQ~10_combout  & \mips_core|PC_BEQ~5_combout ))

	.dataa(\mips_core|CU|Jump~1_combout ),
	.datab(\mips_core|PC_BEQ~10_combout ),
	.datac(\mips_core|PC_BEQ~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|PC_J[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_J[31]~0 .lut_mask = 16'h4040;
defparam \mips_core|PC_J[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \mips_core|PC[26]~0 (
// Equation(s):
// \mips_core|PC[26]~0_combout  = (\mips_core|PC_J[31]~0_combout  & ((\mips_core|Add1~52_combout ))) # (!\mips_core|PC_J[31]~0_combout  & (\mips_core|PC_add_1[26]~52_combout ))

	.dataa(\mips_core|PC_add_1[26]~52_combout ),
	.datab(\mips_core|Add1~52_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_J[31]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[26]~0 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \mips_core|ALU_CU|JR~0 (
// Equation(s):
// \mips_core|ALU_CU|JR~0_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|JR~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|JR~0 .lut_mask = 16'h0010;
defparam \mips_core|ALU_CU|JR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \mips_core|ALU_CU|JR~1 (
// Equation(s):
// \mips_core|ALU_CU|JR~1_combout  = (\mips_core|ALU_CU|JR~0_combout  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5  & (\mips_core|CU|ALUOp[1]~0_combout  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\mips_core|ALU_CU|JR~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\mips_core|CU|ALUOp[1]~0_combout ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mips_core|ALU_CU|JR~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU_CU|JR~1 .lut_mask = 16'h0020;
defparam \mips_core|ALU_CU|JR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \mips_core|PC[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[26]~0_combout ),
	.asdata(\mips_core|RF|Mux5~0_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[26] .is_wysiwyg = "true";
defparam \mips_core|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \mips_core|PC_add_1[26]~52 (
// Equation(s):
// \mips_core|PC_add_1[26]~52_combout  = (\mips_core|PC [26] & (\mips_core|PC_add_1[25]~51  $ (GND))) # (!\mips_core|PC [26] & (!\mips_core|PC_add_1[25]~51  & VCC))
// \mips_core|PC_add_1[26]~53  = CARRY((\mips_core|PC [26] & !\mips_core|PC_add_1[25]~51 ))

	.dataa(gnd),
	.datab(\mips_core|PC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[25]~51 ),
	.combout(\mips_core|PC_add_1[26]~52_combout ),
	.cout(\mips_core|PC_add_1[26]~53 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[26]~52 .lut_mask = 16'hC30C;
defparam \mips_core|PC_add_1[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \mips_core|Add1~54 (
// Equation(s):
// \mips_core|Add1~54_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[27]~54_combout  & (\mips_core|Add1~53  & VCC)) # (!\mips_core|PC_add_1[27]~54_combout  & (!\mips_core|Add1~53 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[27]~54_combout  & (!\mips_core|Add1~53 )) # (!\mips_core|PC_add_1[27]~54_combout  & ((\mips_core|Add1~53 ) # (GND)))))
// \mips_core|Add1~55  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|PC_add_1[27]~54_combout  & !\mips_core|Add1~53 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((!\mips_core|Add1~53 ) # 
// (!\mips_core|PC_add_1[27]~54_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[27]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~53 ),
	.combout(\mips_core|Add1~54_combout ),
	.cout(\mips_core|Add1~55 ));
// synopsys translate_off
defparam \mips_core|Add1~54 .lut_mask = 16'h9617;
defparam \mips_core|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \mips_core|PC[27]~1 (
// Equation(s):
// \mips_core|PC[27]~1_combout  = (\mips_core|PC_J[31]~0_combout  & (\mips_core|Add1~54_combout )) # (!\mips_core|PC_J[31]~0_combout  & ((\mips_core|PC_add_1[27]~54_combout )))

	.dataa(\mips_core|Add1~54_combout ),
	.datab(\mips_core|PC_add_1[27]~54_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_J[31]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[27]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[27]~1 .lut_mask = 16'hAACC;
defparam \mips_core|PC[27]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \mips_core|PC[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[27]~1_combout ),
	.asdata(\mips_core|RF|Mux4~0_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[27] .is_wysiwyg = "true";
defparam \mips_core|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \mips_core|PC_add_1[27]~54 (
// Equation(s):
// \mips_core|PC_add_1[27]~54_combout  = (\mips_core|PC [27] & (!\mips_core|PC_add_1[26]~53 )) # (!\mips_core|PC [27] & ((\mips_core|PC_add_1[26]~53 ) # (GND)))
// \mips_core|PC_add_1[27]~55  = CARRY((!\mips_core|PC_add_1[26]~53 ) # (!\mips_core|PC [27]))

	.dataa(gnd),
	.datab(\mips_core|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[26]~53 ),
	.combout(\mips_core|PC_add_1[27]~54_combout ),
	.cout(\mips_core|PC_add_1[27]~55 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[27]~54 .lut_mask = 16'h3C3F;
defparam \mips_core|PC_add_1[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \mips_core|Add1~56 (
// Equation(s):
// \mips_core|Add1~56_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[28]~56_combout  $ (!\mips_core|Add1~55 )))) # (GND)
// \mips_core|Add1~57  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[28]~56_combout ) # (!\mips_core|Add1~55 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[28]~56_combout  & !\mips_core|Add1~55 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[28]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~55 ),
	.combout(\mips_core|Add1~56_combout ),
	.cout(\mips_core|Add1~57 ));
// synopsys translate_off
defparam \mips_core|Add1~56 .lut_mask = 16'h698E;
defparam \mips_core|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \mips_core|PC[28]~2 (
// Equation(s):
// \mips_core|PC[28]~2_combout  = (\mips_core|PC_J[31]~0_combout  & ((\mips_core|Add1~56_combout ))) # (!\mips_core|PC_J[31]~0_combout  & (\mips_core|PC_add_1[28]~56_combout ))

	.dataa(\mips_core|PC_add_1[28]~56_combout ),
	.datab(\mips_core|Add1~56_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_J[31]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[28]~2 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \mips_core|PC[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[28]~2_combout ),
	.asdata(\mips_core|RF|Mux3~0_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[28] .is_wysiwyg = "true";
defparam \mips_core|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \mips_core|PC_add_1[28]~56 (
// Equation(s):
// \mips_core|PC_add_1[28]~56_combout  = (\mips_core|PC [28] & (\mips_core|PC_add_1[27]~55  $ (GND))) # (!\mips_core|PC [28] & (!\mips_core|PC_add_1[27]~55  & VCC))
// \mips_core|PC_add_1[28]~57  = CARRY((\mips_core|PC [28] & !\mips_core|PC_add_1[27]~55 ))

	.dataa(\mips_core|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[27]~55 ),
	.combout(\mips_core|PC_add_1[28]~56_combout ),
	.cout(\mips_core|PC_add_1[28]~57 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[28]~56 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \mips_core|Add1~58 (
// Equation(s):
// \mips_core|Add1~58_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[29]~58_combout  & (\mips_core|Add1~57  & VCC)) # (!\mips_core|PC_add_1[29]~58_combout  & (!\mips_core|Add1~57 )))) # 
// (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[29]~58_combout  & (!\mips_core|Add1~57 )) # (!\mips_core|PC_add_1[29]~58_combout  & ((\mips_core|Add1~57 ) # (GND)))))
// \mips_core|Add1~59  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & (!\mips_core|PC_add_1[29]~58_combout  & !\mips_core|Add1~57 )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((!\mips_core|Add1~57 ) # 
// (!\mips_core|PC_add_1[29]~58_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~57 ),
	.combout(\mips_core|Add1~58_combout ),
	.cout(\mips_core|Add1~59 ));
// synopsys translate_off
defparam \mips_core|Add1~58 .lut_mask = 16'h9617;
defparam \mips_core|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \mips_core|PC[29]~3 (
// Equation(s):
// \mips_core|PC[29]~3_combout  = (\mips_core|PC_J[31]~0_combout  & ((\mips_core|Add1~58_combout ))) # (!\mips_core|PC_J[31]~0_combout  & (\mips_core|PC_add_1[29]~58_combout ))

	.dataa(\mips_core|PC_add_1[29]~58_combout ),
	.datab(\mips_core|Add1~58_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_J[31]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[29]~3 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \mips_core|PC[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[29]~3_combout ),
	.asdata(\mips_core|RF|Mux2~0_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[29] .is_wysiwyg = "true";
defparam \mips_core|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \mips_core|PC_add_1[29]~58 (
// Equation(s):
// \mips_core|PC_add_1[29]~58_combout  = (\mips_core|PC [29] & (!\mips_core|PC_add_1[28]~57 )) # (!\mips_core|PC [29] & ((\mips_core|PC_add_1[28]~57 ) # (GND)))
// \mips_core|PC_add_1[29]~59  = CARRY((!\mips_core|PC_add_1[28]~57 ) # (!\mips_core|PC [29]))

	.dataa(\mips_core|PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[28]~57 ),
	.combout(\mips_core|PC_add_1[29]~58_combout ),
	.cout(\mips_core|PC_add_1[29]~59 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[29]~58 .lut_mask = 16'h5A5F;
defparam \mips_core|PC_add_1[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \mips_core|Add1~60 (
// Equation(s):
// \mips_core|Add1~60_combout  = ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  $ (\mips_core|PC_add_1[30]~60_combout  $ (!\mips_core|Add1~59 )))) # (GND)
// \mips_core|Add1~61  = CARRY((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & ((\mips_core|PC_add_1[30]~60_combout ) # (!\mips_core|Add1~59 ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15  & 
// (\mips_core|PC_add_1[30]~60_combout  & !\mips_core|Add1~59 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\mips_core|PC_add_1[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|Add1~59 ),
	.combout(\mips_core|Add1~60_combout ),
	.cout(\mips_core|Add1~61 ));
// synopsys translate_off
defparam \mips_core|Add1~60 .lut_mask = 16'h698E;
defparam \mips_core|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \mips_core|PC[30]~4 (
// Equation(s):
// \mips_core|PC[30]~4_combout  = (\mips_core|PC_J[31]~0_combout  & ((\mips_core|Add1~60_combout ))) # (!\mips_core|PC_J[31]~0_combout  & (\mips_core|PC_add_1[30]~60_combout ))

	.dataa(\mips_core|PC_add_1[30]~60_combout ),
	.datab(\mips_core|Add1~60_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_J[31]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[30]~4 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \mips_core|PC[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[30]~4_combout ),
	.asdata(\mips_core|RF|Mux1~0_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[30] .is_wysiwyg = "true";
defparam \mips_core|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \mips_core|PC_add_1[30]~60 (
// Equation(s):
// \mips_core|PC_add_1[30]~60_combout  = (\mips_core|PC [30] & (\mips_core|PC_add_1[29]~59  $ (GND))) # (!\mips_core|PC [30] & (!\mips_core|PC_add_1[29]~59  & VCC))
// \mips_core|PC_add_1[30]~61  = CARRY((\mips_core|PC [30] & !\mips_core|PC_add_1[29]~59 ))

	.dataa(\mips_core|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mips_core|PC_add_1[29]~59 ),
	.combout(\mips_core|PC_add_1[30]~60_combout ),
	.cout(\mips_core|PC_add_1[30]~61 ));
// synopsys translate_off
defparam \mips_core|PC_add_1[30]~60 .lut_mask = 16'hA50A;
defparam \mips_core|PC_add_1[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \mips_core|Add1~62 (
// Equation(s):
// \mips_core|Add1~62_combout  = \mips_core|PC_add_1[31]~62_combout  $ (\mips_core|Add1~61  $ (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\mips_core|PC_add_1[31]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a15 ),
	.cin(\mips_core|Add1~61 ),
	.combout(\mips_core|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|Add1~62 .lut_mask = 16'hA55A;
defparam \mips_core|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \mips_core|PC[31]~5 (
// Equation(s):
// \mips_core|PC[31]~5_combout  = (\mips_core|PC_J[31]~0_combout  & ((\mips_core|Add1~62_combout ))) # (!\mips_core|PC_J[31]~0_combout  & (\mips_core|PC_add_1[31]~62_combout ))

	.dataa(\mips_core|PC_add_1[31]~62_combout ),
	.datab(\mips_core|Add1~62_combout ),
	.datac(gnd),
	.datad(\mips_core|PC_J[31]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[31]~5 .lut_mask = 16'hCCAA;
defparam \mips_core|PC[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \mips_core|PC[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC[31]~5_combout ),
	.asdata(\mips_core|RF|Mux0~0_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_core|ALU_CU|JR~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[31] .is_wysiwyg = "true";
defparam \mips_core|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \mips_core|PC_add_1[31]~62 (
// Equation(s):
// \mips_core|PC_add_1[31]~62_combout  = \mips_core|PC_add_1[30]~61  $ (\mips_core|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_core|PC [31]),
	.cin(\mips_core|PC_add_1[30]~61 ),
	.combout(\mips_core|PC_add_1[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_add_1[31]~62 .lut_mask = 16'h0FF0;
defparam \mips_core|PC_add_1[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \mips_core|WriteData_in[31]~2 (
// Equation(s):
// \mips_core|WriteData_in[31]~2_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a31 )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|alu31|opMUX|Out~2_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|ALU|alu31|opMUX|Out~2_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[31]~2 .lut_mask = 16'h2230;
defparam \mips_core|WriteData_in[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \mips_core|WriteData_in[31]~3 (
// Equation(s):
// \mips_core|WriteData_in[31]~3_combout  = (\mips_core|WriteData_in[31]~2_combout ) # ((\mips_core|PC_add_1[31]~62_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(\mips_core|PC_add_1[31]~62_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[31]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[31]~3 .lut_mask = 16'hFF88;
defparam \mips_core|WriteData_in[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \mips_core|RF|registers[1][31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[31]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][31] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \mips_core|RF|Mux0~0 (
// Equation(s):
// \mips_core|RF|Mux0~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][31]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][31]~q ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\mips_core|RF|registers[1][31]~q ),
	.datac(\mips_core|RF|registers[31][31]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux0~0 .lut_mask = 16'hE400;
defparam \mips_core|RF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \mips_core|ALU|alu31|A_in~0 (
// Equation(s):
// \mips_core|ALU|alu31|A_in~0_combout  = \mips_core|ALU_CU|ALUControl[3]~10_combout  $ (\mips_core|RF|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_core|ALU_CU|ALUControl[3]~10_combout ),
	.datad(\mips_core|RF|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|A_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|A_in~0 .lut_mask = 16'h0FF0;
defparam \mips_core|ALU|alu31|A_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \mips_core|ALU|alu31|Set~0 (
// Equation(s):
// \mips_core|ALU|alu31|Set~0_combout  = (\mips_core|ALU|alu31|A_in~0_combout  & ((\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[31]~1_combout )) # (!\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ))) # 
// (!\mips_core|ALU|alu31|A_in~0_combout  & (!\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout  & (\mips_core|ALU_CU|Selector0~0_combout  $ (\mips_core|ALU_in2[31]~1_combout ))))

	.dataa(\mips_core|ALU_CU|Selector0~0_combout ),
	.datab(\mips_core|ALU|alu31|A_in~0_combout ),
	.datac(\mips_core|ALU_in2[31]~1_combout ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[30].alu|adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu31|Set~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu31|Set~0 .lut_mask = 16'h48DE;
defparam \mips_core|ALU|alu31|Set~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \mips_core|ALU|alu0|opMUX|Out~1 (
// Equation(s):
// \mips_core|ALU|alu0|opMUX|Out~1_combout  = (\mips_core|ALU_CU|ALUControl[1]~8_combout  & ((\mips_core|ALU|alu0|opMUX|Out~0_combout  & ((\mips_core|ALU|alu31|Set~0_combout ))) # (!\mips_core|ALU|alu0|opMUX|Out~0_combout  & 
// (\mips_core|ALU|alu0|adder|Sum~0_combout )))) # (!\mips_core|ALU_CU|ALUControl[1]~8_combout  & (\mips_core|ALU|alu0|opMUX|Out~0_combout ))

	.dataa(\mips_core|ALU_CU|ALUControl[1]~8_combout ),
	.datab(\mips_core|ALU|alu0|opMUX|Out~0_combout ),
	.datac(\mips_core|ALU|alu0|adder|Sum~0_combout ),
	.datad(\mips_core|ALU|alu31|Set~0_combout ),
	.cin(gnd),
	.combout(\mips_core|ALU|alu0|opMUX|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|ALU|alu0|opMUX|Out~1 .lut_mask = 16'hEC64;
defparam \mips_core|ALU|alu0|opMUX|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \mips_core|WriteData_in[0]~0 (
// Equation(s):
// \mips_core|WriteData_in[0]~0_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\mips_core|CU|MemRead~0_combout  & ((\mips_core|ALU|alu0|opMUX|Out~1_combout 
// )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\DM|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\mips_core|CU|MemRead~0_combout ),
	.datad(\mips_core|ALU|alu0|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[0]~0 .lut_mask = 16'h4540;
defparam \mips_core|WriteData_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \mips_core|WriteData_in[0]~1 (
// Equation(s):
// \mips_core|WriteData_in[0]~1_combout  = (\mips_core|WriteData_in[0]~0_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[0]~0_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|PC_add_1[0]~0_combout ),
	.datac(gnd),
	.datad(\mips_core|WriteData_in[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[0]~1 .lut_mask = 16'hFF88;
defparam \mips_core|WriteData_in[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \mips_core|RF|registers[31][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_core|WriteData_in[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mips_core|RF|registers[31][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[31][0] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \mips_core|RF|Mux63~2 (
// Equation(s):
// \mips_core|RF|Mux63~2_combout  = (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & (\mips_core|RF|registers[31][0]~q )) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20  & ((\mips_core|RF|registers[1][0]~q )))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\mips_core|RF|registers[31][0]~q ),
	.datad(\mips_core|RF|registers[1][0]~q ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~2 .lut_mask = 16'hF3C0;
defparam \mips_core|RF|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \mips_core|RF|Mux63~3 (
// Equation(s):
// \mips_core|RF|Mux63~3_combout  = (\mips_core|RF|Mux63~0_combout  & (\mips_core|RF|Mux63~2_combout  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(\mips_core|RF|Mux63~0_combout ),
	.datab(\mips_core|RF|Mux63~2_combout ),
	.datac(gnd),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux63~3 .lut_mask = 16'h8800;
defparam \mips_core|RF|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \mips_core|WriteData_in[7]~50 (
// Equation(s):
// \mips_core|WriteData_in[7]~50_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a7 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout )))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\mips_core|ALU|ALU_bits_1_to_30[7].alu|opMUX|Out~1_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[7]~50 .lut_mask = 16'h5140;
defparam \mips_core|WriteData_in[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \mips_core|WriteData_in[7]~51 (
// Equation(s):
// \mips_core|WriteData_in[7]~51_combout  = (\mips_core|WriteData_in[7]~50_combout ) # ((\mips_core|PC_add_1[7]~14_combout  & \mips_core|CU|JAL~0_combout ))

	.dataa(\mips_core|PC_add_1[7]~14_combout ),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|WriteData_in[7]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[7]~51 .lut_mask = 16'hF8F8;
defparam \mips_core|WriteData_in[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \mips_core|RF|registers[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[7]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][7] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \mips_core|RF|Mux24~0 (
// Equation(s):
// \mips_core|RF|Mux24~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][7]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][7]~q ))))

	.dataa(\mips_core|RF|registers[1][7]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][7]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux24~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \mips_core|PC_next[7]~14 (
// Equation(s):
// \mips_core|PC_next[7]~14_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & ((\mips_core|Add1~14_combout ))) # (!\mips_core|PC[2]~6_combout  & 
// (\mips_core|PC_add_1[7]~14_combout ))))

	.dataa(\mips_core|PC_add_1[7]~14_combout ),
	.datab(\mips_core|Add1~14_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[7]~14 .lut_mask = 16'hFC0A;
defparam \mips_core|PC_next[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \mips_core|PC_next[7]~15 (
// Equation(s):
// \mips_core|PC_next[7]~15_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[7]~14_combout  & ((\mips_core|RF|Mux24~0_combout ))) # (!\mips_core|PC_next[7]~14_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[7]~14_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\mips_core|RF|Mux24~0_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC_next[7]~14_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[7]~15 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \mips_core|PC[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[7]~15_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[7] .is_wysiwyg = "true";
defparam \mips_core|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \mips_core|CU|MemRead~0 (
// Equation(s):
// \mips_core|CU|MemRead~0_combout  = (\mips_core|CU|Jump~0_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\mips_core|CU|Jump~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips_core|CU|MemRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|MemRead~0 .lut_mask = 16'h0800;
defparam \mips_core|CU|MemRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \mips_core|WriteData_in[6]~52 (
// Equation(s):
// \mips_core|WriteData_in[6]~52_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\mips_core|CU|MemRead~0_combout  & 
// (\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ))))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(\mips_core|CU|MemRead~0_combout ),
	.datac(\mips_core|ALU|ALU_bits_1_to_30[6].alu|opMUX|Out~1_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[6]~52 .lut_mask = 16'h5410;
defparam \mips_core|WriteData_in[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \mips_core|WriteData_in[6]~53 (
// Equation(s):
// \mips_core|WriteData_in[6]~53_combout  = (\mips_core|WriteData_in[6]~52_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[6]~12_combout ))

	.dataa(gnd),
	.datab(\mips_core|CU|JAL~0_combout ),
	.datac(\mips_core|WriteData_in[6]~52_combout ),
	.datad(\mips_core|PC_add_1[6]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[6]~53 .lut_mask = 16'hFCF0;
defparam \mips_core|WriteData_in[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \mips_core|RF|registers[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[6]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][6] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \mips_core|RF|Mux25~0 (
// Equation(s):
// \mips_core|RF|Mux25~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][6]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][6]~q ))))

	.dataa(\mips_core|RF|registers[1][6]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][6]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux25~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \mips_core|PC_next[6]~12 (
// Equation(s):
// \mips_core|PC_next[6]~12_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ) # (\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (\mips_core|PC_add_1[6]~12_combout  & 
// ((!\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|PC_add_1[6]~12_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[6]~12 .lut_mask = 16'hAAE4;
defparam \mips_core|PC_next[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \mips_core|PC_next[6]~13 (
// Equation(s):
// \mips_core|PC_next[6]~13_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[6]~12_combout  & (\mips_core|RF|Mux25~0_combout )) # (!\mips_core|PC_next[6]~12_combout  & ((\mips_core|Add1~12_combout ))))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[6]~12_combout ))))

	.dataa(\mips_core|RF|Mux25~0_combout ),
	.datab(\mips_core|Add1~12_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[6]~12_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[6]~13 .lut_mask = 16'hAFC0;
defparam \mips_core|PC_next[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \mips_core|PC[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[6] .is_wysiwyg = "true";
defparam \mips_core|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \mips_core|PC_next[5]~10 (
// Equation(s):
// \mips_core|PC_next[5]~10_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & ((\mips_core|Add1~10_combout ))) # (!\mips_core|PC[2]~6_combout  & 
// (\mips_core|PC_add_1[5]~10_combout ))))

	.dataa(\mips_core|PC_add_1[5]~10_combout ),
	.datab(\mips_core|Add1~10_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[5]~10 .lut_mask = 16'hFC0A;
defparam \mips_core|PC_next[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \mips_core|PC_next[5]~11 (
// Equation(s):
// \mips_core|PC_next[5]~11_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[5]~10_combout  & ((\mips_core|RF|Mux26~0_combout ))) # (!\mips_core|PC_next[5]~10_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 )))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[5]~10_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\mips_core|RF|Mux26~0_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC_next[5]~10_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[5]~11 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \mips_core|PC[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[5] .is_wysiwyg = "true";
defparam \mips_core|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \mips_core|PC_next[4]~8 (
// Equation(s):
// \mips_core|PC_next[4]~8_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ) # ((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_add_1[4]~8_combout  & 
// !\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\mips_core|PC_add_1[4]~8_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[4]~8 .lut_mask = 16'hF0AC;
defparam \mips_core|PC_next[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \mips_core|PC_next[4]~9 (
// Equation(s):
// \mips_core|PC_next[4]~9_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[4]~8_combout  & ((\mips_core|RF|Mux27~0_combout ))) # (!\mips_core|PC_next[4]~8_combout  & (\mips_core|Add1~8_combout )))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[4]~8_combout ))))

	.dataa(\mips_core|Add1~8_combout ),
	.datab(\mips_core|RF|Mux27~0_combout ),
	.datac(\mips_core|PC[2]~6_combout ),
	.datad(\mips_core|PC_next[4]~8_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[4]~9 .lut_mask = 16'hCFA0;
defparam \mips_core|PC_next[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \mips_core|PC[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[4] .is_wysiwyg = "true";
defparam \mips_core|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \mips_core|CU|Decoder0~0 (
// Equation(s):
// \mips_core|CU|Decoder0~0_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  & 
// !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\mips_core|CU|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|Decoder0~0 .lut_mask = 16'h0001;
defparam \mips_core|CU|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \mips_core|CU|JAL~0 (
// Equation(s):
// \mips_core|CU|JAL~0_combout  = (\mips_core|CU|Decoder0~0_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & (!\Reset~input_o  & \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\mips_core|CU|Decoder0~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\Reset~input_o ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\mips_core|CU|JAL~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|JAL~0 .lut_mask = 16'h0800;
defparam \mips_core|CU|JAL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \mips_core|WriteData_in[3]~58 (
// Equation(s):
// \mips_core|WriteData_in[3]~58_combout  = (!\mips_core|CU|JAL~0_combout  & ((\mips_core|CU|MemRead~0_combout  & (\DM|memory_rtl_0|auto_generated|ram_block1a3 )) # (!\mips_core|CU|MemRead~0_combout  & 
// ((\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout )))))

	.dataa(\DM|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mips_core|ALU|ALU_bits_1_to_30[3].alu|opMUX|Out~1_combout ),
	.datac(\mips_core|CU|JAL~0_combout ),
	.datad(\mips_core|CU|MemRead~0_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[3]~58 .lut_mask = 16'h0A0C;
defparam \mips_core|WriteData_in[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \mips_core|WriteData_in[3]~59 (
// Equation(s):
// \mips_core|WriteData_in[3]~59_combout  = (\mips_core|WriteData_in[3]~58_combout ) # ((\mips_core|CU|JAL~0_combout  & \mips_core|PC_add_1[3]~6_combout ))

	.dataa(\mips_core|CU|JAL~0_combout ),
	.datab(gnd),
	.datac(\mips_core|WriteData_in[3]~58_combout ),
	.datad(\mips_core|PC_add_1[3]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|WriteData_in[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|WriteData_in[3]~59 .lut_mask = 16'hFAF0;
defparam \mips_core|WriteData_in[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \mips_core|RF|registers[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|WriteData_in[3]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mips_core|RF|registers[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|RF|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|RF|registers[1][3] .is_wysiwyg = "true";
defparam \mips_core|RF|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \mips_core|RF|Mux28~0 (
// Equation(s):
// \mips_core|RF|Mux28~0_combout  = (\mips_core|RF|Mux31~1_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & ((\mips_core|RF|registers[31][3]~q ))) # (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25  & 
// (\mips_core|RF|registers[1][3]~q ))))

	.dataa(\mips_core|RF|registers[1][3]~q ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\mips_core|RF|registers[31][3]~q ),
	.datad(\mips_core|RF|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mips_core|RF|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|RF|Mux28~0 .lut_mask = 16'hE200;
defparam \mips_core|RF|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \mips_core|PC_next[3]~6 (
// Equation(s):
// \mips_core|PC_next[3]~6_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & (\mips_core|Add1~6_combout )) # (!\mips_core|PC[2]~6_combout  & 
// ((\mips_core|PC_add_1[3]~6_combout )))))

	.dataa(\mips_core|Add1~6_combout ),
	.datab(\mips_core|PC_add_1[3]~6_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[3]~6 .lut_mask = 16'hFA0C;
defparam \mips_core|PC_next[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \mips_core|PC_next[3]~7 (
// Equation(s):
// \mips_core|PC_next[3]~7_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[3]~6_combout  & (\mips_core|RF|Mux28~0_combout )) # (!\mips_core|PC_next[3]~6_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ))))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[3]~6_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|RF|Mux28~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mips_core|PC_next[3]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[3]~7 .lut_mask = 16'hDDA0;
defparam \mips_core|PC_next[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \mips_core|PC[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[3] .is_wysiwyg = "true";
defparam \mips_core|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \mips_core|PC_next[2]~4 (
// Equation(s):
// \mips_core|PC_next[2]~4_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ) # ((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_add_1[2]~4_combout  & 
// !\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\mips_core|PC_add_1[2]~4_combout ),
	.datac(\mips_core|PC[2]~7_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[2]~4 .lut_mask = 16'hF0AC;
defparam \mips_core|PC_next[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \mips_core|PC_next[2]~5 (
// Equation(s):
// \mips_core|PC_next[2]~5_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[2]~4_combout  & ((\mips_core|RF|Mux29~1_combout ))) # (!\mips_core|PC_next[2]~4_combout  & (\mips_core|Add1~4_combout )))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[2]~4_combout ))))

	.dataa(\mips_core|PC[2]~6_combout ),
	.datab(\mips_core|Add1~4_combout ),
	.datac(\mips_core|RF|Mux29~1_combout ),
	.datad(\mips_core|PC_next[2]~4_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[2]~5 .lut_mask = 16'hF588;
defparam \mips_core|PC_next[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \mips_core|PC[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[2] .is_wysiwyg = "true";
defparam \mips_core|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \mips_core|PC[2]~7 (
// Equation(s):
// \mips_core|PC[2]~7_combout  = \mips_core|ALU_CU|JR~1_combout  $ (((!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  & (\mips_core|CU|Jump~0_combout  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\mips_core|CU|Jump~0_combout ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\mips_core|ALU_CU|JR~1_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[2]~7 .lut_mask = 16'hFB04;
defparam \mips_core|PC[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \mips_core|PC_next[1]~2 (
// Equation(s):
// \mips_core|PC_next[1]~2_combout  = (\mips_core|PC[2]~7_combout  & (((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & ((\mips_core|PC[2]~6_combout  & ((\mips_core|Add1~2_combout ))) # (!\mips_core|PC[2]~6_combout  & 
// (\mips_core|PC_add_1[1]~2_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|PC_add_1[1]~2_combout ),
	.datac(\mips_core|Add1~2_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[1]~2 .lut_mask = 16'hFA44;
defparam \mips_core|PC_next[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \mips_core|PC_next[1]~3 (
// Equation(s):
// \mips_core|PC_next[1]~3_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|PC_next[1]~2_combout  & ((\mips_core|RF|Mux30~1_combout ))) # (!\mips_core|PC_next[1]~2_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 )))) # 
// (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_next[1]~2_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\mips_core|RF|Mux30~1_combout ),
	.datad(\mips_core|PC_next[1]~2_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[1]~3 .lut_mask = 16'hF588;
defparam \mips_core|PC_next[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \mips_core|PC[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[1] .is_wysiwyg = "true";
defparam \mips_core|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \mips_core|CU|Jump~1 (
// Equation(s):
// \mips_core|CU|Jump~1_combout  = (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31  & \mips_core|CU|Jump~0_combout ))

	.dataa(gnd),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\mips_core|CU|Jump~0_combout ),
	.cin(gnd),
	.combout(\mips_core|CU|Jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|Jump~1 .lut_mask = 16'h0300;
defparam \mips_core|CU|Jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \mips_core|PC[2]~6 (
// Equation(s):
// \mips_core|PC[2]~6_combout  = (\mips_core|CU|Jump~1_combout  & (\mips_core|ALU_CU|JR~1_combout  & (\mips_core|PC_BEQ~5_combout  & \mips_core|PC_BEQ~10_combout ))) # (!\mips_core|CU|Jump~1_combout  & ((\mips_core|ALU_CU|JR~1_combout ) # 
// ((\mips_core|PC_BEQ~5_combout  & \mips_core|PC_BEQ~10_combout ))))

	.dataa(\mips_core|CU|Jump~1_combout ),
	.datab(\mips_core|ALU_CU|JR~1_combout ),
	.datac(\mips_core|PC_BEQ~5_combout ),
	.datad(\mips_core|PC_BEQ~10_combout ),
	.cin(gnd),
	.combout(\mips_core|PC[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC[2]~6 .lut_mask = 16'hD444;
defparam \mips_core|PC[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \mips_core|PC_next[0]~0 (
// Equation(s):
// \mips_core|PC_next[0]~0_combout  = (\mips_core|PC[2]~7_combout  & ((\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((\mips_core|PC[2]~6_combout )))) # (!\mips_core|PC[2]~7_combout  & (((\mips_core|PC_add_1[0]~0_combout  & 
// !\mips_core|PC[2]~6_combout ))))

	.dataa(\mips_core|PC[2]~7_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mips_core|PC_add_1[0]~0_combout ),
	.datad(\mips_core|PC[2]~6_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[0]~0 .lut_mask = 16'hAAD8;
defparam \mips_core|PC_next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \mips_core|PC_next[0]~1 (
// Equation(s):
// \mips_core|PC_next[0]~1_combout  = (\mips_core|PC[2]~6_combout  & ((\mips_core|PC_next[0]~0_combout  & ((\mips_core|RF|Mux31~2_combout ))) # (!\mips_core|PC_next[0]~0_combout  & (\mips_core|Add1~0_combout )))) # (!\mips_core|PC[2]~6_combout  & 
// (((\mips_core|PC_next[0]~0_combout ))))

	.dataa(\mips_core|PC[2]~6_combout ),
	.datab(\mips_core|Add1~0_combout ),
	.datac(\mips_core|RF|Mux31~2_combout ),
	.datad(\mips_core|PC_next[0]~0_combout ),
	.cin(gnd),
	.combout(\mips_core|PC_next[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|PC_next[0]~1 .lut_mask = 16'hF588;
defparam \mips_core|PC_next[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \mips_core|PC[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mips_core|PC_next[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_core|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_core|PC[0] .is_wysiwyg = "true";
defparam \mips_core|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \mips_core|CU|Jump~0 (
// Equation(s):
// \mips_core|CU|Jump~0_combout  = (!\Reset~input_o  & (!\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27  & !\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(\Reset~input_o ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\mips_core|CU|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|Jump~0 .lut_mask = 16'h0010;
defparam \mips_core|CU|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \mips_core|CU|MemWrite~0 (
// Equation(s):
// \mips_core|CU|MemWrite~0_combout  = (\mips_core|CU|Jump~0_combout  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26  & (\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29  & 
// \mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\mips_core|CU|Jump~0_combout ),
	.datab(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\mips_core|IM|instructions_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\mips_core|CU|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_core|CU|MemWrite~0 .lut_mask = 16'h8000;
defparam \mips_core|CU|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign ReadData_DataMem[0] = \ReadData_DataMem[0]~output_o ;

assign ReadData_DataMem[1] = \ReadData_DataMem[1]~output_o ;

assign ReadData_DataMem[2] = \ReadData_DataMem[2]~output_o ;

assign ReadData_DataMem[3] = \ReadData_DataMem[3]~output_o ;

assign ReadData_DataMem[4] = \ReadData_DataMem[4]~output_o ;

assign ReadData_DataMem[5] = \ReadData_DataMem[5]~output_o ;

assign ReadData_DataMem[6] = \ReadData_DataMem[6]~output_o ;

assign ReadData_DataMem[7] = \ReadData_DataMem[7]~output_o ;

assign ReadData_DataMem[8] = \ReadData_DataMem[8]~output_o ;

assign ReadData_DataMem[9] = \ReadData_DataMem[9]~output_o ;

assign ReadData_DataMem[10] = \ReadData_DataMem[10]~output_o ;

assign ReadData_DataMem[11] = \ReadData_DataMem[11]~output_o ;

assign ReadData_DataMem[12] = \ReadData_DataMem[12]~output_o ;

assign ReadData_DataMem[13] = \ReadData_DataMem[13]~output_o ;

assign ReadData_DataMem[14] = \ReadData_DataMem[14]~output_o ;

assign ReadData_DataMem[15] = \ReadData_DataMem[15]~output_o ;

assign ReadData_DataMem[16] = \ReadData_DataMem[16]~output_o ;

assign ReadData_DataMem[17] = \ReadData_DataMem[17]~output_o ;

assign ReadData_DataMem[18] = \ReadData_DataMem[18]~output_o ;

assign ReadData_DataMem[19] = \ReadData_DataMem[19]~output_o ;

assign ReadData_DataMem[20] = \ReadData_DataMem[20]~output_o ;

assign ReadData_DataMem[21] = \ReadData_DataMem[21]~output_o ;

assign ReadData_DataMem[22] = \ReadData_DataMem[22]~output_o ;

assign ReadData_DataMem[23] = \ReadData_DataMem[23]~output_o ;

assign ReadData_DataMem[24] = \ReadData_DataMem[24]~output_o ;

assign ReadData_DataMem[25] = \ReadData_DataMem[25]~output_o ;

assign ReadData_DataMem[26] = \ReadData_DataMem[26]~output_o ;

assign ReadData_DataMem[27] = \ReadData_DataMem[27]~output_o ;

assign ReadData_DataMem[28] = \ReadData_DataMem[28]~output_o ;

assign ReadData_DataMem[29] = \ReadData_DataMem[29]~output_o ;

assign ReadData_DataMem[30] = \ReadData_DataMem[30]~output_o ;

assign ReadData_DataMem[31] = \ReadData_DataMem[31]~output_o ;

assign Address_DataMem[0] = \Address_DataMem[0]~output_o ;

assign Address_DataMem[1] = \Address_DataMem[1]~output_o ;

assign Address_DataMem[2] = \Address_DataMem[2]~output_o ;

assign Address_DataMem[3] = \Address_DataMem[3]~output_o ;

assign Address_DataMem[4] = \Address_DataMem[4]~output_o ;

assign Address_DataMem[5] = \Address_DataMem[5]~output_o ;

assign Address_DataMem[6] = \Address_DataMem[6]~output_o ;

assign Address_DataMem[7] = \Address_DataMem[7]~output_o ;

assign Address_DataMem[8] = \Address_DataMem[8]~output_o ;

assign Address_DataMem[9] = \Address_DataMem[9]~output_o ;

assign Address_DataMem[10] = \Address_DataMem[10]~output_o ;

assign Address_DataMem[11] = \Address_DataMem[11]~output_o ;

assign Address_DataMem[12] = \Address_DataMem[12]~output_o ;

assign Address_DataMem[13] = \Address_DataMem[13]~output_o ;

assign Address_DataMem[14] = \Address_DataMem[14]~output_o ;

assign Address_DataMem[15] = \Address_DataMem[15]~output_o ;

assign Address_DataMem[16] = \Address_DataMem[16]~output_o ;

assign Address_DataMem[17] = \Address_DataMem[17]~output_o ;

assign Address_DataMem[18] = \Address_DataMem[18]~output_o ;

assign Address_DataMem[19] = \Address_DataMem[19]~output_o ;

assign Address_DataMem[20] = \Address_DataMem[20]~output_o ;

assign Address_DataMem[21] = \Address_DataMem[21]~output_o ;

assign Address_DataMem[22] = \Address_DataMem[22]~output_o ;

assign Address_DataMem[23] = \Address_DataMem[23]~output_o ;

assign Address_DataMem[24] = \Address_DataMem[24]~output_o ;

assign Address_DataMem[25] = \Address_DataMem[25]~output_o ;

assign Address_DataMem[26] = \Address_DataMem[26]~output_o ;

assign Address_DataMem[27] = \Address_DataMem[27]~output_o ;

assign Address_DataMem[28] = \Address_DataMem[28]~output_o ;

assign Address_DataMem[29] = \Address_DataMem[29]~output_o ;

assign Address_DataMem[30] = \Address_DataMem[30]~output_o ;

assign Address_DataMem[31] = \Address_DataMem[31]~output_o ;

assign WriteData_DataMem[0] = \WriteData_DataMem[0]~output_o ;

assign WriteData_DataMem[1] = \WriteData_DataMem[1]~output_o ;

assign WriteData_DataMem[2] = \WriteData_DataMem[2]~output_o ;

assign WriteData_DataMem[3] = \WriteData_DataMem[3]~output_o ;

assign WriteData_DataMem[4] = \WriteData_DataMem[4]~output_o ;

assign WriteData_DataMem[5] = \WriteData_DataMem[5]~output_o ;

assign WriteData_DataMem[6] = \WriteData_DataMem[6]~output_o ;

assign WriteData_DataMem[7] = \WriteData_DataMem[7]~output_o ;

assign WriteData_DataMem[8] = \WriteData_DataMem[8]~output_o ;

assign WriteData_DataMem[9] = \WriteData_DataMem[9]~output_o ;

assign WriteData_DataMem[10] = \WriteData_DataMem[10]~output_o ;

assign WriteData_DataMem[11] = \WriteData_DataMem[11]~output_o ;

assign WriteData_DataMem[12] = \WriteData_DataMem[12]~output_o ;

assign WriteData_DataMem[13] = \WriteData_DataMem[13]~output_o ;

assign WriteData_DataMem[14] = \WriteData_DataMem[14]~output_o ;

assign WriteData_DataMem[15] = \WriteData_DataMem[15]~output_o ;

assign WriteData_DataMem[16] = \WriteData_DataMem[16]~output_o ;

assign WriteData_DataMem[17] = \WriteData_DataMem[17]~output_o ;

assign WriteData_DataMem[18] = \WriteData_DataMem[18]~output_o ;

assign WriteData_DataMem[19] = \WriteData_DataMem[19]~output_o ;

assign WriteData_DataMem[20] = \WriteData_DataMem[20]~output_o ;

assign WriteData_DataMem[21] = \WriteData_DataMem[21]~output_o ;

assign WriteData_DataMem[22] = \WriteData_DataMem[22]~output_o ;

assign WriteData_DataMem[23] = \WriteData_DataMem[23]~output_o ;

assign WriteData_DataMem[24] = \WriteData_DataMem[24]~output_o ;

assign WriteData_DataMem[25] = \WriteData_DataMem[25]~output_o ;

assign WriteData_DataMem[26] = \WriteData_DataMem[26]~output_o ;

assign WriteData_DataMem[27] = \WriteData_DataMem[27]~output_o ;

assign WriteData_DataMem[28] = \WriteData_DataMem[28]~output_o ;

assign WriteData_DataMem[29] = \WriteData_DataMem[29]~output_o ;

assign WriteData_DataMem[30] = \WriteData_DataMem[30]~output_o ;

assign WriteData_DataMem[31] = \WriteData_DataMem[31]~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign MemRead = \MemRead~output_o ;

assign RegDst = \RegDst~output_o ;

assign Jump = \Jump~output_o ;

assign JAL = \JAL~output_o ;

assign Branch = \Branch~output_o ;

assign MemToReg = \MemToReg~output_o ;

assign ALUSrc = \ALUSrc~output_o ;

assign RegWrite = \RegWrite~output_o ;

assign JR = \JR~output_o ;

assign ALUOp[0] = \ALUOp[0]~output_o ;

assign ALUOp[1] = \ALUOp[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[31] = \PC[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
