// Seed: 4183042537
module module_0 (
    output tri0 id_0,
    input wire id_1
    , id_45,
    output supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input wire id_6,
    output wor id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    output wire id_16,
    input wand id_17,
    input tri0 id_18,
    output tri id_19,
    input uwire id_20,
    input tri0 id_21,
    output wor id_22,
    output tri0 id_23,
    input wand id_24,
    input supply0 id_25,
    output wor id_26,
    input tri1 id_27,
    input uwire id_28,
    input wor id_29
    , id_46,
    input tri0 id_30,
    output wor id_31,
    input uwire id_32,
    input uwire id_33,
    input wire id_34,
    input uwire id_35,
    input tri0 id_36,
    output tri1 id_37,
    input tri0 id_38,
    output wand id_39,
    output tri0 id_40,
    output supply0 id_41,
    input supply1 id_42,
    output tri1 id_43
);
  always begin
    wait (1);
    if ("" || 1) assume (id_35);
  end
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2
);
  assign id_2 = id_0;
  module_0(
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2
  );
  wire id_4;
  wire id_5;
  wire id_6 = id_4;
  supply0 id_7;
  assign id_7 = 1;
  wire id_8;
endmodule
