$date
	Sun Oct 23 04:08:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#825810
b11000 &
b11000 %
1$
b11000 !
1"
#825811
0"
#825814
b1100 &
b1100 %
#825818
b110 &
b110 %
#825822
b11 &
b11 %
#825826
b1010 &
b1010 %
#825830
b101 &
b101 %
#825834
b10000 &
b10000 %
#825838
b1000 &
b1000 %
#825842
b100 &
b100 %
#825846
b10 &
b10 %
#825850
b1 &
b1 %
1#
#825854
b0 &
0#
b0 %
0$
#1818739
b10010 !
1"
#1818742
b10010 &
b10010 %
1$
#1818743
0"
#1818746
b1001 &
b1001 %
#1818750
b11100 &
b11100 %
#1818754
b1110 &
b1110 %
#1818758
b111 &
b111 %
#1818762
b10110 &
b10110 %
#1818766
b1011 &
b1011 %
#1818770
b100010 &
b100010 %
#1818774
b10001 &
b10001 %
#1818778
b110100 &
b110100 %
#1818782
b11010 &
b11010 %
#1818786
b1101 &
b1101 %
#1818790
b101000 &
b101000 %
#1818794
b10100 &
b10100 %
#1818798
b1010 &
b1010 %
#1818802
b101 &
b101 %
#1818806
b10000 &
b10000 %
#1818810
b1000 &
b1000 %
#1818814
b100 &
b100 %
#1818818
b10 &
b10 %
#1818822
b1 &
1#
b1 %
#1818826
b0 &
b0 %
0#
0$
#2804747
b10 !
1"
#2804750
b10 &
b10 %
1$
#2804751
0"
#2804754
b1 &
b1 %
1#
#2804758
b0 &
0#
b0 %
0$
#4500012
