#!/bin/bash

xrun -gui -linedebug -access +rwc -incdir src/vicuna/ibex/prim/rtl/ src/vicuna/ibex/prim/rtl/prim_flop_macros.sv src/vicuna/ibex/prim/rtl/prim_assert.sv src/vicuna/ibex/rtl/ibex_pkg.sv src/vicuna/ibex/rtl/ibex_top.sv src/vicuna/ibex/rtl/ibex_core.sv src/vicuna/ibex/rtl/ibex_alu.sv src/vicuna/ibex/rtl/ibex_branch_predict.sv src/vicuna/ibex/rtl/ibex_compressed_decoder.sv src/vicuna/ibex/rtl/ibex_controller.sv src/vicuna/ibex/rtl/ibex_counter.sv src/vicuna/ibex/rtl/ibex_cs_registers.sv src/vicuna/ibex/rtl/ibex_csr.sv src/vicuna/ibex/rtl/ibex_decoder.sv src/vicuna/ibex/rtl/ibex_dummy_instr.sv src/vicuna/ibex/rtl/ibex_ex_block.sv src/vicuna/ibex/rtl/ibex_fetch_fifo.sv src/vicuna/ibex/rtl/ibex_icache.sv src/vicuna/ibex/rtl/ibex_id_stage.sv src/vicuna/ibex/rtl/ibex_if_stage.sv src/vicuna/ibex/rtl/ibex_load_store_unit.sv src/vicuna/ibex/rtl/ibex_lockstep.sv src/vicuna/ibex/rtl/ibex_multdiv_fast.sv src/vicuna/ibex/rtl/ibex_multdiv_slow.sv src/vicuna/ibex/rtl/ibex_pmp.sv src/vicuna/ibex/rtl/ibex_prefetch_buffer.sv src/vicuna/ibex/rtl/ibex_register_file_ff.sv src/vicuna/ibex/rtl/ibex_register_file_fpga.sv src/vicuna/ibex/rtl/ibex_wb_stage.sv src/vicuna/ibex/rtl/ibex_tracer_pkg.sv src/vicuna/ibex/rtl/ibex_tracer.sv src/vicuna/rtl/vproc_top.sv src/vicuna/rtl/vproc_xif.sv src/vicuna/rtl/vproc_core.sv src/vicuna/rtl/vproc_decoder.sv src/vicuna/rtl/vproc_lsu.sv src/vicuna/rtl/vproc_alu.sv src/vicuna/rtl/vproc_mul.sv src/vicuna/rtl/vproc_mul_block.sv src/vicuna/rtl/vproc_sld.sv src/vicuna/rtl/vproc_elem.sv src/vicuna/rtl/vproc_pending_wr.sv src/vicuna/rtl/vproc_vregfile.sv src/vicuna/rtl/vproc_vregpack.sv src/vicuna/rtl/vproc_vregunpack.sv src/vicuna/rtl/vproc_queue.sv src/vicuna/rtl/vproc_cache.sv src/vicuna/rtl/vproc_result.sv src/vicuna/rtl/vproc_pipeline.sv src/vicuna/rtl/vproc_pipeline_wrapper.sv src/vicuna/rtl/vproc_unit_wrapper.sv src/vicuna/rtl/vproc_unit_mux.sv src/vicuna/rtl/vproc_vreg_wr_mux.sv src/vicuna/rtl/vproc_dispatcher.sv src/vicuna/sim/vproc_tb.sv


