void BTSH_Op_MOV_RegReg_R0R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R0R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R0R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[3]; }
void BTSH_Op_MOV_RegReg_R0R4(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[4]; }
void BTSH_Op_MOV_RegReg_R0R5(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[5]; }
void BTSH_Op_MOV_RegReg_R0R6(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[6]; }
void BTSH_Op_MOV_RegReg_R0R7(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[7]; }

void BTSH_Op_MOV_RegReg_R0R8(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[ 8]; }
void BTSH_Op_MOV_RegReg_R0R9(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[ 9]; }
void BTSH_Op_MOV_RegReg_R0R10(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[10]; }
void BTSH_Op_MOV_RegReg_R0R11(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[11]; }
void BTSH_Op_MOV_RegReg_R0R12(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[12]; }
void BTSH_Op_MOV_RegReg_R0R13(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[13]; }
void BTSH_Op_MOV_RegReg_R0R14(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[14]; }
void BTSH_Op_MOV_RegReg_R0R15(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]=cpu->regs[15]; }

void BTSH_Op_MOV_RegReg_R1R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R1R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R1R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[3]; }
void BTSH_Op_MOV_RegReg_R1R4(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[4]; }
void BTSH_Op_MOV_RegReg_R1R5(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[5]; }
void BTSH_Op_MOV_RegReg_R1R6(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[6]; }
void BTSH_Op_MOV_RegReg_R1R7(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[7]; }

void BTSH_Op_MOV_RegReg_R1R8(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[ 8]; }
void BTSH_Op_MOV_RegReg_R1R9(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[ 9]; }
void BTSH_Op_MOV_RegReg_R1R10(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[10]; }
void BTSH_Op_MOV_RegReg_R1R11(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[11]; }
void BTSH_Op_MOV_RegReg_R1R12(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[12]; }
void BTSH_Op_MOV_RegReg_R1R13(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[13]; }
void BTSH_Op_MOV_RegReg_R1R14(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[14]; }
void BTSH_Op_MOV_RegReg_R1R15(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]=cpu->regs[15]; }

void BTSH_Op_MOV_RegReg_R2R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R2R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R2R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[3]; }
void BTSH_Op_MOV_RegReg_R2R4(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[4]; }
void BTSH_Op_MOV_RegReg_R2R5(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[5]; }
void BTSH_Op_MOV_RegReg_R2R6(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[6]; }
void BTSH_Op_MOV_RegReg_R2R7(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[7]; }

void BTSH_Op_MOV_RegReg_R2R8(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[ 8]; }
void BTSH_Op_MOV_RegReg_R2R9(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[ 9]; }
void BTSH_Op_MOV_RegReg_R2R10(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[10]; }
void BTSH_Op_MOV_RegReg_R2R11(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[11]; }
void BTSH_Op_MOV_RegReg_R2R12(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[12]; }
void BTSH_Op_MOV_RegReg_R2R13(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[13]; }
void BTSH_Op_MOV_RegReg_R2R14(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[14]; }
void BTSH_Op_MOV_RegReg_R2R15(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]=cpu->regs[15]; }


void BTSH_Op_MOV_RegReg_R3R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R3R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R3R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R3R4(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]=cpu->regs[4]; }
void BTSH_Op_MOV_RegReg_R3R5(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]=cpu->regs[5]; }
void BTSH_Op_MOV_RegReg_R3R6(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]=cpu->regs[6]; }
void BTSH_Op_MOV_RegReg_R3R7(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]=cpu->regs[7]; }

void BTSH_Op_MOV_RegReg_R4R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[4]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R4R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[4]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R4R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[4]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R4R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[4]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R5R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[5]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R5R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[5]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R5R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[5]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R5R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[5]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R6R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[6]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R6R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[6]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R6R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[6]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R6R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[6]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R7R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[7]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R7R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[7]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R7R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[7]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R7R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[7]=cpu->regs[3]; }


void BTSH_Op_MOV_RegReg_R8R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[8]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R8R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[8]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R8R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[8]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R8R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[8]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R9R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[9]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R9R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[9]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R9R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[9]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R9R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[9]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R10R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[10]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R10R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[10]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R10R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[10]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R10R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[10]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R11R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[11]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R11R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[11]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R11R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[11]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R11R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[11]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R12R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[12]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R12R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[12]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R12R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[12]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R12R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[12]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R13R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[13]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R13R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[13]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R13R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[13]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R13R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[13]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R14R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[14]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R14R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[14]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R14R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[14]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R14R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[14]=cpu->regs[3]; }

void BTSH_Op_MOV_RegReg_R15R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[15]=cpu->regs[0]; }
void BTSH_Op_MOV_RegReg_R15R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[15]=cpu->regs[1]; }
void BTSH_Op_MOV_RegReg_R15R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[15]=cpu->regs[2]; }
void BTSH_Op_MOV_RegReg_R15R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[15]=cpu->regs[3]; }

void BTSH_Fixup_MOV_RegReg(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
{
	switch(op->rn)
	{
	case 0:
		switch(op->rm)
		{
		case  1: op->Run=BTSH_Op_MOV_RegReg_R0R1; break;
		case  2: op->Run=BTSH_Op_MOV_RegReg_R0R2; break;
		case  3: op->Run=BTSH_Op_MOV_RegReg_R0R3; break;
		case  4: op->Run=BTSH_Op_MOV_RegReg_R0R4; break;
		case  5: op->Run=BTSH_Op_MOV_RegReg_R0R5; break;
		case  6: op->Run=BTSH_Op_MOV_RegReg_R0R6; break;
		case  7: op->Run=BTSH_Op_MOV_RegReg_R0R7; break;
		case  8: op->Run=BTSH_Op_MOV_RegReg_R0R8; break;
		case  9: op->Run=BTSH_Op_MOV_RegReg_R0R9; break;
		case 10: op->Run=BTSH_Op_MOV_RegReg_R0R10; break;
		case 11: op->Run=BTSH_Op_MOV_RegReg_R0R11; break;
		case 12: op->Run=BTSH_Op_MOV_RegReg_R0R12; break;
		case 13: op->Run=BTSH_Op_MOV_RegReg_R0R13; break;
		case 14: op->Run=BTSH_Op_MOV_RegReg_R0R14; break;
		case 15: op->Run=BTSH_Op_MOV_RegReg_R0R15; break;
		default: break;
		}
		break;
	case 1:
		switch(op->rm)
		{
		case  0: op->Run=BTSH_Op_MOV_RegReg_R1R0; break;
		case  2: op->Run=BTSH_Op_MOV_RegReg_R1R2; break;
		case  3: op->Run=BTSH_Op_MOV_RegReg_R1R3; break;
		case  4: op->Run=BTSH_Op_MOV_RegReg_R1R4; break;
		case  5: op->Run=BTSH_Op_MOV_RegReg_R1R5; break;
		case  6: op->Run=BTSH_Op_MOV_RegReg_R1R6; break;
		case  7: op->Run=BTSH_Op_MOV_RegReg_R1R7; break;
		case  8: op->Run=BTSH_Op_MOV_RegReg_R1R8; break;
		case  9: op->Run=BTSH_Op_MOV_RegReg_R1R9; break;
		case 10: op->Run=BTSH_Op_MOV_RegReg_R1R10; break;
		case 11: op->Run=BTSH_Op_MOV_RegReg_R1R11; break;
		case 12: op->Run=BTSH_Op_MOV_RegReg_R1R12; break;
		case 13: op->Run=BTSH_Op_MOV_RegReg_R1R13; break;
		case 14: op->Run=BTSH_Op_MOV_RegReg_R1R14; break;
		case 15: op->Run=BTSH_Op_MOV_RegReg_R1R15; break;
		default: break;
		}
		break;
	case 2:
		switch(op->rm)
		{
		case  0: op->Run=BTSH_Op_MOV_RegReg_R2R0; break;
		case  1: op->Run=BTSH_Op_MOV_RegReg_R2R1; break;
		case  3: op->Run=BTSH_Op_MOV_RegReg_R2R3; break;
		case  4: op->Run=BTSH_Op_MOV_RegReg_R2R4; break;
		case  5: op->Run=BTSH_Op_MOV_RegReg_R2R5; break;
		case  6: op->Run=BTSH_Op_MOV_RegReg_R2R6; break;
		case  7: op->Run=BTSH_Op_MOV_RegReg_R2R7; break;
		case  8: op->Run=BTSH_Op_MOV_RegReg_R2R8; break;
		case  9: op->Run=BTSH_Op_MOV_RegReg_R2R9; break;
		case 10: op->Run=BTSH_Op_MOV_RegReg_R2R10; break;
		case 11: op->Run=BTSH_Op_MOV_RegReg_R2R11; break;
		case 12: op->Run=BTSH_Op_MOV_RegReg_R2R12; break;
		case 13: op->Run=BTSH_Op_MOV_RegReg_R2R13; break;
		case 14: op->Run=BTSH_Op_MOV_RegReg_R2R14; break;
		case 15: op->Run=BTSH_Op_MOV_RegReg_R2R15; break;
		default: break;
		}
		break;
	case 3:
		switch(op->rm)
		{
		case  0: op->Run=BTSH_Op_MOV_RegReg_R3R0; break;
		case  1: op->Run=BTSH_Op_MOV_RegReg_R3R1; break;
		case  2: op->Run=BTSH_Op_MOV_RegReg_R3R2; break;
		case  4: op->Run=BTSH_Op_MOV_RegReg_R3R4; break;
		case  5: op->Run=BTSH_Op_MOV_RegReg_R3R5; break;
		case  6: op->Run=BTSH_Op_MOV_RegReg_R3R6; break;
		case  7: op->Run=BTSH_Op_MOV_RegReg_R3R7; break;
		default: break;
		}
		break;

	case 4:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R4R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R4R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R4R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R4R3; break;
		default: break;
		}
		break;
	case 5:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R5R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R5R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R5R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R5R3; break;
		default: break;
		}
		break;
	case 6:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R6R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R6R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R6R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R6R3; break;
		default: break;
		}
		break;
	case 7:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R7R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R7R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R7R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R7R3; break;
		default: break;
		}
		break;

	case 8:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R8R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R8R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R8R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R8R3; break;
		default: break;
		}
		break;
	case 9:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R9R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R9R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R9R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R9R3; break;
		default: break;
		}
		break;

	case 10:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R10R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R10R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R10R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R10R3; break;
		default: break;
		}
		break;
	case 11:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R11R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R11R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R11R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R11R3; break;
		default: break;
		}
		break;

	case 12:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R12R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R12R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R12R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R12R3; break;
		default: break;
		}
		break;
	case 13:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R13R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R13R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R13R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R13R3; break;
		default: break;
		}
		break;
	case 14:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R14R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R14R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R14R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R14R3; break;
		default: break;
		}
		break;
	case 15:
		switch(op->rm)
		{
		case 0: op->Run=BTSH_Op_MOV_RegReg_R15R0; break;
		case 1: op->Run=BTSH_Op_MOV_RegReg_R15R1; break;
		case 2: op->Run=BTSH_Op_MOV_RegReg_R15R2; break;
		case 3: op->Run=BTSH_Op_MOV_RegReg_R15R3; break;
		default: break;
		}
		break;


	default:
		break;
	}
}


void BTSH_Op_ADD_RegImm_R0(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[0]+=op->imm; }
void BTSH_Op_ADD_RegImm_R1(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[1]+=op->imm; }
void BTSH_Op_ADD_RegImm_R2(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[2]+=op->imm; }
void BTSH_Op_ADD_RegImm_R3(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[3]+=op->imm; }
void BTSH_Op_ADD_RegImm_R4(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[4]+=op->imm; }
void BTSH_Op_ADD_RegImm_R5(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[5]+=op->imm; }
void BTSH_Op_ADD_RegImm_R6(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[6]+=op->imm; }
void BTSH_Op_ADD_RegImm_R7(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[7]+=op->imm; }
void BTSH_Op_ADD_RegImm_R8(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[8]+=op->imm; }
void BTSH_Op_ADD_RegImm_R9(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[9]+=op->imm; }
void BTSH_Op_ADD_RegImm_R10(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[10]+=op->imm; }
void BTSH_Op_ADD_RegImm_R11(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[11]+=op->imm; }
void BTSH_Op_ADD_RegImm_R12(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[12]+=op->imm; }
void BTSH_Op_ADD_RegImm_R13(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[13]+=op->imm; }
void BTSH_Op_ADD_RegImm_R14(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[14]+=op->imm; }
void BTSH_Op_ADD_RegImm_R15(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
	{ cpu->regs[15]+=op->imm; }

void BTSH_Fixup_ADD_RegImm(BTESH2_CpuState *cpu, BTESH2_Opcode *op)
{
	switch(op->rn)
	{
	case  0: op->Run=BTSH_Op_ADD_RegImm_R0; break;
	case  1: op->Run=BTSH_Op_ADD_RegImm_R1; break;
	case  2: op->Run=BTSH_Op_ADD_RegImm_R2; break;
	case  3: op->Run=BTSH_Op_ADD_RegImm_R3; break;
	case  4: op->Run=BTSH_Op_ADD_RegImm_R4; break;
	case  5: op->Run=BTSH_Op_ADD_RegImm_R5; break;
	case  6: op->Run=BTSH_Op_ADD_RegImm_R6; break;
	case  7: op->Run=BTSH_Op_ADD_RegImm_R7; break;
	case  8: op->Run=BTSH_Op_ADD_RegImm_R8; break;
	case  9: op->Run=BTSH_Op_ADD_RegImm_R9; break;
	case 10: op->Run=BTSH_Op_ADD_RegImm_R10; break;
	case 11: op->Run=BTSH_Op_ADD_RegImm_R11; break;
	case 12: op->Run=BTSH_Op_ADD_RegImm_R12; break;
	case 13: op->Run=BTSH_Op_ADD_RegImm_R13; break;
	case 14: op->Run=BTSH_Op_ADD_RegImm_R14; break;
	case 15: op->Run=BTSH_Op_ADD_RegImm_R15; break;
	default: break;
	}
}
