#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2190130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21902c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21812d0 .functor NOT 1, L_0x21ef5a0, C4<0>, C4<0>, C4<0>;
L_0x21ef380 .functor XOR 2, L_0x21ef240, L_0x21ef2e0, C4<00>, C4<00>;
L_0x21ef490 .functor XOR 2, L_0x21ef380, L_0x21ef3f0, C4<00>, C4<00>;
v0x21e63b0_0 .net *"_ivl_10", 1 0, L_0x21ef3f0;  1 drivers
v0x21e64b0_0 .net *"_ivl_12", 1 0, L_0x21ef490;  1 drivers
v0x21e6590_0 .net *"_ivl_2", 1 0, L_0x21e9720;  1 drivers
v0x21e6650_0 .net *"_ivl_4", 1 0, L_0x21ef240;  1 drivers
v0x21e6730_0 .net *"_ivl_6", 1 0, L_0x21ef2e0;  1 drivers
v0x21e6860_0 .net *"_ivl_8", 1 0, L_0x21ef380;  1 drivers
v0x21e6940_0 .net "a", 0 0, v0x21e0b30_0;  1 drivers
v0x21e69e0_0 .net "b", 0 0, v0x21e0bd0_0;  1 drivers
v0x21e6a80_0 .net "c", 0 0, v0x21e0c70_0;  1 drivers
v0x21e6b20_0 .var "clk", 0 0;
v0x21e6bc0_0 .net "d", 0 0, v0x21e0db0_0;  1 drivers
v0x21e6c60_0 .net "out_pos_dut", 0 0, L_0x21eee80;  1 drivers
v0x21e6d00_0 .net "out_pos_ref", 0 0, L_0x21e8230;  1 drivers
v0x21e6da0_0 .net "out_sop_dut", 0 0, L_0x21e99f0;  1 drivers
v0x21e6e40_0 .net "out_sop_ref", 0 0, L_0x21bb2e0;  1 drivers
v0x21e6ee0_0 .var/2u "stats1", 223 0;
v0x21e6f80_0 .var/2u "strobe", 0 0;
v0x21e7020_0 .net "tb_match", 0 0, L_0x21ef5a0;  1 drivers
v0x21e70f0_0 .net "tb_mismatch", 0 0, L_0x21812d0;  1 drivers
v0x21e7190_0 .net "wavedrom_enable", 0 0, v0x21e1080_0;  1 drivers
v0x21e7260_0 .net "wavedrom_title", 511 0, v0x21e1120_0;  1 drivers
L_0x21e9720 .concat [ 1 1 0 0], L_0x21e8230, L_0x21bb2e0;
L_0x21ef240 .concat [ 1 1 0 0], L_0x21e8230, L_0x21bb2e0;
L_0x21ef2e0 .concat [ 1 1 0 0], L_0x21eee80, L_0x21e99f0;
L_0x21ef3f0 .concat [ 1 1 0 0], L_0x21e8230, L_0x21bb2e0;
L_0x21ef5a0 .cmp/eeq 2, L_0x21e9720, L_0x21ef490;
S_0x2190450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x21902c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21816b0 .functor AND 1, v0x21e0c70_0, v0x21e0db0_0, C4<1>, C4<1>;
L_0x2181a90 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x2181e70 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21820f0 .functor AND 1, L_0x2181a90, L_0x2181e70, C4<1>, C4<1>;
L_0x219ad50 .functor AND 1, L_0x21820f0, v0x21e0c70_0, C4<1>, C4<1>;
L_0x21bb2e0 .functor OR 1, L_0x21816b0, L_0x219ad50, C4<0>, C4<0>;
L_0x21e76b0 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21e7720 .functor OR 1, L_0x21e76b0, v0x21e0db0_0, C4<0>, C4<0>;
L_0x21e7830 .functor AND 1, v0x21e0c70_0, L_0x21e7720, C4<1>, C4<1>;
L_0x21e78f0 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21e79c0 .functor OR 1, L_0x21e78f0, v0x21e0bd0_0, C4<0>, C4<0>;
L_0x21e7a30 .functor AND 1, L_0x21e7830, L_0x21e79c0, C4<1>, C4<1>;
L_0x21e7bb0 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21e7c20 .functor OR 1, L_0x21e7bb0, v0x21e0db0_0, C4<0>, C4<0>;
L_0x21e7b40 .functor AND 1, v0x21e0c70_0, L_0x21e7c20, C4<1>, C4<1>;
L_0x21e7db0 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21e7eb0 .functor OR 1, L_0x21e7db0, v0x21e0db0_0, C4<0>, C4<0>;
L_0x21e7f70 .functor AND 1, L_0x21e7b40, L_0x21e7eb0, C4<1>, C4<1>;
L_0x21e8120 .functor XNOR 1, L_0x21e7a30, L_0x21e7f70, C4<0>, C4<0>;
v0x2180c00_0 .net *"_ivl_0", 0 0, L_0x21816b0;  1 drivers
v0x2181000_0 .net *"_ivl_12", 0 0, L_0x21e76b0;  1 drivers
v0x21813e0_0 .net *"_ivl_14", 0 0, L_0x21e7720;  1 drivers
v0x21817c0_0 .net *"_ivl_16", 0 0, L_0x21e7830;  1 drivers
v0x2181ba0_0 .net *"_ivl_18", 0 0, L_0x21e78f0;  1 drivers
v0x2181f80_0 .net *"_ivl_2", 0 0, L_0x2181a90;  1 drivers
v0x2182200_0 .net *"_ivl_20", 0 0, L_0x21e79c0;  1 drivers
v0x21df0a0_0 .net *"_ivl_24", 0 0, L_0x21e7bb0;  1 drivers
v0x21df180_0 .net *"_ivl_26", 0 0, L_0x21e7c20;  1 drivers
v0x21df260_0 .net *"_ivl_28", 0 0, L_0x21e7b40;  1 drivers
v0x21df340_0 .net *"_ivl_30", 0 0, L_0x21e7db0;  1 drivers
v0x21df420_0 .net *"_ivl_32", 0 0, L_0x21e7eb0;  1 drivers
v0x21df500_0 .net *"_ivl_36", 0 0, L_0x21e8120;  1 drivers
L_0x7faf7f545018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21df5c0_0 .net *"_ivl_38", 0 0, L_0x7faf7f545018;  1 drivers
v0x21df6a0_0 .net *"_ivl_4", 0 0, L_0x2181e70;  1 drivers
v0x21df780_0 .net *"_ivl_6", 0 0, L_0x21820f0;  1 drivers
v0x21df860_0 .net *"_ivl_8", 0 0, L_0x219ad50;  1 drivers
v0x21df940_0 .net "a", 0 0, v0x21e0b30_0;  alias, 1 drivers
v0x21dfa00_0 .net "b", 0 0, v0x21e0bd0_0;  alias, 1 drivers
v0x21dfac0_0 .net "c", 0 0, v0x21e0c70_0;  alias, 1 drivers
v0x21dfb80_0 .net "d", 0 0, v0x21e0db0_0;  alias, 1 drivers
v0x21dfc40_0 .net "out_pos", 0 0, L_0x21e8230;  alias, 1 drivers
v0x21dfd00_0 .net "out_sop", 0 0, L_0x21bb2e0;  alias, 1 drivers
v0x21dfdc0_0 .net "pos0", 0 0, L_0x21e7a30;  1 drivers
v0x21dfe80_0 .net "pos1", 0 0, L_0x21e7f70;  1 drivers
L_0x21e8230 .functor MUXZ 1, L_0x7faf7f545018, L_0x21e7a30, L_0x21e8120, C4<>;
S_0x21e0000 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x21902c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21e0b30_0 .var "a", 0 0;
v0x21e0bd0_0 .var "b", 0 0;
v0x21e0c70_0 .var "c", 0 0;
v0x21e0d10_0 .net "clk", 0 0, v0x21e6b20_0;  1 drivers
v0x21e0db0_0 .var "d", 0 0;
v0x21e0ea0_0 .var/2u "fail", 0 0;
v0x21e0f40_0 .var/2u "fail1", 0 0;
v0x21e0fe0_0 .net "tb_match", 0 0, L_0x21ef5a0;  alias, 1 drivers
v0x21e1080_0 .var "wavedrom_enable", 0 0;
v0x21e1120_0 .var "wavedrom_title", 511 0;
E_0x218eaa0/0 .event negedge, v0x21e0d10_0;
E_0x218eaa0/1 .event posedge, v0x21e0d10_0;
E_0x218eaa0 .event/or E_0x218eaa0/0, E_0x218eaa0/1;
S_0x21e0330 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21e0000;
 .timescale -12 -12;
v0x21e0570_0 .var/2s "i", 31 0;
E_0x218e940 .event posedge, v0x21e0d10_0;
S_0x21e0670 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21e0000;
 .timescale -12 -12;
v0x21e0870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21e0950 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21e0000;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21e1300 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x21902c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21e83e0 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21e8470 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21e8610 .functor AND 1, L_0x21e83e0, L_0x21e8470, C4<1>, C4<1>;
L_0x21e8720 .functor NOT 1, v0x21e0c70_0, C4<0>, C4<0>, C4<0>;
L_0x21e88d0 .functor AND 1, L_0x21e8610, L_0x21e8720, C4<1>, C4<1>;
L_0x21e89e0 .functor NOT 1, v0x21e0db0_0, C4<0>, C4<0>, C4<0>;
L_0x21e8ba0 .functor AND 1, L_0x21e88d0, L_0x21e89e0, C4<1>, C4<1>;
L_0x21e8cb0 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21e8e80 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21e8ef0 .functor AND 1, L_0x21e8cb0, L_0x21e8e80, C4<1>, C4<1>;
L_0x21e9060 .functor NOT 1, v0x21e0c70_0, C4<0>, C4<0>, C4<0>;
L_0x21e90d0 .functor AND 1, L_0x21e8ef0, L_0x21e9060, C4<1>, C4<1>;
L_0x21e9200 .functor AND 1, L_0x21e90d0, v0x21e0db0_0, C4<1>, C4<1>;
L_0x21e92c0 .functor OR 1, L_0x21e8ba0, L_0x21e9200, C4<0>, C4<0>;
L_0x21e9190 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21e9450 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21e9550 .functor AND 1, L_0x21e9190, L_0x21e9450, C4<1>, C4<1>;
L_0x21e9660 .functor AND 1, L_0x21e9550, v0x21e0c70_0, C4<1>, C4<1>;
L_0x21e97c0 .functor NOT 1, v0x21e0db0_0, C4<0>, C4<0>, C4<0>;
L_0x21e9830 .functor AND 1, L_0x21e9660, L_0x21e97c0, C4<1>, C4<1>;
L_0x21e99f0 .functor OR 1, L_0x21e92c0, L_0x21e9830, C4<0>, C4<0>;
L_0x21e9b50 .functor OR 1, v0x21e0b30_0, v0x21e0bd0_0, C4<0>, C4<0>;
L_0x21e9c80 .functor OR 1, L_0x21e9b50, v0x21e0c70_0, C4<0>, C4<0>;
L_0x21e9d40 .functor OR 1, L_0x21e9c80, v0x21e0db0_0, C4<0>, C4<0>;
L_0x21e9ed0 .functor OR 1, v0x21e0b30_0, v0x21e0bd0_0, C4<0>, C4<0>;
L_0x21e9f40 .functor OR 1, L_0x21e9ed0, v0x21e0c70_0, C4<0>, C4<0>;
L_0x21ea0e0 .functor NOT 1, v0x21e0db0_0, C4<0>, C4<0>, C4<0>;
L_0x21ea150 .functor OR 1, L_0x21e9f40, L_0x21ea0e0, C4<0>, C4<0>;
L_0x21ea350 .functor AND 1, L_0x21e9d40, L_0x21ea150, C4<1>, C4<1>;
L_0x21ea460 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21ea5d0 .functor OR 1, v0x21e0b30_0, L_0x21ea460, C4<0>, C4<0>;
L_0x21ea690 .functor OR 1, L_0x21ea5d0, v0x21e0c70_0, C4<0>, C4<0>;
L_0x21ea860 .functor NOT 1, v0x21e0db0_0, C4<0>, C4<0>, C4<0>;
L_0x21ea8d0 .functor OR 1, L_0x21ea690, L_0x21ea860, C4<0>, C4<0>;
L_0x21eab00 .functor AND 1, L_0x21ea350, L_0x21ea8d0, C4<1>, C4<1>;
L_0x21eac10 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21eadb0 .functor OR 1, L_0x21eac10, v0x21e0bd0_0, C4<0>, C4<0>;
L_0x21eae70 .functor OR 1, L_0x21eadb0, v0x21e0c70_0, C4<0>, C4<0>;
L_0x21eac80 .functor NOT 1, v0x21e0db0_0, C4<0>, C4<0>, C4<0>;
L_0x21eacf0 .functor OR 1, L_0x21eae70, L_0x21eac80, C4<0>, C4<0>;
L_0x21eb210 .functor AND 1, L_0x21eab00, L_0x21eacf0, C4<1>, C4<1>;
L_0x21eb320 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21eb4f0 .functor OR 1, L_0x21eb320, v0x21e0bd0_0, C4<0>, C4<0>;
L_0x21eb5b0 .functor NOT 1, v0x21e0c70_0, C4<0>, C4<0>, C4<0>;
L_0x21eb790 .functor OR 1, L_0x21eb4f0, L_0x21eb5b0, C4<0>, C4<0>;
L_0x21eb8a0 .functor NOT 1, v0x21e0db0_0, C4<0>, C4<0>, C4<0>;
L_0x21eba90 .functor OR 1, L_0x21eb790, L_0x21eb8a0, C4<0>, C4<0>;
L_0x21ebba0 .functor AND 1, L_0x21eb210, L_0x21eba90, C4<1>, C4<1>;
L_0x21ebe40 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21ebeb0 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21ec0c0 .functor OR 1, L_0x21ebe40, L_0x21ebeb0, C4<0>, C4<0>;
L_0x21ec1d0 .functor OR 1, L_0x21ec0c0, v0x21e0c70_0, C4<0>, C4<0>;
L_0x21ec650 .functor NOT 1, v0x21e0db0_0, C4<0>, C4<0>, C4<0>;
L_0x21ec8d0 .functor OR 1, L_0x21ec1d0, L_0x21ec650, C4<0>, C4<0>;
L_0x21ecba0 .functor AND 1, L_0x21ebba0, L_0x21ec8d0, C4<1>, C4<1>;
L_0x21eccb0 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21ecef0 .functor OR 1, v0x21e0b30_0, L_0x21eccb0, C4<0>, C4<0>;
L_0x21ed1c0 .functor NOT 1, v0x21e0c70_0, C4<0>, C4<0>, C4<0>;
L_0x21ed410 .functor OR 1, L_0x21ecef0, L_0x21ed1c0, C4<0>, C4<0>;
L_0x21ed520 .functor OR 1, L_0x21ed410, v0x21e0db0_0, C4<0>, C4<0>;
L_0x21ed7d0 .functor AND 1, L_0x21ecba0, L_0x21ed520, C4<1>, C4<1>;
L_0x21ed8e0 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21edb50 .functor OR 1, L_0x21ed8e0, v0x21e0bd0_0, C4<0>, C4<0>;
L_0x21edc10 .functor NOT 1, v0x21e0c70_0, C4<0>, C4<0>, C4<0>;
L_0x21ede90 .functor OR 1, L_0x21edb50, L_0x21edc10, C4<0>, C4<0>;
L_0x21edfa0 .functor OR 1, L_0x21ede90, v0x21e0db0_0, C4<0>, C4<0>;
L_0x21ee280 .functor AND 1, L_0x21ed7d0, L_0x21edfa0, C4<1>, C4<1>;
L_0x21ee390 .functor NOT 1, v0x21e0b30_0, C4<0>, C4<0>, C4<0>;
L_0x21ee630 .functor NOT 1, v0x21e0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x21ee6a0 .functor OR 1, L_0x21ee390, L_0x21ee630, C4<0>, C4<0>;
L_0x21ee9f0 .functor NOT 1, v0x21e0c70_0, C4<0>, C4<0>, C4<0>;
L_0x21eea60 .functor OR 1, L_0x21ee6a0, L_0x21ee9f0, C4<0>, C4<0>;
L_0x21eedc0 .functor OR 1, L_0x21eea60, v0x21e0db0_0, C4<0>, C4<0>;
L_0x21eee80 .functor AND 1, L_0x21ee280, L_0x21eedc0, C4<1>, C4<1>;
v0x21e14c0_0 .net *"_ivl_0", 0 0, L_0x21e83e0;  1 drivers
v0x21e15a0_0 .net *"_ivl_10", 0 0, L_0x21e89e0;  1 drivers
v0x21e1680_0 .net *"_ivl_100", 0 0, L_0x21ec0c0;  1 drivers
v0x21e1770_0 .net *"_ivl_102", 0 0, L_0x21ec1d0;  1 drivers
v0x21e1850_0 .net *"_ivl_104", 0 0, L_0x21ec650;  1 drivers
v0x21e1980_0 .net *"_ivl_106", 0 0, L_0x21ec8d0;  1 drivers
v0x21e1a60_0 .net *"_ivl_108", 0 0, L_0x21ecba0;  1 drivers
v0x21e1b40_0 .net *"_ivl_110", 0 0, L_0x21eccb0;  1 drivers
v0x21e1c20_0 .net *"_ivl_112", 0 0, L_0x21ecef0;  1 drivers
v0x21e1d90_0 .net *"_ivl_114", 0 0, L_0x21ed1c0;  1 drivers
v0x21e1e70_0 .net *"_ivl_116", 0 0, L_0x21ed410;  1 drivers
v0x21e1f50_0 .net *"_ivl_118", 0 0, L_0x21ed520;  1 drivers
v0x21e2030_0 .net *"_ivl_12", 0 0, L_0x21e8ba0;  1 drivers
v0x21e2110_0 .net *"_ivl_120", 0 0, L_0x21ed7d0;  1 drivers
v0x21e21f0_0 .net *"_ivl_122", 0 0, L_0x21ed8e0;  1 drivers
v0x21e22d0_0 .net *"_ivl_124", 0 0, L_0x21edb50;  1 drivers
v0x21e23b0_0 .net *"_ivl_126", 0 0, L_0x21edc10;  1 drivers
v0x21e25a0_0 .net *"_ivl_128", 0 0, L_0x21ede90;  1 drivers
v0x21e2680_0 .net *"_ivl_130", 0 0, L_0x21edfa0;  1 drivers
v0x21e2760_0 .net *"_ivl_132", 0 0, L_0x21ee280;  1 drivers
v0x21e2840_0 .net *"_ivl_134", 0 0, L_0x21ee390;  1 drivers
v0x21e2920_0 .net *"_ivl_136", 0 0, L_0x21ee630;  1 drivers
v0x21e2a00_0 .net *"_ivl_138", 0 0, L_0x21ee6a0;  1 drivers
v0x21e2ae0_0 .net *"_ivl_14", 0 0, L_0x21e8cb0;  1 drivers
v0x21e2bc0_0 .net *"_ivl_140", 0 0, L_0x21ee9f0;  1 drivers
v0x21e2ca0_0 .net *"_ivl_142", 0 0, L_0x21eea60;  1 drivers
v0x21e2d80_0 .net *"_ivl_144", 0 0, L_0x21eedc0;  1 drivers
v0x21e2e60_0 .net *"_ivl_16", 0 0, L_0x21e8e80;  1 drivers
v0x21e2f40_0 .net *"_ivl_18", 0 0, L_0x21e8ef0;  1 drivers
v0x21e3020_0 .net *"_ivl_2", 0 0, L_0x21e8470;  1 drivers
v0x21e3100_0 .net *"_ivl_20", 0 0, L_0x21e9060;  1 drivers
v0x21e31e0_0 .net *"_ivl_22", 0 0, L_0x21e90d0;  1 drivers
v0x21e32c0_0 .net *"_ivl_24", 0 0, L_0x21e9200;  1 drivers
v0x21e35b0_0 .net *"_ivl_26", 0 0, L_0x21e92c0;  1 drivers
v0x21e3690_0 .net *"_ivl_28", 0 0, L_0x21e9190;  1 drivers
v0x21e3770_0 .net *"_ivl_30", 0 0, L_0x21e9450;  1 drivers
v0x21e3850_0 .net *"_ivl_32", 0 0, L_0x21e9550;  1 drivers
v0x21e3930_0 .net *"_ivl_34", 0 0, L_0x21e9660;  1 drivers
v0x21e3a10_0 .net *"_ivl_36", 0 0, L_0x21e97c0;  1 drivers
v0x21e3af0_0 .net *"_ivl_38", 0 0, L_0x21e9830;  1 drivers
v0x21e3bd0_0 .net *"_ivl_4", 0 0, L_0x21e8610;  1 drivers
v0x21e3cb0_0 .net *"_ivl_42", 0 0, L_0x21e9b50;  1 drivers
v0x21e3d90_0 .net *"_ivl_44", 0 0, L_0x21e9c80;  1 drivers
v0x21e3e70_0 .net *"_ivl_46", 0 0, L_0x21e9d40;  1 drivers
v0x21e3f50_0 .net *"_ivl_48", 0 0, L_0x21e9ed0;  1 drivers
v0x21e4030_0 .net *"_ivl_50", 0 0, L_0x21e9f40;  1 drivers
v0x21e4110_0 .net *"_ivl_52", 0 0, L_0x21ea0e0;  1 drivers
v0x21e41f0_0 .net *"_ivl_54", 0 0, L_0x21ea150;  1 drivers
v0x21e42d0_0 .net *"_ivl_56", 0 0, L_0x21ea350;  1 drivers
v0x21e43b0_0 .net *"_ivl_58", 0 0, L_0x21ea460;  1 drivers
v0x21e4490_0 .net *"_ivl_6", 0 0, L_0x21e8720;  1 drivers
v0x21e4570_0 .net *"_ivl_60", 0 0, L_0x21ea5d0;  1 drivers
v0x21e4650_0 .net *"_ivl_62", 0 0, L_0x21ea690;  1 drivers
v0x21e4730_0 .net *"_ivl_64", 0 0, L_0x21ea860;  1 drivers
v0x21e4810_0 .net *"_ivl_66", 0 0, L_0x21ea8d0;  1 drivers
v0x21e48f0_0 .net *"_ivl_68", 0 0, L_0x21eab00;  1 drivers
v0x21e49d0_0 .net *"_ivl_70", 0 0, L_0x21eac10;  1 drivers
v0x21e4ab0_0 .net *"_ivl_72", 0 0, L_0x21eadb0;  1 drivers
v0x21e4b90_0 .net *"_ivl_74", 0 0, L_0x21eae70;  1 drivers
v0x21e4c70_0 .net *"_ivl_76", 0 0, L_0x21eac80;  1 drivers
v0x21e4d50_0 .net *"_ivl_78", 0 0, L_0x21eacf0;  1 drivers
v0x21e4e30_0 .net *"_ivl_8", 0 0, L_0x21e88d0;  1 drivers
v0x21e4f10_0 .net *"_ivl_80", 0 0, L_0x21eb210;  1 drivers
v0x21e4ff0_0 .net *"_ivl_82", 0 0, L_0x21eb320;  1 drivers
v0x21e50d0_0 .net *"_ivl_84", 0 0, L_0x21eb4f0;  1 drivers
v0x21e55c0_0 .net *"_ivl_86", 0 0, L_0x21eb5b0;  1 drivers
v0x21e56a0_0 .net *"_ivl_88", 0 0, L_0x21eb790;  1 drivers
v0x21e5780_0 .net *"_ivl_90", 0 0, L_0x21eb8a0;  1 drivers
v0x21e5860_0 .net *"_ivl_92", 0 0, L_0x21eba90;  1 drivers
v0x21e5940_0 .net *"_ivl_94", 0 0, L_0x21ebba0;  1 drivers
v0x21e5a20_0 .net *"_ivl_96", 0 0, L_0x21ebe40;  1 drivers
v0x21e5b00_0 .net *"_ivl_98", 0 0, L_0x21ebeb0;  1 drivers
v0x21e5be0_0 .net "a", 0 0, v0x21e0b30_0;  alias, 1 drivers
v0x21e5c80_0 .net "b", 0 0, v0x21e0bd0_0;  alias, 1 drivers
v0x21e5d70_0 .net "c", 0 0, v0x21e0c70_0;  alias, 1 drivers
v0x21e5e60_0 .net "d", 0 0, v0x21e0db0_0;  alias, 1 drivers
v0x21e5f50_0 .net "out_pos", 0 0, L_0x21eee80;  alias, 1 drivers
v0x21e6010_0 .net "out_sop", 0 0, L_0x21e99f0;  alias, 1 drivers
S_0x21e6190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x21902c0;
 .timescale -12 -12;
E_0x21769f0 .event anyedge, v0x21e6f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21e6f80_0;
    %nor/r;
    %assign/vec4 v0x21e6f80_0, 0;
    %wait E_0x21769f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21e0000;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e0ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e0f40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21e0000;
T_4 ;
    %wait E_0x218eaa0;
    %load/vec4 v0x21e0fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e0ea0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21e0000;
T_5 ;
    %wait E_0x218e940;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %wait E_0x218e940;
    %load/vec4 v0x21e0ea0_0;
    %store/vec4 v0x21e0f40_0, 0, 1;
    %fork t_1, S_0x21e0330;
    %jmp t_0;
    .scope S_0x21e0330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21e0570_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21e0570_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x218e940;
    %load/vec4 v0x21e0570_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e0570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21e0570_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21e0000;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x218eaa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0bd0_0, 0;
    %assign/vec4 v0x21e0b30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21e0ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21e0f40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21902c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e6b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e6f80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x21902c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21e6b20_0;
    %inv;
    %store/vec4 v0x21e6b20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x21902c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21e0d10_0, v0x21e70f0_0, v0x21e6940_0, v0x21e69e0_0, v0x21e6a80_0, v0x21e6bc0_0, v0x21e6e40_0, v0x21e6da0_0, v0x21e6d00_0, v0x21e6c60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x21902c0;
T_9 ;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x21902c0;
T_10 ;
    %wait E_0x218eaa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e6ee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e6ee0_0, 4, 32;
    %load/vec4 v0x21e7020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e6ee0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e6ee0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e6ee0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21e6e40_0;
    %load/vec4 v0x21e6e40_0;
    %load/vec4 v0x21e6da0_0;
    %xor;
    %load/vec4 v0x21e6e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e6ee0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e6ee0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21e6d00_0;
    %load/vec4 v0x21e6d00_0;
    %load/vec4 v0x21e6c60_0;
    %xor;
    %load/vec4 v0x21e6d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e6ee0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21e6ee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e6ee0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response23/top_module.sv";
