// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lenet_top_HH_
#define _lenet_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "i_convolution3.h"
#include "i_convolution1.h"
#include "i_convolution5.h"
#include "i_fc6.h"
#include "i_max_pooling2.h"
#include "i_max_pooling4.h"
#include "ld_weights5.h"
#include "ld_weights3.h"
#include "ld_weights1.h"
#include "ld_input.h"
#include "ld_bias5.h"
#include "ld_bias3.h"
#include "st_output.h"
#include "ld_bias1.h"
#include "lenet_top_input_bfYi.h"
#include "lenet_top_weightsg8j.h"
#include "lenet_top_weightshbi.h"
#include "lenet_top_weightsibs.h"
#include "lenet_top_bias1_buf.h"
#include "lenet_top_bias3_buf.h"
#include "lenet_top_bias5_buf.h"
#include "lenet_top_input2_jbC.h"
#include "lenet_top_input3_kbM.h"
#include "lenet_top_input4_lbW.h"
#include "lenet_top_input5_mb6.h"
#include "lenet_top_output_ocq.h"
#include "lenet_top_CTL_s_axi.h"
#include "lenet_top_DATA_INPUT_m_axi.h"
#include "lenet_top_DATA_WEIGHT_m_axi.h"
#include "lenet_top_DATA_BIAS_m_axi.h"
#include "lenet_top_DATA_OUTPUT_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_INPUT_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_INPUT_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_INPUT_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_INPUT_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_INPUT_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_INPUT_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_INPUT_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_INPUT_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_WEIGHT_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WEIGHT_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_WEIGHT_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_WEIGHT_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WEIGHT_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_WEIGHT_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_WEIGHT_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_WEIGHT_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BIAS_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BIAS_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BIAS_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BIAS_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BIAS_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BIAS_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BIAS_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BIAS_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_OUTPUT_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_OUTPUT_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_OUTPUT_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_OUTPUT_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_OUTPUT_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_OUTPUT_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_OUTPUT_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_OUTPUT_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTL_DATA_WIDTH = 32>
struct lenet_top : public sc_module {
    // Port declarations 200
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_DATA_INPUT_AWVALID;
    sc_in< sc_logic > m_axi_DATA_INPUT_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_ADDR_WIDTH> > m_axi_DATA_INPUT_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_ID_WIDTH> > m_axi_DATA_INPUT_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_INPUT_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_INPUT_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_INPUT_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_INPUT_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_INPUT_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_INPUT_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_INPUT_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_INPUT_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_AWUSER_WIDTH> > m_axi_DATA_INPUT_AWUSER;
    sc_out< sc_logic > m_axi_DATA_INPUT_WVALID;
    sc_in< sc_logic > m_axi_DATA_INPUT_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_DATA_WIDTH> > m_axi_DATA_INPUT_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_DATA_WIDTH/8> > m_axi_DATA_INPUT_WSTRB;
    sc_out< sc_logic > m_axi_DATA_INPUT_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_ID_WIDTH> > m_axi_DATA_INPUT_WID;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_WUSER_WIDTH> > m_axi_DATA_INPUT_WUSER;
    sc_out< sc_logic > m_axi_DATA_INPUT_ARVALID;
    sc_in< sc_logic > m_axi_DATA_INPUT_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_ADDR_WIDTH> > m_axi_DATA_INPUT_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_ID_WIDTH> > m_axi_DATA_INPUT_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_INPUT_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_INPUT_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_INPUT_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_INPUT_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_INPUT_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_INPUT_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_INPUT_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_INPUT_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_INPUT_ARUSER_WIDTH> > m_axi_DATA_INPUT_ARUSER;
    sc_in< sc_logic > m_axi_DATA_INPUT_RVALID;
    sc_out< sc_logic > m_axi_DATA_INPUT_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_INPUT_DATA_WIDTH> > m_axi_DATA_INPUT_RDATA;
    sc_in< sc_logic > m_axi_DATA_INPUT_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_INPUT_ID_WIDTH> > m_axi_DATA_INPUT_RID;
    sc_in< sc_uint<C_M_AXI_DATA_INPUT_RUSER_WIDTH> > m_axi_DATA_INPUT_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_INPUT_RRESP;
    sc_in< sc_logic > m_axi_DATA_INPUT_BVALID;
    sc_out< sc_logic > m_axi_DATA_INPUT_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_INPUT_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_INPUT_ID_WIDTH> > m_axi_DATA_INPUT_BID;
    sc_in< sc_uint<C_M_AXI_DATA_INPUT_BUSER_WIDTH> > m_axi_DATA_INPUT_BUSER;
    sc_out< sc_logic > m_axi_DATA_WEIGHT_AWVALID;
    sc_in< sc_logic > m_axi_DATA_WEIGHT_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_ADDR_WIDTH> > m_axi_DATA_WEIGHT_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_ID_WIDTH> > m_axi_DATA_WEIGHT_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_WEIGHT_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_WEIGHT_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_WEIGHT_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_WEIGHT_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_WEIGHT_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_WEIGHT_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_WEIGHT_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_WEIGHT_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_AWUSER_WIDTH> > m_axi_DATA_WEIGHT_AWUSER;
    sc_out< sc_logic > m_axi_DATA_WEIGHT_WVALID;
    sc_in< sc_logic > m_axi_DATA_WEIGHT_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_DATA_WIDTH> > m_axi_DATA_WEIGHT_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_DATA_WIDTH/8> > m_axi_DATA_WEIGHT_WSTRB;
    sc_out< sc_logic > m_axi_DATA_WEIGHT_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_ID_WIDTH> > m_axi_DATA_WEIGHT_WID;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_WUSER_WIDTH> > m_axi_DATA_WEIGHT_WUSER;
    sc_out< sc_logic > m_axi_DATA_WEIGHT_ARVALID;
    sc_in< sc_logic > m_axi_DATA_WEIGHT_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_ADDR_WIDTH> > m_axi_DATA_WEIGHT_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_ID_WIDTH> > m_axi_DATA_WEIGHT_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_WEIGHT_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_WEIGHT_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_WEIGHT_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_WEIGHT_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_WEIGHT_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_WEIGHT_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_WEIGHT_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_WEIGHT_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_WEIGHT_ARUSER_WIDTH> > m_axi_DATA_WEIGHT_ARUSER;
    sc_in< sc_logic > m_axi_DATA_WEIGHT_RVALID;
    sc_out< sc_logic > m_axi_DATA_WEIGHT_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_WEIGHT_DATA_WIDTH> > m_axi_DATA_WEIGHT_RDATA;
    sc_in< sc_logic > m_axi_DATA_WEIGHT_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_WEIGHT_ID_WIDTH> > m_axi_DATA_WEIGHT_RID;
    sc_in< sc_uint<C_M_AXI_DATA_WEIGHT_RUSER_WIDTH> > m_axi_DATA_WEIGHT_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_WEIGHT_RRESP;
    sc_in< sc_logic > m_axi_DATA_WEIGHT_BVALID;
    sc_out< sc_logic > m_axi_DATA_WEIGHT_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_WEIGHT_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_WEIGHT_ID_WIDTH> > m_axi_DATA_WEIGHT_BID;
    sc_in< sc_uint<C_M_AXI_DATA_WEIGHT_BUSER_WIDTH> > m_axi_DATA_WEIGHT_BUSER;
    sc_out< sc_logic > m_axi_DATA_BIAS_AWVALID;
    sc_in< sc_logic > m_axi_DATA_BIAS_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_ADDR_WIDTH> > m_axi_DATA_BIAS_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_ID_WIDTH> > m_axi_DATA_BIAS_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_BIAS_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BIAS_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BIAS_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BIAS_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BIAS_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BIAS_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BIAS_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BIAS_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_AWUSER_WIDTH> > m_axi_DATA_BIAS_AWUSER;
    sc_out< sc_logic > m_axi_DATA_BIAS_WVALID;
    sc_in< sc_logic > m_axi_DATA_BIAS_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_DATA_WIDTH> > m_axi_DATA_BIAS_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_DATA_WIDTH/8> > m_axi_DATA_BIAS_WSTRB;
    sc_out< sc_logic > m_axi_DATA_BIAS_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_ID_WIDTH> > m_axi_DATA_BIAS_WID;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_WUSER_WIDTH> > m_axi_DATA_BIAS_WUSER;
    sc_out< sc_logic > m_axi_DATA_BIAS_ARVALID;
    sc_in< sc_logic > m_axi_DATA_BIAS_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_ADDR_WIDTH> > m_axi_DATA_BIAS_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_ID_WIDTH> > m_axi_DATA_BIAS_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_BIAS_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BIAS_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BIAS_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BIAS_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BIAS_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BIAS_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BIAS_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BIAS_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BIAS_ARUSER_WIDTH> > m_axi_DATA_BIAS_ARUSER;
    sc_in< sc_logic > m_axi_DATA_BIAS_RVALID;
    sc_out< sc_logic > m_axi_DATA_BIAS_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_BIAS_DATA_WIDTH> > m_axi_DATA_BIAS_RDATA;
    sc_in< sc_logic > m_axi_DATA_BIAS_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_BIAS_ID_WIDTH> > m_axi_DATA_BIAS_RID;
    sc_in< sc_uint<C_M_AXI_DATA_BIAS_RUSER_WIDTH> > m_axi_DATA_BIAS_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_BIAS_RRESP;
    sc_in< sc_logic > m_axi_DATA_BIAS_BVALID;
    sc_out< sc_logic > m_axi_DATA_BIAS_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_BIAS_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_BIAS_ID_WIDTH> > m_axi_DATA_BIAS_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BIAS_BUSER_WIDTH> > m_axi_DATA_BIAS_BUSER;
    sc_out< sc_logic > m_axi_DATA_OUTPUT_AWVALID;
    sc_in< sc_logic > m_axi_DATA_OUTPUT_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_ADDR_WIDTH> > m_axi_DATA_OUTPUT_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_ID_WIDTH> > m_axi_DATA_OUTPUT_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_OUTPUT_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_OUTPUT_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_OUTPUT_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_OUTPUT_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_OUTPUT_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_OUTPUT_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_OUTPUT_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_OUTPUT_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_AWUSER_WIDTH> > m_axi_DATA_OUTPUT_AWUSER;
    sc_out< sc_logic > m_axi_DATA_OUTPUT_WVALID;
    sc_in< sc_logic > m_axi_DATA_OUTPUT_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_DATA_WIDTH> > m_axi_DATA_OUTPUT_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_DATA_WIDTH/8> > m_axi_DATA_OUTPUT_WSTRB;
    sc_out< sc_logic > m_axi_DATA_OUTPUT_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_ID_WIDTH> > m_axi_DATA_OUTPUT_WID;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_WUSER_WIDTH> > m_axi_DATA_OUTPUT_WUSER;
    sc_out< sc_logic > m_axi_DATA_OUTPUT_ARVALID;
    sc_in< sc_logic > m_axi_DATA_OUTPUT_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_ADDR_WIDTH> > m_axi_DATA_OUTPUT_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_ID_WIDTH> > m_axi_DATA_OUTPUT_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_OUTPUT_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_OUTPUT_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_OUTPUT_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_OUTPUT_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_OUTPUT_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_OUTPUT_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_OUTPUT_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_OUTPUT_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_OUTPUT_ARUSER_WIDTH> > m_axi_DATA_OUTPUT_ARUSER;
    sc_in< sc_logic > m_axi_DATA_OUTPUT_RVALID;
    sc_out< sc_logic > m_axi_DATA_OUTPUT_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_OUTPUT_DATA_WIDTH> > m_axi_DATA_OUTPUT_RDATA;
    sc_in< sc_logic > m_axi_DATA_OUTPUT_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_OUTPUT_ID_WIDTH> > m_axi_DATA_OUTPUT_RID;
    sc_in< sc_uint<C_M_AXI_DATA_OUTPUT_RUSER_WIDTH> > m_axi_DATA_OUTPUT_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_OUTPUT_RRESP;
    sc_in< sc_logic > m_axi_DATA_OUTPUT_BVALID;
    sc_out< sc_logic > m_axi_DATA_OUTPUT_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_OUTPUT_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_OUTPUT_ID_WIDTH> > m_axi_DATA_OUTPUT_BID;
    sc_in< sc_uint<C_M_AXI_DATA_OUTPUT_BUSER_WIDTH> > m_axi_DATA_OUTPUT_BUSER;
    sc_in< sc_logic > s_axi_CTL_AWVALID;
    sc_out< sc_logic > s_axi_CTL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTL_ADDR_WIDTH> > s_axi_CTL_AWADDR;
    sc_in< sc_logic > s_axi_CTL_WVALID;
    sc_out< sc_logic > s_axi_CTL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTL_DATA_WIDTH> > s_axi_CTL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTL_DATA_WIDTH/8> > s_axi_CTL_WSTRB;
    sc_in< sc_logic > s_axi_CTL_ARVALID;
    sc_out< sc_logic > s_axi_CTL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTL_ADDR_WIDTH> > s_axi_CTL_ARADDR;
    sc_out< sc_logic > s_axi_CTL_RVALID;
    sc_in< sc_logic > s_axi_CTL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTL_DATA_WIDTH> > s_axi_CTL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTL_RRESP;
    sc_out< sc_logic > s_axi_CTL_BVALID;
    sc_in< sc_logic > s_axi_CTL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    lenet_top(sc_module_name name);
    SC_HAS_PROCESS(lenet_top);

    ~lenet_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lenet_top_CTL_s_axi<C_S_AXI_CTL_ADDR_WIDTH,C_S_AXI_CTL_DATA_WIDTH>* lenet_top_CTL_s_axi_U;
    lenet_top_DATA_INPUT_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_INPUT_ID_WIDTH,C_M_AXI_DATA_INPUT_ADDR_WIDTH,C_M_AXI_DATA_INPUT_DATA_WIDTH,C_M_AXI_DATA_INPUT_AWUSER_WIDTH,C_M_AXI_DATA_INPUT_ARUSER_WIDTH,C_M_AXI_DATA_INPUT_WUSER_WIDTH,C_M_AXI_DATA_INPUT_RUSER_WIDTH,C_M_AXI_DATA_INPUT_BUSER_WIDTH,C_M_AXI_DATA_INPUT_USER_VALUE,C_M_AXI_DATA_INPUT_PROT_VALUE,C_M_AXI_DATA_INPUT_CACHE_VALUE>* lenet_top_DATA_INPUT_m_axi_U;
    lenet_top_DATA_WEIGHT_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_WEIGHT_ID_WIDTH,C_M_AXI_DATA_WEIGHT_ADDR_WIDTH,C_M_AXI_DATA_WEIGHT_DATA_WIDTH,C_M_AXI_DATA_WEIGHT_AWUSER_WIDTH,C_M_AXI_DATA_WEIGHT_ARUSER_WIDTH,C_M_AXI_DATA_WEIGHT_WUSER_WIDTH,C_M_AXI_DATA_WEIGHT_RUSER_WIDTH,C_M_AXI_DATA_WEIGHT_BUSER_WIDTH,C_M_AXI_DATA_WEIGHT_USER_VALUE,C_M_AXI_DATA_WEIGHT_PROT_VALUE,C_M_AXI_DATA_WEIGHT_CACHE_VALUE>* lenet_top_DATA_WEIGHT_m_axi_U;
    lenet_top_DATA_BIAS_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_BIAS_ID_WIDTH,C_M_AXI_DATA_BIAS_ADDR_WIDTH,C_M_AXI_DATA_BIAS_DATA_WIDTH,C_M_AXI_DATA_BIAS_AWUSER_WIDTH,C_M_AXI_DATA_BIAS_ARUSER_WIDTH,C_M_AXI_DATA_BIAS_WUSER_WIDTH,C_M_AXI_DATA_BIAS_RUSER_WIDTH,C_M_AXI_DATA_BIAS_BUSER_WIDTH,C_M_AXI_DATA_BIAS_USER_VALUE,C_M_AXI_DATA_BIAS_PROT_VALUE,C_M_AXI_DATA_BIAS_CACHE_VALUE>* lenet_top_DATA_BIAS_m_axi_U;
    lenet_top_DATA_OUTPUT_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_OUTPUT_ID_WIDTH,C_M_AXI_DATA_OUTPUT_ADDR_WIDTH,C_M_AXI_DATA_OUTPUT_DATA_WIDTH,C_M_AXI_DATA_OUTPUT_AWUSER_WIDTH,C_M_AXI_DATA_OUTPUT_ARUSER_WIDTH,C_M_AXI_DATA_OUTPUT_WUSER_WIDTH,C_M_AXI_DATA_OUTPUT_RUSER_WIDTH,C_M_AXI_DATA_OUTPUT_BUSER_WIDTH,C_M_AXI_DATA_OUTPUT_USER_VALUE,C_M_AXI_DATA_OUTPUT_PROT_VALUE,C_M_AXI_DATA_OUTPUT_CACHE_VALUE>* lenet_top_DATA_OUTPUT_m_axi_U;
    lenet_top_input_bfYi* input_buf_0_U;
    lenet_top_weightsg8j* weights1_buf_0_U;
    lenet_top_weightshbi* weights3_buf_U;
    lenet_top_weightsibs* weights5_buf_U;
    lenet_top_bias1_buf* bias1_buf_U;
    lenet_top_bias3_buf* bias3_buf_U;
    lenet_top_bias5_buf* bias5_buf_U;
    lenet_top_input2_jbC* input2_inter_U;
    lenet_top_input3_kbM* input3_inter_U;
    lenet_top_input4_lbW* input4_inter_U;
    lenet_top_input5_mb6* input5_inter_U;
    lenet_top_bias5_buf* input6_inter_0_0_U;
    lenet_top_output_ocq* output_buf_U;
    i_convolution3* grp_i_convolution3_fu_266;
    i_convolution1* grp_i_convolution1_fu_274;
    i_convolution5* grp_i_convolution5_fu_282;
    i_fc6* grp_i_fc6_fu_290;
    i_max_pooling2* grp_i_max_pooling2_fu_302;
    i_max_pooling4* grp_i_max_pooling4_fu_308;
    ld_weights5* grp_ld_weights5_fu_314;
    ld_weights3* grp_ld_weights3_fu_322;
    ld_weights1* grp_ld_weights1_fu_330;
    ld_input* grp_ld_input_fu_338;
    ld_bias5* grp_ld_bias5_fu_346;
    ld_bias3* grp_ld_bias3_fu_354;
    st_output* grp_st_output_fu_362;
    ld_bias1* grp_ld_bias1_fu_370;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > input_r;
    sc_signal< sc_lv<32> > weights1;
    sc_signal< sc_lv<32> > bias1;
    sc_signal< sc_lv<32> > weights3;
    sc_signal< sc_lv<32> > bias3;
    sc_signal< sc_lv<32> > weights5;
    sc_signal< sc_lv<32> > bias5;
    sc_signal< sc_lv<32> > weights6;
    sc_signal< sc_lv<32> > bias6;
    sc_signal< sc_lv<32> > output_r;
    sc_signal< sc_lv<32> > ap_return;
    sc_signal< sc_logic > DATA_INPUT_AWREADY;
    sc_signal< sc_logic > DATA_INPUT_WREADY;
    sc_signal< sc_logic > DATA_INPUT_ARVALID;
    sc_signal< sc_logic > DATA_INPUT_ARREADY;
    sc_signal< sc_logic > DATA_INPUT_RVALID;
    sc_signal< sc_logic > DATA_INPUT_RREADY;
    sc_signal< sc_lv<32> > DATA_INPUT_RDATA;
    sc_signal< sc_logic > DATA_INPUT_RLAST;
    sc_signal< sc_lv<1> > DATA_INPUT_RID;
    sc_signal< sc_lv<1> > DATA_INPUT_RUSER;
    sc_signal< sc_lv<2> > DATA_INPUT_RRESP;
    sc_signal< sc_logic > DATA_INPUT_BVALID;
    sc_signal< sc_lv<2> > DATA_INPUT_BRESP;
    sc_signal< sc_lv<1> > DATA_INPUT_BID;
    sc_signal< sc_lv<1> > DATA_INPUT_BUSER;
    sc_signal< sc_logic > DATA_WEIGHT_AWREADY;
    sc_signal< sc_logic > DATA_WEIGHT_WREADY;
    sc_signal< sc_logic > DATA_WEIGHT_ARVALID;
    sc_signal< sc_logic > DATA_WEIGHT_ARREADY;
    sc_signal< sc_lv<32> > DATA_WEIGHT_ARADDR;
    sc_signal< sc_lv<1> > DATA_WEIGHT_ARID;
    sc_signal< sc_lv<32> > DATA_WEIGHT_ARLEN;
    sc_signal< sc_lv<3> > DATA_WEIGHT_ARSIZE;
    sc_signal< sc_lv<2> > DATA_WEIGHT_ARBURST;
    sc_signal< sc_lv<2> > DATA_WEIGHT_ARLOCK;
    sc_signal< sc_lv<4> > DATA_WEIGHT_ARCACHE;
    sc_signal< sc_lv<3> > DATA_WEIGHT_ARPROT;
    sc_signal< sc_lv<4> > DATA_WEIGHT_ARQOS;
    sc_signal< sc_lv<4> > DATA_WEIGHT_ARREGION;
    sc_signal< sc_lv<1> > DATA_WEIGHT_ARUSER;
    sc_signal< sc_logic > DATA_WEIGHT_RVALID;
    sc_signal< sc_logic > DATA_WEIGHT_RREADY;
    sc_signal< sc_lv<32> > DATA_WEIGHT_RDATA;
    sc_signal< sc_logic > DATA_WEIGHT_RLAST;
    sc_signal< sc_lv<1> > DATA_WEIGHT_RID;
    sc_signal< sc_lv<1> > DATA_WEIGHT_RUSER;
    sc_signal< sc_lv<2> > DATA_WEIGHT_RRESP;
    sc_signal< sc_logic > DATA_WEIGHT_BVALID;
    sc_signal< sc_lv<2> > DATA_WEIGHT_BRESP;
    sc_signal< sc_lv<1> > DATA_WEIGHT_BID;
    sc_signal< sc_lv<1> > DATA_WEIGHT_BUSER;
    sc_signal< sc_logic > DATA_BIAS_AWREADY;
    sc_signal< sc_logic > DATA_BIAS_WREADY;
    sc_signal< sc_logic > DATA_BIAS_ARVALID;
    sc_signal< sc_logic > DATA_BIAS_ARREADY;
    sc_signal< sc_lv<32> > DATA_BIAS_ARADDR;
    sc_signal< sc_lv<1> > DATA_BIAS_ARID;
    sc_signal< sc_lv<32> > DATA_BIAS_ARLEN;
    sc_signal< sc_lv<3> > DATA_BIAS_ARSIZE;
    sc_signal< sc_lv<2> > DATA_BIAS_ARBURST;
    sc_signal< sc_lv<2> > DATA_BIAS_ARLOCK;
    sc_signal< sc_lv<4> > DATA_BIAS_ARCACHE;
    sc_signal< sc_lv<3> > DATA_BIAS_ARPROT;
    sc_signal< sc_lv<4> > DATA_BIAS_ARQOS;
    sc_signal< sc_lv<4> > DATA_BIAS_ARREGION;
    sc_signal< sc_lv<1> > DATA_BIAS_ARUSER;
    sc_signal< sc_logic > DATA_BIAS_RVALID;
    sc_signal< sc_logic > DATA_BIAS_RREADY;
    sc_signal< sc_lv<32> > DATA_BIAS_RDATA;
    sc_signal< sc_logic > DATA_BIAS_RLAST;
    sc_signal< sc_lv<1> > DATA_BIAS_RID;
    sc_signal< sc_lv<1> > DATA_BIAS_RUSER;
    sc_signal< sc_lv<2> > DATA_BIAS_RRESP;
    sc_signal< sc_logic > DATA_BIAS_BVALID;
    sc_signal< sc_lv<2> > DATA_BIAS_BRESP;
    sc_signal< sc_lv<1> > DATA_BIAS_BID;
    sc_signal< sc_lv<1> > DATA_BIAS_BUSER;
    sc_signal< sc_logic > DATA_OUTPUT_AWVALID;
    sc_signal< sc_logic > DATA_OUTPUT_AWREADY;
    sc_signal< sc_logic > DATA_OUTPUT_WVALID;
    sc_signal< sc_logic > DATA_OUTPUT_WREADY;
    sc_signal< sc_logic > DATA_OUTPUT_ARREADY;
    sc_signal< sc_logic > DATA_OUTPUT_RVALID;
    sc_signal< sc_lv<32> > DATA_OUTPUT_RDATA;
    sc_signal< sc_logic > DATA_OUTPUT_RLAST;
    sc_signal< sc_lv<1> > DATA_OUTPUT_RID;
    sc_signal< sc_lv<1> > DATA_OUTPUT_RUSER;
    sc_signal< sc_lv<2> > DATA_OUTPUT_RRESP;
    sc_signal< sc_logic > DATA_OUTPUT_BVALID;
    sc_signal< sc_logic > DATA_OUTPUT_BREADY;
    sc_signal< sc_lv<2> > DATA_OUTPUT_BRESP;
    sc_signal< sc_lv<1> > DATA_OUTPUT_BID;
    sc_signal< sc_lv<1> > DATA_OUTPUT_BUSER;
    sc_signal< sc_lv<30> > output1_reg_478;
    sc_signal< sc_lv<30> > bias_reg_483;
    sc_signal< sc_lv<30> > weights_reg_488;
    sc_signal< sc_lv<30> > bias2_reg_493;
    sc_signal< sc_lv<30> > weights2_reg_498;
    sc_signal< sc_lv<30> > bias4_reg_503;
    sc_signal< sc_lv<30> > weights4_reg_508;
    sc_signal< sc_lv<30> > bias7_reg_513;
    sc_signal< sc_lv<30> > weights7_reg_518;
    sc_signal< sc_lv<30> > input1_reg_523;
    sc_signal< sc_lv<10> > input_buf_0_address0;
    sc_signal< sc_logic > input_buf_0_ce0;
    sc_signal< sc_logic > input_buf_0_we0;
    sc_signal< sc_lv<32> > input_buf_0_q0;
    sc_signal< sc_logic > input_buf_0_ce1;
    sc_signal< sc_lv<32> > input_buf_0_q1;
    sc_signal< sc_lv<8> > weights1_buf_0_address0;
    sc_signal< sc_logic > weights1_buf_0_ce0;
    sc_signal< sc_logic > weights1_buf_0_we0;
    sc_signal< sc_lv<32> > weights1_buf_0_q0;
    sc_signal< sc_logic > weights1_buf_0_ce1;
    sc_signal< sc_lv<32> > weights1_buf_0_q1;
    sc_signal< sc_lv<12> > weights3_buf_address0;
    sc_signal< sc_logic > weights3_buf_ce0;
    sc_signal< sc_logic > weights3_buf_we0;
    sc_signal< sc_lv<32> > weights3_buf_q0;
    sc_signal< sc_logic > weights3_buf_ce1;
    sc_signal< sc_lv<32> > weights3_buf_q1;
    sc_signal< sc_lv<16> > weights5_buf_address0;
    sc_signal< sc_logic > weights5_buf_ce0;
    sc_signal< sc_logic > weights5_buf_we0;
    sc_signal< sc_lv<32> > weights5_buf_q0;
    sc_signal< sc_lv<3> > bias1_buf_address0;
    sc_signal< sc_logic > bias1_buf_ce0;
    sc_signal< sc_logic > bias1_buf_we0;
    sc_signal< sc_lv<32> > bias1_buf_q0;
    sc_signal< sc_lv<4> > bias3_buf_address0;
    sc_signal< sc_logic > bias3_buf_ce0;
    sc_signal< sc_logic > bias3_buf_we0;
    sc_signal< sc_lv<32> > bias3_buf_q0;
    sc_signal< sc_lv<7> > bias5_buf_address0;
    sc_signal< sc_logic > bias5_buf_ce0;
    sc_signal< sc_logic > bias5_buf_we0;
    sc_signal< sc_lv<32> > bias5_buf_q0;
    sc_signal< sc_lv<13> > input2_inter_address0;
    sc_signal< sc_logic > input2_inter_ce0;
    sc_signal< sc_logic > input2_inter_we0;
    sc_signal< sc_lv<32> > input2_inter_q0;
    sc_signal< sc_lv<11> > input3_inter_address0;
    sc_signal< sc_logic > input3_inter_ce0;
    sc_signal< sc_logic > input3_inter_we0;
    sc_signal< sc_lv<32> > input3_inter_q0;
    sc_signal< sc_logic > input3_inter_ce1;
    sc_signal< sc_lv<32> > input3_inter_q1;
    sc_signal< sc_lv<11> > input4_inter_address0;
    sc_signal< sc_logic > input4_inter_ce0;
    sc_signal< sc_logic > input4_inter_we0;
    sc_signal< sc_lv<32> > input4_inter_q0;
    sc_signal< sc_lv<9> > input5_inter_address0;
    sc_signal< sc_logic > input5_inter_ce0;
    sc_signal< sc_logic > input5_inter_we0;
    sc_signal< sc_lv<32> > input5_inter_q0;
    sc_signal< sc_lv<7> > input6_inter_0_0_address0;
    sc_signal< sc_logic > input6_inter_0_0_ce0;
    sc_signal< sc_logic > input6_inter_0_0_we0;
    sc_signal< sc_lv<32> > input6_inter_0_0_q0;
    sc_signal< sc_lv<4> > output_buf_address0;
    sc_signal< sc_logic > output_buf_ce0;
    sc_signal< sc_logic > output_buf_we0;
    sc_signal< sc_lv<32> > output_buf_q0;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_ap_start;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_ap_done;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_ap_idle;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_ap_ready;
    sc_signal< sc_lv<11> > grp_i_convolution3_fu_266_input_r_address0;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_input_r_ce0;
    sc_signal< sc_lv<11> > grp_i_convolution3_fu_266_input_r_address1;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_input_r_ce1;
    sc_signal< sc_lv<12> > grp_i_convolution3_fu_266_weights_address0;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_weights_ce0;
    sc_signal< sc_lv<12> > grp_i_convolution3_fu_266_weights_address1;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_weights_ce1;
    sc_signal< sc_lv<4> > grp_i_convolution3_fu_266_bias_address0;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_bias_ce0;
    sc_signal< sc_lv<11> > grp_i_convolution3_fu_266_output_r_address0;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_output_r_ce0;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_output_r_we0;
    sc_signal< sc_lv<32> > grp_i_convolution3_fu_266_output_r_d0;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_ap_start;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_ap_done;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_ap_idle;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_ap_ready;
    sc_signal< sc_lv<10> > grp_i_convolution1_fu_274_input_0_address0;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_input_0_ce0;
    sc_signal< sc_lv<10> > grp_i_convolution1_fu_274_input_0_address1;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_input_0_ce1;
    sc_signal< sc_lv<8> > grp_i_convolution1_fu_274_weights_0_address0;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_weights_0_ce0;
    sc_signal< sc_lv<8> > grp_i_convolution1_fu_274_weights_0_address1;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_weights_0_ce1;
    sc_signal< sc_lv<3> > grp_i_convolution1_fu_274_bias_address0;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_bias_ce0;
    sc_signal< sc_lv<13> > grp_i_convolution1_fu_274_output_r_address0;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_output_r_ce0;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_output_r_we0;
    sc_signal< sc_lv<32> > grp_i_convolution1_fu_274_output_r_d0;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_ap_start;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_ap_done;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_ap_idle;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_ap_ready;
    sc_signal< sc_lv<9> > grp_i_convolution5_fu_282_input_r_address0;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_input_r_ce0;
    sc_signal< sc_lv<16> > grp_i_convolution5_fu_282_weights_address0;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_weights_ce0;
    sc_signal< sc_lv<7> > grp_i_convolution5_fu_282_bias_address0;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_bias_ce0;
    sc_signal< sc_lv<7> > grp_i_convolution5_fu_282_output_0_0_address0;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_output_0_0_ce0;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_output_0_0_we0;
    sc_signal< sc_lv<32> > grp_i_convolution5_fu_282_output_0_0_d0;
    sc_signal< sc_logic > grp_i_fc6_fu_290_ap_start;
    sc_signal< sc_logic > grp_i_fc6_fu_290_ap_done;
    sc_signal< sc_logic > grp_i_fc6_fu_290_ap_idle;
    sc_signal< sc_logic > grp_i_fc6_fu_290_ap_ready;
    sc_signal< sc_lv<7> > grp_i_fc6_fu_290_input_0_0_address0;
    sc_signal< sc_logic > grp_i_fc6_fu_290_input_0_0_ce0;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_weights_AWUSER;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_weights_WVALID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_weights_WDATA;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_weights_WSTRB;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_weights_WID;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_weights_WUSER;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_weights_ARUSER;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_weights_RREADY;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_weights_BREADY;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_bias_AWVALID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_bias_AWADDR;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_bias_AWID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_bias_AWLEN;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_bias_AWSIZE;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_bias_AWBURST;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_bias_AWLOCK;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_bias_AWCACHE;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_bias_AWPROT;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_bias_AWQOS;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_bias_AWREGION;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_bias_AWUSER;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_bias_WVALID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_bias_WDATA;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_bias_WSTRB;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_bias_WLAST;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_bias_WID;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_bias_WUSER;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_bias_ARVALID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_bias_ARADDR;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_bias_ARID;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_m_axi_bias_ARLEN;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_bias_ARSIZE;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_bias_ARBURST;
    sc_signal< sc_lv<2> > grp_i_fc6_fu_290_m_axi_bias_ARLOCK;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_bias_ARCACHE;
    sc_signal< sc_lv<3> > grp_i_fc6_fu_290_m_axi_bias_ARPROT;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_bias_ARQOS;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_m_axi_bias_ARREGION;
    sc_signal< sc_lv<1> > grp_i_fc6_fu_290_m_axi_bias_ARUSER;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_bias_RREADY;
    sc_signal< sc_logic > grp_i_fc6_fu_290_m_axi_bias_BREADY;
    sc_signal< sc_lv<4> > grp_i_fc6_fu_290_output_r_address0;
    sc_signal< sc_logic > grp_i_fc6_fu_290_output_r_ce0;
    sc_signal< sc_logic > grp_i_fc6_fu_290_output_r_we0;
    sc_signal< sc_lv<32> > grp_i_fc6_fu_290_output_r_d0;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_ap_start;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_ap_done;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_ap_idle;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_ap_ready;
    sc_signal< sc_lv<13> > grp_i_max_pooling2_fu_302_input_r_address0;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_input_r_ce0;
    sc_signal< sc_lv<11> > grp_i_max_pooling2_fu_302_output_r_address0;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_output_r_ce0;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_output_r_we0;
    sc_signal< sc_lv<32> > grp_i_max_pooling2_fu_302_output_r_d0;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_ap_start;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_ap_done;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_ap_idle;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_ap_ready;
    sc_signal< sc_lv<11> > grp_i_max_pooling4_fu_308_input_r_address0;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_input_r_ce0;
    sc_signal< sc_lv<9> > grp_i_max_pooling4_fu_308_output_r_address0;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_output_r_ce0;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_output_r_we0;
    sc_signal< sc_lv<32> > grp_i_max_pooling4_fu_308_output_r_d0;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_ap_start;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_ap_done;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_ap_idle;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_ap_ready;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_m_axi_weights5_AWVALID;
    sc_signal< sc_lv<32> > grp_ld_weights5_fu_314_m_axi_weights5_AWADDR;
    sc_signal< sc_lv<1> > grp_ld_weights5_fu_314_m_axi_weights5_AWID;
    sc_signal< sc_lv<32> > grp_ld_weights5_fu_314_m_axi_weights5_AWLEN;
    sc_signal< sc_lv<3> > grp_ld_weights5_fu_314_m_axi_weights5_AWSIZE;
    sc_signal< sc_lv<2> > grp_ld_weights5_fu_314_m_axi_weights5_AWBURST;
    sc_signal< sc_lv<2> > grp_ld_weights5_fu_314_m_axi_weights5_AWLOCK;
    sc_signal< sc_lv<4> > grp_ld_weights5_fu_314_m_axi_weights5_AWCACHE;
    sc_signal< sc_lv<3> > grp_ld_weights5_fu_314_m_axi_weights5_AWPROT;
    sc_signal< sc_lv<4> > grp_ld_weights5_fu_314_m_axi_weights5_AWQOS;
    sc_signal< sc_lv<4> > grp_ld_weights5_fu_314_m_axi_weights5_AWREGION;
    sc_signal< sc_lv<1> > grp_ld_weights5_fu_314_m_axi_weights5_AWUSER;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_m_axi_weights5_WVALID;
    sc_signal< sc_lv<32> > grp_ld_weights5_fu_314_m_axi_weights5_WDATA;
    sc_signal< sc_lv<4> > grp_ld_weights5_fu_314_m_axi_weights5_WSTRB;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_m_axi_weights5_WLAST;
    sc_signal< sc_lv<1> > grp_ld_weights5_fu_314_m_axi_weights5_WID;
    sc_signal< sc_lv<1> > grp_ld_weights5_fu_314_m_axi_weights5_WUSER;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_m_axi_weights5_ARVALID;
    sc_signal< sc_lv<32> > grp_ld_weights5_fu_314_m_axi_weights5_ARADDR;
    sc_signal< sc_lv<1> > grp_ld_weights5_fu_314_m_axi_weights5_ARID;
    sc_signal< sc_lv<32> > grp_ld_weights5_fu_314_m_axi_weights5_ARLEN;
    sc_signal< sc_lv<3> > grp_ld_weights5_fu_314_m_axi_weights5_ARSIZE;
    sc_signal< sc_lv<2> > grp_ld_weights5_fu_314_m_axi_weights5_ARBURST;
    sc_signal< sc_lv<2> > grp_ld_weights5_fu_314_m_axi_weights5_ARLOCK;
    sc_signal< sc_lv<4> > grp_ld_weights5_fu_314_m_axi_weights5_ARCACHE;
    sc_signal< sc_lv<3> > grp_ld_weights5_fu_314_m_axi_weights5_ARPROT;
    sc_signal< sc_lv<4> > grp_ld_weights5_fu_314_m_axi_weights5_ARQOS;
    sc_signal< sc_lv<4> > grp_ld_weights5_fu_314_m_axi_weights5_ARREGION;
    sc_signal< sc_lv<1> > grp_ld_weights5_fu_314_m_axi_weights5_ARUSER;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_m_axi_weights5_RREADY;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_m_axi_weights5_BREADY;
    sc_signal< sc_lv<16> > grp_ld_weights5_fu_314_weights5_buf_address0;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_weights5_buf_ce0;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_weights5_buf_we0;
    sc_signal< sc_lv<32> > grp_ld_weights5_fu_314_weights5_buf_d0;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_ap_start;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_ap_done;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_ap_idle;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_ap_ready;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_m_axi_weights3_AWVALID;
    sc_signal< sc_lv<32> > grp_ld_weights3_fu_322_m_axi_weights3_AWADDR;
    sc_signal< sc_lv<1> > grp_ld_weights3_fu_322_m_axi_weights3_AWID;
    sc_signal< sc_lv<32> > grp_ld_weights3_fu_322_m_axi_weights3_AWLEN;
    sc_signal< sc_lv<3> > grp_ld_weights3_fu_322_m_axi_weights3_AWSIZE;
    sc_signal< sc_lv<2> > grp_ld_weights3_fu_322_m_axi_weights3_AWBURST;
    sc_signal< sc_lv<2> > grp_ld_weights3_fu_322_m_axi_weights3_AWLOCK;
    sc_signal< sc_lv<4> > grp_ld_weights3_fu_322_m_axi_weights3_AWCACHE;
    sc_signal< sc_lv<3> > grp_ld_weights3_fu_322_m_axi_weights3_AWPROT;
    sc_signal< sc_lv<4> > grp_ld_weights3_fu_322_m_axi_weights3_AWQOS;
    sc_signal< sc_lv<4> > grp_ld_weights3_fu_322_m_axi_weights3_AWREGION;
    sc_signal< sc_lv<1> > grp_ld_weights3_fu_322_m_axi_weights3_AWUSER;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_m_axi_weights3_WVALID;
    sc_signal< sc_lv<32> > grp_ld_weights3_fu_322_m_axi_weights3_WDATA;
    sc_signal< sc_lv<4> > grp_ld_weights3_fu_322_m_axi_weights3_WSTRB;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_m_axi_weights3_WLAST;
    sc_signal< sc_lv<1> > grp_ld_weights3_fu_322_m_axi_weights3_WID;
    sc_signal< sc_lv<1> > grp_ld_weights3_fu_322_m_axi_weights3_WUSER;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_m_axi_weights3_ARVALID;
    sc_signal< sc_lv<32> > grp_ld_weights3_fu_322_m_axi_weights3_ARADDR;
    sc_signal< sc_lv<1> > grp_ld_weights3_fu_322_m_axi_weights3_ARID;
    sc_signal< sc_lv<32> > grp_ld_weights3_fu_322_m_axi_weights3_ARLEN;
    sc_signal< sc_lv<3> > grp_ld_weights3_fu_322_m_axi_weights3_ARSIZE;
    sc_signal< sc_lv<2> > grp_ld_weights3_fu_322_m_axi_weights3_ARBURST;
    sc_signal< sc_lv<2> > grp_ld_weights3_fu_322_m_axi_weights3_ARLOCK;
    sc_signal< sc_lv<4> > grp_ld_weights3_fu_322_m_axi_weights3_ARCACHE;
    sc_signal< sc_lv<3> > grp_ld_weights3_fu_322_m_axi_weights3_ARPROT;
    sc_signal< sc_lv<4> > grp_ld_weights3_fu_322_m_axi_weights3_ARQOS;
    sc_signal< sc_lv<4> > grp_ld_weights3_fu_322_m_axi_weights3_ARREGION;
    sc_signal< sc_lv<1> > grp_ld_weights3_fu_322_m_axi_weights3_ARUSER;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_m_axi_weights3_RREADY;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_m_axi_weights3_BREADY;
    sc_signal< sc_lv<12> > grp_ld_weights3_fu_322_weights3_buf_address0;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_weights3_buf_ce0;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_weights3_buf_we0;
    sc_signal< sc_lv<32> > grp_ld_weights3_fu_322_weights3_buf_d0;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_ap_start;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_ap_done;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_ap_idle;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_ap_ready;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_m_axi_weights1_AWVALID;
    sc_signal< sc_lv<32> > grp_ld_weights1_fu_330_m_axi_weights1_AWADDR;
    sc_signal< sc_lv<1> > grp_ld_weights1_fu_330_m_axi_weights1_AWID;
    sc_signal< sc_lv<32> > grp_ld_weights1_fu_330_m_axi_weights1_AWLEN;
    sc_signal< sc_lv<3> > grp_ld_weights1_fu_330_m_axi_weights1_AWSIZE;
    sc_signal< sc_lv<2> > grp_ld_weights1_fu_330_m_axi_weights1_AWBURST;
    sc_signal< sc_lv<2> > grp_ld_weights1_fu_330_m_axi_weights1_AWLOCK;
    sc_signal< sc_lv<4> > grp_ld_weights1_fu_330_m_axi_weights1_AWCACHE;
    sc_signal< sc_lv<3> > grp_ld_weights1_fu_330_m_axi_weights1_AWPROT;
    sc_signal< sc_lv<4> > grp_ld_weights1_fu_330_m_axi_weights1_AWQOS;
    sc_signal< sc_lv<4> > grp_ld_weights1_fu_330_m_axi_weights1_AWREGION;
    sc_signal< sc_lv<1> > grp_ld_weights1_fu_330_m_axi_weights1_AWUSER;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_m_axi_weights1_WVALID;
    sc_signal< sc_lv<32> > grp_ld_weights1_fu_330_m_axi_weights1_WDATA;
    sc_signal< sc_lv<4> > grp_ld_weights1_fu_330_m_axi_weights1_WSTRB;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_m_axi_weights1_WLAST;
    sc_signal< sc_lv<1> > grp_ld_weights1_fu_330_m_axi_weights1_WID;
    sc_signal< sc_lv<1> > grp_ld_weights1_fu_330_m_axi_weights1_WUSER;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_m_axi_weights1_ARVALID;
    sc_signal< sc_lv<32> > grp_ld_weights1_fu_330_m_axi_weights1_ARADDR;
    sc_signal< sc_lv<1> > grp_ld_weights1_fu_330_m_axi_weights1_ARID;
    sc_signal< sc_lv<32> > grp_ld_weights1_fu_330_m_axi_weights1_ARLEN;
    sc_signal< sc_lv<3> > grp_ld_weights1_fu_330_m_axi_weights1_ARSIZE;
    sc_signal< sc_lv<2> > grp_ld_weights1_fu_330_m_axi_weights1_ARBURST;
    sc_signal< sc_lv<2> > grp_ld_weights1_fu_330_m_axi_weights1_ARLOCK;
    sc_signal< sc_lv<4> > grp_ld_weights1_fu_330_m_axi_weights1_ARCACHE;
    sc_signal< sc_lv<3> > grp_ld_weights1_fu_330_m_axi_weights1_ARPROT;
    sc_signal< sc_lv<4> > grp_ld_weights1_fu_330_m_axi_weights1_ARQOS;
    sc_signal< sc_lv<4> > grp_ld_weights1_fu_330_m_axi_weights1_ARREGION;
    sc_signal< sc_lv<1> > grp_ld_weights1_fu_330_m_axi_weights1_ARUSER;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_m_axi_weights1_RREADY;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_m_axi_weights1_BREADY;
    sc_signal< sc_lv<8> > grp_ld_weights1_fu_330_weights1_buf_0_address0;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_weights1_buf_0_ce0;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_weights1_buf_0_we0;
    sc_signal< sc_lv<32> > grp_ld_weights1_fu_330_weights1_buf_0_d0;
    sc_signal< sc_logic > grp_ld_input_fu_338_ap_start;
    sc_signal< sc_logic > grp_ld_input_fu_338_ap_done;
    sc_signal< sc_logic > grp_ld_input_fu_338_ap_idle;
    sc_signal< sc_logic > grp_ld_input_fu_338_ap_ready;
    sc_signal< sc_logic > grp_ld_input_fu_338_m_axi_input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_ld_input_fu_338_m_axi_input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_ld_input_fu_338_m_axi_input_r_AWID;
    sc_signal< sc_lv<32> > grp_ld_input_fu_338_m_axi_input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_ld_input_fu_338_m_axi_input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_ld_input_fu_338_m_axi_input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_ld_input_fu_338_m_axi_input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_ld_input_fu_338_m_axi_input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_ld_input_fu_338_m_axi_input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_ld_input_fu_338_m_axi_input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_ld_input_fu_338_m_axi_input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_ld_input_fu_338_m_axi_input_r_AWUSER;
    sc_signal< sc_logic > grp_ld_input_fu_338_m_axi_input_r_WVALID;
    sc_signal< sc_lv<32> > grp_ld_input_fu_338_m_axi_input_r_WDATA;
    sc_signal< sc_lv<4> > grp_ld_input_fu_338_m_axi_input_r_WSTRB;
    sc_signal< sc_logic > grp_ld_input_fu_338_m_axi_input_r_WLAST;
    sc_signal< sc_lv<1> > grp_ld_input_fu_338_m_axi_input_r_WID;
    sc_signal< sc_lv<1> > grp_ld_input_fu_338_m_axi_input_r_WUSER;
    sc_signal< sc_logic > grp_ld_input_fu_338_m_axi_input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_ld_input_fu_338_m_axi_input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_ld_input_fu_338_m_axi_input_r_ARID;
    sc_signal< sc_lv<32> > grp_ld_input_fu_338_m_axi_input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_ld_input_fu_338_m_axi_input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_ld_input_fu_338_m_axi_input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_ld_input_fu_338_m_axi_input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_ld_input_fu_338_m_axi_input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_ld_input_fu_338_m_axi_input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_ld_input_fu_338_m_axi_input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_ld_input_fu_338_m_axi_input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_ld_input_fu_338_m_axi_input_r_ARUSER;
    sc_signal< sc_logic > grp_ld_input_fu_338_m_axi_input_r_RREADY;
    sc_signal< sc_logic > grp_ld_input_fu_338_m_axi_input_r_BREADY;
    sc_signal< sc_lv<10> > grp_ld_input_fu_338_input_buf_0_address0;
    sc_signal< sc_logic > grp_ld_input_fu_338_input_buf_0_ce0;
    sc_signal< sc_logic > grp_ld_input_fu_338_input_buf_0_we0;
    sc_signal< sc_lv<32> > grp_ld_input_fu_338_input_buf_0_d0;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_ap_start;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_ap_done;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_ap_idle;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_ap_ready;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_m_axi_bias5_AWVALID;
    sc_signal< sc_lv<32> > grp_ld_bias5_fu_346_m_axi_bias5_AWADDR;
    sc_signal< sc_lv<1> > grp_ld_bias5_fu_346_m_axi_bias5_AWID;
    sc_signal< sc_lv<32> > grp_ld_bias5_fu_346_m_axi_bias5_AWLEN;
    sc_signal< sc_lv<3> > grp_ld_bias5_fu_346_m_axi_bias5_AWSIZE;
    sc_signal< sc_lv<2> > grp_ld_bias5_fu_346_m_axi_bias5_AWBURST;
    sc_signal< sc_lv<2> > grp_ld_bias5_fu_346_m_axi_bias5_AWLOCK;
    sc_signal< sc_lv<4> > grp_ld_bias5_fu_346_m_axi_bias5_AWCACHE;
    sc_signal< sc_lv<3> > grp_ld_bias5_fu_346_m_axi_bias5_AWPROT;
    sc_signal< sc_lv<4> > grp_ld_bias5_fu_346_m_axi_bias5_AWQOS;
    sc_signal< sc_lv<4> > grp_ld_bias5_fu_346_m_axi_bias5_AWREGION;
    sc_signal< sc_lv<1> > grp_ld_bias5_fu_346_m_axi_bias5_AWUSER;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_m_axi_bias5_WVALID;
    sc_signal< sc_lv<32> > grp_ld_bias5_fu_346_m_axi_bias5_WDATA;
    sc_signal< sc_lv<4> > grp_ld_bias5_fu_346_m_axi_bias5_WSTRB;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_m_axi_bias5_WLAST;
    sc_signal< sc_lv<1> > grp_ld_bias5_fu_346_m_axi_bias5_WID;
    sc_signal< sc_lv<1> > grp_ld_bias5_fu_346_m_axi_bias5_WUSER;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_m_axi_bias5_ARVALID;
    sc_signal< sc_lv<32> > grp_ld_bias5_fu_346_m_axi_bias5_ARADDR;
    sc_signal< sc_lv<1> > grp_ld_bias5_fu_346_m_axi_bias5_ARID;
    sc_signal< sc_lv<32> > grp_ld_bias5_fu_346_m_axi_bias5_ARLEN;
    sc_signal< sc_lv<3> > grp_ld_bias5_fu_346_m_axi_bias5_ARSIZE;
    sc_signal< sc_lv<2> > grp_ld_bias5_fu_346_m_axi_bias5_ARBURST;
    sc_signal< sc_lv<2> > grp_ld_bias5_fu_346_m_axi_bias5_ARLOCK;
    sc_signal< sc_lv<4> > grp_ld_bias5_fu_346_m_axi_bias5_ARCACHE;
    sc_signal< sc_lv<3> > grp_ld_bias5_fu_346_m_axi_bias5_ARPROT;
    sc_signal< sc_lv<4> > grp_ld_bias5_fu_346_m_axi_bias5_ARQOS;
    sc_signal< sc_lv<4> > grp_ld_bias5_fu_346_m_axi_bias5_ARREGION;
    sc_signal< sc_lv<1> > grp_ld_bias5_fu_346_m_axi_bias5_ARUSER;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_m_axi_bias5_RREADY;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_m_axi_bias5_BREADY;
    sc_signal< sc_lv<7> > grp_ld_bias5_fu_346_bias5_buf_address0;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_bias5_buf_ce0;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_bias5_buf_we0;
    sc_signal< sc_lv<32> > grp_ld_bias5_fu_346_bias5_buf_d0;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_ap_start;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_ap_done;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_ap_idle;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_ap_ready;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_m_axi_bias3_AWVALID;
    sc_signal< sc_lv<32> > grp_ld_bias3_fu_354_m_axi_bias3_AWADDR;
    sc_signal< sc_lv<1> > grp_ld_bias3_fu_354_m_axi_bias3_AWID;
    sc_signal< sc_lv<32> > grp_ld_bias3_fu_354_m_axi_bias3_AWLEN;
    sc_signal< sc_lv<3> > grp_ld_bias3_fu_354_m_axi_bias3_AWSIZE;
    sc_signal< sc_lv<2> > grp_ld_bias3_fu_354_m_axi_bias3_AWBURST;
    sc_signal< sc_lv<2> > grp_ld_bias3_fu_354_m_axi_bias3_AWLOCK;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_m_axi_bias3_AWCACHE;
    sc_signal< sc_lv<3> > grp_ld_bias3_fu_354_m_axi_bias3_AWPROT;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_m_axi_bias3_AWQOS;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_m_axi_bias3_AWREGION;
    sc_signal< sc_lv<1> > grp_ld_bias3_fu_354_m_axi_bias3_AWUSER;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_m_axi_bias3_WVALID;
    sc_signal< sc_lv<32> > grp_ld_bias3_fu_354_m_axi_bias3_WDATA;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_m_axi_bias3_WSTRB;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_m_axi_bias3_WLAST;
    sc_signal< sc_lv<1> > grp_ld_bias3_fu_354_m_axi_bias3_WID;
    sc_signal< sc_lv<1> > grp_ld_bias3_fu_354_m_axi_bias3_WUSER;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_m_axi_bias3_ARVALID;
    sc_signal< sc_lv<32> > grp_ld_bias3_fu_354_m_axi_bias3_ARADDR;
    sc_signal< sc_lv<1> > grp_ld_bias3_fu_354_m_axi_bias3_ARID;
    sc_signal< sc_lv<32> > grp_ld_bias3_fu_354_m_axi_bias3_ARLEN;
    sc_signal< sc_lv<3> > grp_ld_bias3_fu_354_m_axi_bias3_ARSIZE;
    sc_signal< sc_lv<2> > grp_ld_bias3_fu_354_m_axi_bias3_ARBURST;
    sc_signal< sc_lv<2> > grp_ld_bias3_fu_354_m_axi_bias3_ARLOCK;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_m_axi_bias3_ARCACHE;
    sc_signal< sc_lv<3> > grp_ld_bias3_fu_354_m_axi_bias3_ARPROT;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_m_axi_bias3_ARQOS;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_m_axi_bias3_ARREGION;
    sc_signal< sc_lv<1> > grp_ld_bias3_fu_354_m_axi_bias3_ARUSER;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_m_axi_bias3_RREADY;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_m_axi_bias3_BREADY;
    sc_signal< sc_lv<4> > grp_ld_bias3_fu_354_bias3_buf_address0;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_bias3_buf_ce0;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_bias3_buf_we0;
    sc_signal< sc_lv<32> > grp_ld_bias3_fu_354_bias3_buf_d0;
    sc_signal< sc_logic > grp_st_output_fu_362_ap_start;
    sc_signal< sc_logic > grp_st_output_fu_362_ap_done;
    sc_signal< sc_logic > grp_st_output_fu_362_ap_idle;
    sc_signal< sc_logic > grp_st_output_fu_362_ap_ready;
    sc_signal< sc_logic > grp_st_output_fu_362_m_axi_output_r_AWVALID;
    sc_signal< sc_lv<32> > grp_st_output_fu_362_m_axi_output_r_AWADDR;
    sc_signal< sc_lv<1> > grp_st_output_fu_362_m_axi_output_r_AWID;
    sc_signal< sc_lv<32> > grp_st_output_fu_362_m_axi_output_r_AWLEN;
    sc_signal< sc_lv<3> > grp_st_output_fu_362_m_axi_output_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_st_output_fu_362_m_axi_output_r_AWBURST;
    sc_signal< sc_lv<2> > grp_st_output_fu_362_m_axi_output_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_m_axi_output_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_st_output_fu_362_m_axi_output_r_AWPROT;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_m_axi_output_r_AWQOS;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_m_axi_output_r_AWREGION;
    sc_signal< sc_lv<1> > grp_st_output_fu_362_m_axi_output_r_AWUSER;
    sc_signal< sc_logic > grp_st_output_fu_362_m_axi_output_r_WVALID;
    sc_signal< sc_lv<32> > grp_st_output_fu_362_m_axi_output_r_WDATA;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_m_axi_output_r_WSTRB;
    sc_signal< sc_logic > grp_st_output_fu_362_m_axi_output_r_WLAST;
    sc_signal< sc_lv<1> > grp_st_output_fu_362_m_axi_output_r_WID;
    sc_signal< sc_lv<1> > grp_st_output_fu_362_m_axi_output_r_WUSER;
    sc_signal< sc_logic > grp_st_output_fu_362_m_axi_output_r_ARVALID;
    sc_signal< sc_lv<32> > grp_st_output_fu_362_m_axi_output_r_ARADDR;
    sc_signal< sc_lv<1> > grp_st_output_fu_362_m_axi_output_r_ARID;
    sc_signal< sc_lv<32> > grp_st_output_fu_362_m_axi_output_r_ARLEN;
    sc_signal< sc_lv<3> > grp_st_output_fu_362_m_axi_output_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_st_output_fu_362_m_axi_output_r_ARBURST;
    sc_signal< sc_lv<2> > grp_st_output_fu_362_m_axi_output_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_m_axi_output_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_st_output_fu_362_m_axi_output_r_ARPROT;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_m_axi_output_r_ARQOS;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_m_axi_output_r_ARREGION;
    sc_signal< sc_lv<1> > grp_st_output_fu_362_m_axi_output_r_ARUSER;
    sc_signal< sc_logic > grp_st_output_fu_362_m_axi_output_r_RREADY;
    sc_signal< sc_logic > grp_st_output_fu_362_m_axi_output_r_BREADY;
    sc_signal< sc_lv<4> > grp_st_output_fu_362_output_buf_address0;
    sc_signal< sc_logic > grp_st_output_fu_362_output_buf_ce0;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_ap_start;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_ap_done;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_ap_idle;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_ap_ready;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_m_axi_bias1_AWVALID;
    sc_signal< sc_lv<32> > grp_ld_bias1_fu_370_m_axi_bias1_AWADDR;
    sc_signal< sc_lv<1> > grp_ld_bias1_fu_370_m_axi_bias1_AWID;
    sc_signal< sc_lv<32> > grp_ld_bias1_fu_370_m_axi_bias1_AWLEN;
    sc_signal< sc_lv<3> > grp_ld_bias1_fu_370_m_axi_bias1_AWSIZE;
    sc_signal< sc_lv<2> > grp_ld_bias1_fu_370_m_axi_bias1_AWBURST;
    sc_signal< sc_lv<2> > grp_ld_bias1_fu_370_m_axi_bias1_AWLOCK;
    sc_signal< sc_lv<4> > grp_ld_bias1_fu_370_m_axi_bias1_AWCACHE;
    sc_signal< sc_lv<3> > grp_ld_bias1_fu_370_m_axi_bias1_AWPROT;
    sc_signal< sc_lv<4> > grp_ld_bias1_fu_370_m_axi_bias1_AWQOS;
    sc_signal< sc_lv<4> > grp_ld_bias1_fu_370_m_axi_bias1_AWREGION;
    sc_signal< sc_lv<1> > grp_ld_bias1_fu_370_m_axi_bias1_AWUSER;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_m_axi_bias1_WVALID;
    sc_signal< sc_lv<32> > grp_ld_bias1_fu_370_m_axi_bias1_WDATA;
    sc_signal< sc_lv<4> > grp_ld_bias1_fu_370_m_axi_bias1_WSTRB;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_m_axi_bias1_WLAST;
    sc_signal< sc_lv<1> > grp_ld_bias1_fu_370_m_axi_bias1_WID;
    sc_signal< sc_lv<1> > grp_ld_bias1_fu_370_m_axi_bias1_WUSER;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_m_axi_bias1_ARVALID;
    sc_signal< sc_lv<32> > grp_ld_bias1_fu_370_m_axi_bias1_ARADDR;
    sc_signal< sc_lv<1> > grp_ld_bias1_fu_370_m_axi_bias1_ARID;
    sc_signal< sc_lv<32> > grp_ld_bias1_fu_370_m_axi_bias1_ARLEN;
    sc_signal< sc_lv<3> > grp_ld_bias1_fu_370_m_axi_bias1_ARSIZE;
    sc_signal< sc_lv<2> > grp_ld_bias1_fu_370_m_axi_bias1_ARBURST;
    sc_signal< sc_lv<2> > grp_ld_bias1_fu_370_m_axi_bias1_ARLOCK;
    sc_signal< sc_lv<4> > grp_ld_bias1_fu_370_m_axi_bias1_ARCACHE;
    sc_signal< sc_lv<3> > grp_ld_bias1_fu_370_m_axi_bias1_ARPROT;
    sc_signal< sc_lv<4> > grp_ld_bias1_fu_370_m_axi_bias1_ARQOS;
    sc_signal< sc_lv<4> > grp_ld_bias1_fu_370_m_axi_bias1_ARREGION;
    sc_signal< sc_lv<1> > grp_ld_bias1_fu_370_m_axi_bias1_ARUSER;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_m_axi_bias1_RREADY;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_m_axi_bias1_BREADY;
    sc_signal< sc_lv<3> > grp_ld_bias1_fu_370_bias1_buf_address0;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_bias1_buf_ce0;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_bias1_buf_we0;
    sc_signal< sc_lv<32> > grp_ld_bias1_fu_370_bias1_buf_d0;
    sc_signal< sc_logic > grp_i_convolution3_fu_266_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_i_convolution1_fu_274_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_i_convolution5_fu_282_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_i_fc6_fu_290_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_i_max_pooling2_fu_302_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_i_max_pooling4_fu_308_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_ld_weights5_fu_314_ap_start_reg;
    sc_signal< sc_logic > grp_ld_weights3_fu_322_ap_start_reg;
    sc_signal< sc_logic > grp_ld_weights1_fu_330_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_ld_input_fu_338_ap_start_reg;
    sc_signal< sc_logic > grp_ld_bias5_fu_346_ap_start_reg;
    sc_signal< sc_logic > grp_ld_bias3_fu_354_ap_start_reg;
    sc_signal< sc_logic > grp_st_output_fu_362_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_ld_bias1_fu_370_ap_start_reg;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_state3_on_subcall_done;
    sc_signal< bool > ap_block_state5_on_subcall_done;
    sc_signal< bool > ap_block_state7_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_INPUT_USER_VALUE;
    static const int C_M_AXI_DATA_INPUT_PROT_VALUE;
    static const int C_M_AXI_DATA_INPUT_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WEIGHT_USER_VALUE;
    static const int C_M_AXI_DATA_WEIGHT_PROT_VALUE;
    static const int C_M_AXI_DATA_WEIGHT_CACHE_VALUE;
    static const int C_M_AXI_DATA_BIAS_USER_VALUE;
    static const int C_M_AXI_DATA_BIAS_PROT_VALUE;
    static const int C_M_AXI_DATA_BIAS_CACHE_VALUE;
    static const int C_M_AXI_DATA_OUTPUT_USER_VALUE;
    static const int C_M_AXI_DATA_OUTPUT_PROT_VALUE;
    static const int C_M_AXI_DATA_OUTPUT_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_DATA_BIAS_ARADDR();
    void thread_DATA_BIAS_ARBURST();
    void thread_DATA_BIAS_ARCACHE();
    void thread_DATA_BIAS_ARID();
    void thread_DATA_BIAS_ARLEN();
    void thread_DATA_BIAS_ARLOCK();
    void thread_DATA_BIAS_ARPROT();
    void thread_DATA_BIAS_ARQOS();
    void thread_DATA_BIAS_ARREGION();
    void thread_DATA_BIAS_ARSIZE();
    void thread_DATA_BIAS_ARUSER();
    void thread_DATA_BIAS_ARVALID();
    void thread_DATA_BIAS_RREADY();
    void thread_DATA_INPUT_ARVALID();
    void thread_DATA_INPUT_RREADY();
    void thread_DATA_OUTPUT_AWVALID();
    void thread_DATA_OUTPUT_BREADY();
    void thread_DATA_OUTPUT_WVALID();
    void thread_DATA_WEIGHT_ARADDR();
    void thread_DATA_WEIGHT_ARBURST();
    void thread_DATA_WEIGHT_ARCACHE();
    void thread_DATA_WEIGHT_ARID();
    void thread_DATA_WEIGHT_ARLEN();
    void thread_DATA_WEIGHT_ARLOCK();
    void thread_DATA_WEIGHT_ARPROT();
    void thread_DATA_WEIGHT_ARQOS();
    void thread_DATA_WEIGHT_ARREGION();
    void thread_DATA_WEIGHT_ARSIZE();
    void thread_DATA_WEIGHT_ARUSER();
    void thread_DATA_WEIGHT_ARVALID();
    void thread_DATA_WEIGHT_RREADY();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state3_on_subcall_done();
    void thread_ap_block_state5_on_subcall_done();
    void thread_ap_block_state7_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_bias1_buf_address0();
    void thread_bias1_buf_ce0();
    void thread_bias1_buf_we0();
    void thread_bias3_buf_address0();
    void thread_bias3_buf_ce0();
    void thread_bias3_buf_we0();
    void thread_bias5_buf_address0();
    void thread_bias5_buf_ce0();
    void thread_bias5_buf_we0();
    void thread_grp_i_convolution1_fu_274_ap_start();
    void thread_grp_i_convolution3_fu_266_ap_start();
    void thread_grp_i_convolution5_fu_282_ap_start();
    void thread_grp_i_fc6_fu_290_ap_start();
    void thread_grp_i_max_pooling2_fu_302_ap_start();
    void thread_grp_i_max_pooling4_fu_308_ap_start();
    void thread_grp_ld_bias1_fu_370_ap_start();
    void thread_grp_ld_bias3_fu_354_ap_start();
    void thread_grp_ld_bias5_fu_346_ap_start();
    void thread_grp_ld_input_fu_338_ap_start();
    void thread_grp_ld_weights1_fu_330_ap_start();
    void thread_grp_ld_weights3_fu_322_ap_start();
    void thread_grp_ld_weights5_fu_314_ap_start();
    void thread_grp_st_output_fu_362_ap_start();
    void thread_input2_inter_address0();
    void thread_input2_inter_ce0();
    void thread_input2_inter_we0();
    void thread_input3_inter_address0();
    void thread_input3_inter_ce0();
    void thread_input3_inter_ce1();
    void thread_input3_inter_we0();
    void thread_input4_inter_address0();
    void thread_input4_inter_ce0();
    void thread_input4_inter_we0();
    void thread_input5_inter_address0();
    void thread_input5_inter_ce0();
    void thread_input5_inter_we0();
    void thread_input6_inter_0_0_address0();
    void thread_input6_inter_0_0_ce0();
    void thread_input6_inter_0_0_we0();
    void thread_input_buf_0_address0();
    void thread_input_buf_0_ce0();
    void thread_input_buf_0_ce1();
    void thread_input_buf_0_we0();
    void thread_output_buf_address0();
    void thread_output_buf_ce0();
    void thread_output_buf_we0();
    void thread_weights1_buf_0_address0();
    void thread_weights1_buf_0_ce0();
    void thread_weights1_buf_0_ce1();
    void thread_weights1_buf_0_we0();
    void thread_weights3_buf_address0();
    void thread_weights3_buf_ce0();
    void thread_weights3_buf_ce1();
    void thread_weights3_buf_we0();
    void thread_weights5_buf_address0();
    void thread_weights5_buf_ce0();
    void thread_weights5_buf_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
