21:09:16 INFO  : Registering command handlers for SDK TCF services
21:09:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\HW5\HW5.sdk\temp_xsdb_launch_script.tcl
21:09:24 INFO  : XSCT server has started successfully.
21:09:35 INFO  : Successfully done setting XSCT server connection channel  
21:09:35 INFO  : Successfully done setting SDK workspace  
21:09:35 INFO  : Processing command line option -hwspec D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf.
22:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:02:50 INFO  : 'jtag frequency' command is executed.
22:02:50 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:02:53 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:53 INFO  : Context for 'APU' is selected.
22:02:53 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:53 INFO  : Context for 'APU' is selected.
22:02:53 INFO  : 'stop' command is executed.
22:02:53 INFO  : 'ps7_init' command is executed.
22:02:53 INFO  : 'ps7_post_config' command is executed.
22:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:54 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:54 INFO  : 'con' command is executed.
22:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:02:54 INFO  : Disconnected from the channel tcfchan#1.
22:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:03:58 INFO  : 'jtag frequency' command is executed.
22:03:58 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:00 INFO  : Context for 'APU' is selected.
22:04:04 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:04 INFO  : Context for 'APU' is selected.
22:04:04 INFO  : 'stop' command is executed.
22:04:04 INFO  : 'ps7_init' command is executed.
22:04:04 INFO  : 'ps7_post_config' command is executed.
22:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:05 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:05 INFO  : 'con' command is executed.
22:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:05 INFO  : Disconnected from the channel tcfchan#2.
22:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:21 INFO  : 'jtag frequency' command is executed.
22:07:21 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:24 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:24 INFO  : Context for 'APU' is selected.
22:07:26 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:26 INFO  : Context for 'APU' is selected.
22:07:26 INFO  : 'stop' command is executed.
22:07:27 INFO  : 'ps7_init' command is executed.
22:07:27 INFO  : 'ps7_post_config' command is executed.
22:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:27 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:27 INFO  : 'con' command is executed.
22:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:27 INFO  : Disconnected from the channel tcfchan#3.
22:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:09:26 INFO  : 'jtag frequency' command is executed.
22:09:26 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:09:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:29 INFO  : Context for 'APU' is selected.
22:09:31 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:31 INFO  : Context for 'APU' is selected.
22:09:31 INFO  : 'stop' command is executed.
22:09:32 INFO  : 'ps7_init' command is executed.
22:09:32 INFO  : 'ps7_post_config' command is executed.
22:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:32 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:33 INFO  : 'con' command is executed.
22:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:09:33 INFO  : Disconnected from the channel tcfchan#4.
22:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:33 INFO  : 'jtag frequency' command is executed.
22:17:33 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:35 INFO  : Context for 'APU' is selected.
22:17:38 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:38 INFO  : Context for 'APU' is selected.
22:17:39 INFO  : 'stop' command is executed.
22:17:39 INFO  : 'ps7_init' command is executed.
22:17:39 INFO  : 'ps7_post_config' command is executed.
22:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:40 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:40 INFO  : 'con' command is executed.
22:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:17:40 INFO  : Disconnected from the channel tcfchan#5.
22:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:21:21 INFO  : 'jtag frequency' command is executed.
22:21:21 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:21:23 INFO  : Context for 'APU' is selected.
22:21:26 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:21:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:26 INFO  : Context for 'APU' is selected.
22:21:26 INFO  : 'stop' command is executed.
22:21:26 INFO  : 'ps7_init' command is executed.
22:21:26 INFO  : 'ps7_post_config' command is executed.
22:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:27 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:27 INFO  : 'con' command is executed.
22:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:21:27 INFO  : Disconnected from the channel tcfchan#6.
22:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:36 INFO  : 'jtag frequency' command is executed.
22:24:36 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:38 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:38 INFO  : Context for 'APU' is selected.
22:24:41 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:41 INFO  : Context for 'APU' is selected.
22:24:41 INFO  : 'stop' command is executed.
22:24:42 INFO  : 'ps7_init' command is executed.
22:24:42 INFO  : 'ps7_post_config' command is executed.
22:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:42 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:42 INFO  : 'con' command is executed.
22:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:42 INFO  : Disconnected from the channel tcfchan#7.
22:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:47 INFO  : 'jtag frequency' command is executed.
22:30:47 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:49 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:30:49 INFO  : Context for 'APU' is selected.
22:30:53 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:53 INFO  : Context for 'APU' is selected.
22:30:53 INFO  : 'stop' command is executed.
22:30:53 INFO  : 'ps7_init' command is executed.
22:30:53 INFO  : 'ps7_post_config' command is executed.
22:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:54 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:54 INFO  : 'con' command is executed.
22:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:54 INFO  : Disconnected from the channel tcfchan#8.
22:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:31:27 INFO  : 'jtag frequency' command is executed.
22:31:27 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:31:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:31:29 INFO  : Context for 'APU' is selected.
22:31:32 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:32 INFO  : Context for 'APU' is selected.
22:31:32 INFO  : 'stop' command is executed.
22:31:33 INFO  : 'ps7_init' command is executed.
22:31:33 INFO  : 'ps7_post_config' command is executed.
22:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:33 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:33 INFO  : 'con' command is executed.
22:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:31:33 INFO  : Disconnected from the channel tcfchan#9.
22:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:49 INFO  : 'jtag frequency' command is executed.
22:36:49 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:36:51 INFO  : Context for 'APU' is selected.
22:36:54 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:54 INFO  : Context for 'APU' is selected.
22:36:54 INFO  : 'stop' command is executed.
22:36:54 INFO  : 'ps7_init' command is executed.
22:36:54 INFO  : 'ps7_post_config' command is executed.
22:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:55 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:55 INFO  : 'con' command is executed.
22:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:55 INFO  : Disconnected from the channel tcfchan#10.
22:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:40:33 INFO  : 'jtag frequency' command is executed.
22:40:33 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:40:36 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:40:36 INFO  : Context for 'APU' is selected.
22:40:39 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:39 INFO  : Context for 'APU' is selected.
22:40:39 INFO  : 'stop' command is executed.
22:40:39 INFO  : 'ps7_init' command is executed.
22:40:39 INFO  : 'ps7_post_config' command is executed.
22:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:40 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:40 INFO  : 'con' command is executed.
22:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:40:40 INFO  : Disconnected from the channel tcfchan#11.
22:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:16 INFO  : 'jtag frequency' command is executed.
22:42:16 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:18 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:18 INFO  : Context for 'APU' is selected.
22:42:20 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:20 INFO  : Context for 'APU' is selected.
22:42:20 INFO  : 'stop' command is executed.
22:42:21 INFO  : 'ps7_init' command is executed.
22:42:21 INFO  : 'ps7_post_config' command is executed.
22:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:21 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:22 INFO  : 'con' command is executed.
22:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:22 INFO  : Disconnected from the channel tcfchan#12.
22:48:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:48:49 INFO  : 'jtag frequency' command is executed.
22:48:49 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:48:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:51 INFO  : Context for 'APU' is selected.
22:48:54 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:54 INFO  : Context for 'APU' is selected.
22:48:54 INFO  : 'stop' command is executed.
22:48:55 INFO  : 'ps7_init' command is executed.
22:48:55 INFO  : 'ps7_post_config' command is executed.
22:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:55 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:55 INFO  : 'con' command is executed.
22:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:48:55 INFO  : Disconnected from the channel tcfchan#13.
22:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:51:11 INFO  : 'jtag frequency' command is executed.
22:51:11 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:51:13 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:13 INFO  : Context for 'APU' is selected.
22:51:16 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:16 INFO  : Context for 'APU' is selected.
22:51:16 INFO  : 'stop' command is executed.
22:51:16 INFO  : 'ps7_init' command is executed.
22:51:16 INFO  : 'ps7_post_config' command is executed.
22:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:17 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:17 INFO  : 'con' command is executed.
22:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:51:17 INFO  : Disconnected from the channel tcfchan#14.
22:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:54:57 INFO  : 'jtag frequency' command is executed.
22:54:57 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:55:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:55:00 INFO  : Context for 'APU' is selected.
22:55:02 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:02 INFO  : Context for 'APU' is selected.
22:55:02 INFO  : 'stop' command is executed.
22:55:03 INFO  : 'ps7_init' command is executed.
22:55:03 INFO  : 'ps7_post_config' command is executed.
22:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:03 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:04 INFO  : 'con' command is executed.
22:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:55:04 INFO  : Disconnected from the channel tcfchan#15.
23:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:43 INFO  : 'jtag frequency' command is executed.
23:05:43 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:45 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:45 INFO  : Context for 'APU' is selected.
23:05:48 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:48 INFO  : Context for 'APU' is selected.
23:05:48 INFO  : 'stop' command is executed.
23:05:48 INFO  : 'ps7_init' command is executed.
23:05:48 INFO  : 'ps7_post_config' command is executed.
23:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:49 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:49 INFO  : 'con' command is executed.
23:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:05:49 INFO  : Disconnected from the channel tcfchan#16.
23:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:46 INFO  : 'jtag frequency' command is executed.
23:06:46 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:48 INFO  : Context for 'APU' is selected.
23:06:51 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:51 INFO  : Context for 'APU' is selected.
23:06:51 INFO  : 'stop' command is executed.
23:06:52 INFO  : 'ps7_init' command is executed.
23:06:52 INFO  : 'ps7_post_config' command is executed.
23:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:52 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:52 INFO  : 'con' command is executed.
23:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:52 INFO  : Disconnected from the channel tcfchan#17.
23:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:25:49 INFO  : 'jtag frequency' command is executed.
23:25:49 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:25:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:25:52 INFO  : Context for 'APU' is selected.
23:25:55 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:55 INFO  : Context for 'APU' is selected.
23:25:55 INFO  : 'stop' command is executed.
23:25:55 INFO  : 'ps7_init' command is executed.
23:25:55 INFO  : 'ps7_post_config' command is executed.
23:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:56 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:56 INFO  : 'con' command is executed.
23:25:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:25:56 INFO  : Disconnected from the channel tcfchan#18.
23:30:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:30:57 INFO  : 'jtag frequency' command is executed.
23:30:57 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:30:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:59 INFO  : Context for 'APU' is selected.
23:31:02 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:02 INFO  : Context for 'APU' is selected.
23:31:02 INFO  : 'stop' command is executed.
23:31:02 INFO  : 'ps7_init' command is executed.
23:31:02 INFO  : 'ps7_post_config' command is executed.
23:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:03 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:03 INFO  : 'con' command is executed.
23:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:31:03 INFO  : Disconnected from the channel tcfchan#19.
23:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:31:51 INFO  : 'jtag frequency' command is executed.
23:31:51 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:31:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:31:54 INFO  : Context for 'APU' is selected.
23:31:56 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:56 INFO  : Context for 'APU' is selected.
23:31:57 INFO  : 'stop' command is executed.
23:31:57 INFO  : 'ps7_init' command is executed.
23:31:57 INFO  : 'ps7_post_config' command is executed.
23:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:58 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:58 INFO  : 'con' command is executed.
23:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:31:58 INFO  : Disconnected from the channel tcfchan#20.
23:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:37:07 INFO  : 'jtag frequency' command is executed.
23:37:07 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:37:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:37:10 INFO  : Context for 'APU' is selected.
23:37:12 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:12 INFO  : Context for 'APU' is selected.
23:37:12 INFO  : 'stop' command is executed.
23:37:13 INFO  : 'ps7_init' command is executed.
23:37:13 INFO  : 'ps7_post_config' command is executed.
23:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:13 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:14 INFO  : 'con' command is executed.
23:37:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:37:14 INFO  : Disconnected from the channel tcfchan#21.
23:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:37:53 INFO  : 'jtag frequency' command is executed.
23:37:53 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:37:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:37:55 INFO  : Context for 'APU' is selected.
23:37:58 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:58 INFO  : Context for 'APU' is selected.
23:37:58 INFO  : 'stop' command is executed.
23:37:58 INFO  : 'ps7_init' command is executed.
23:37:58 INFO  : 'ps7_post_config' command is executed.
23:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:59 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:59 INFO  : 'con' command is executed.
23:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:37:59 INFO  : Disconnected from the channel tcfchan#22.
23:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:42:46 INFO  : 'jtag frequency' command is executed.
23:42:46 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:42:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:42:49 INFO  : Context for 'APU' is selected.
23:42:51 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:51 INFO  : Context for 'APU' is selected.
23:42:51 INFO  : 'stop' command is executed.
23:42:52 INFO  : 'ps7_init' command is executed.
23:42:52 INFO  : 'ps7_post_config' command is executed.
23:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:52 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:52 INFO  : 'con' command is executed.
23:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:42:52 INFO  : Disconnected from the channel tcfchan#23.
23:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:49:16 INFO  : 'jtag frequency' command is executed.
23:49:16 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:49:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:49:19 INFO  : Context for 'APU' is selected.
23:49:21 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:21 INFO  : Context for 'APU' is selected.
23:49:21 INFO  : 'stop' command is executed.
23:49:22 INFO  : 'ps7_init' command is executed.
23:49:22 INFO  : 'ps7_post_config' command is executed.
23:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:23 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:23 INFO  : 'con' command is executed.
23:49:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:49:23 INFO  : Disconnected from the channel tcfchan#24.
23:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:51:05 INFO  : 'jtag frequency' command is executed.
23:51:05 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:51:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:51:07 INFO  : Context for 'APU' is selected.
23:51:10 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:10 INFO  : Context for 'APU' is selected.
23:51:10 INFO  : 'stop' command is executed.
23:51:11 INFO  : 'ps7_init' command is executed.
23:51:11 INFO  : 'ps7_post_config' command is executed.
23:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:11 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:11 INFO  : 'con' command is executed.
23:51:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:51:11 INFO  : Disconnected from the channel tcfchan#25.
00:12:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574611953346,  Project:1574600855041
00:12:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:13:04 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:13:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:13:21 INFO  : 
00:13:22 INFO  : Updating hardware inferred compiler options for HW5.
00:13:22 INFO  : Clearing existing target manager status.
00:13:22 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
00:13:23 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
00:13:23 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
00:13:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:13:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:37 INFO  : 'jtag frequency' command is executed.
00:15:37 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:40 INFO  : Context for 'APU' is selected.
00:15:40 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:40 INFO  : Context for 'APU' is selected.
00:15:40 INFO  : 'stop' command is executed.
00:15:41 INFO  : 'ps7_init' command is executed.
00:15:41 INFO  : 'ps7_post_config' command is executed.
00:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:41 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:41 INFO  : 'con' command is executed.
00:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:41 INFO  : Disconnected from the channel tcfchan#26.
00:20:35 INFO  : Registering command handlers for SDK TCF services
00:20:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\HW5\HW5.sdk\temp_xsdb_launch_script.tcl
00:20:41 INFO  : XSCT server has started successfully.
00:20:41 INFO  : Successfully done setting XSCT server connection channel  
00:20:50 INFO  : Successfully done setting SDK workspace  
00:20:50 INFO  : Processing command line option -hwspec D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf.
00:20:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:21:17 INFO  : 'jtag frequency' command is executed.
00:21:17 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:21:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:21:19 INFO  : Context for 'APU' is selected.
00:21:19 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:20 INFO  : Context for 'APU' is selected.
00:21:20 INFO  : 'stop' command is executed.
00:21:20 INFO  : 'ps7_init' command is executed.
00:21:20 INFO  : 'ps7_post_config' command is executed.
00:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:21 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:21 INFO  : 'con' command is executed.
00:21:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:21:21 INFO  : Disconnected from the channel tcfchan#1.
00:26:58 INFO  : Registering command handlers for SDK TCF services
00:26:59 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\HW5\HW5.sdk\temp_xsdb_launch_script.tcl
00:27:02 INFO  : XSCT server has started successfully.
00:27:02 INFO  : Processing command line option -hwspec D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf.
00:27:02 INFO  : Successfully done setting XSCT server connection channel  
00:27:02 INFO  : Successfully done setting SDK workspace  
00:27:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:27:13 INFO  : 'jtag frequency' command is executed.
00:27:13 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:27:16 INFO  : Context for 'APU' is selected.
00:27:16 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:16 INFO  : Context for 'APU' is selected.
00:27:16 INFO  : 'stop' command is executed.
00:27:16 INFO  : 'ps7_init' command is executed.
00:27:16 INFO  : 'ps7_post_config' command is executed.
00:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:17 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:17 INFO  : 'con' command is executed.
00:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:17 INFO  : Disconnected from the channel tcfchan#1.
00:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:29:20 INFO  : 'jtag frequency' command is executed.
00:29:20 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:29:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:29:22 INFO  : Context for 'APU' is selected.
00:29:25 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:25 INFO  : Context for 'APU' is selected.
00:29:25 INFO  : 'stop' command is executed.
00:29:25 INFO  : 'ps7_init' command is executed.
00:29:25 INFO  : 'ps7_post_config' command is executed.
00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:26 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:26 INFO  : 'con' command is executed.
00:29:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:26 INFO  : Disconnected from the channel tcfchan#2.
00:41:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574613649115,  Project:1574611953346
00:41:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:41:27 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:41:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:41:42 INFO  : 
00:41:43 INFO  : Updating hardware inferred compiler options for HW5.
00:41:43 INFO  : Clearing existing target manager status.
00:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:44:08 INFO  : 'jtag frequency' command is executed.
00:44:08 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:44:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:44:11 INFO  : Context for 'APU' is selected.
00:44:11 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:11 INFO  : Context for 'APU' is selected.
00:44:11 INFO  : 'stop' command is executed.
00:44:12 INFO  : 'ps7_init' command is executed.
00:44:12 INFO  : 'ps7_post_config' command is executed.
00:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:12 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:12 INFO  : 'con' command is executed.
00:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:44:12 INFO  : Disconnected from the channel tcfchan#3.
00:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:44:37 INFO  : 'jtag frequency' command is executed.
00:44:37 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:44:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:44:40 INFO  : Context for 'APU' is selected.
00:44:43 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:43 INFO  : Context for 'APU' is selected.
00:44:43 INFO  : 'stop' command is executed.
00:44:43 INFO  : 'ps7_init' command is executed.
00:44:43 INFO  : 'ps7_post_config' command is executed.
00:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:44 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:44 INFO  : 'con' command is executed.
00:44:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:44:44 INFO  : Disconnected from the channel tcfchan#4.
00:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:45:11 INFO  : 'jtag frequency' command is executed.
00:45:11 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:45:14 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:45:14 INFO  : Context for 'APU' is selected.
00:45:14 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:14 INFO  : Context for 'APU' is selected.
00:45:14 INFO  : 'stop' command is executed.
00:45:15 INFO  : 'ps7_init' command is executed.
00:45:15 INFO  : 'ps7_post_config' command is executed.
00:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:15 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:15 INFO  : 'con' command is executed.
00:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:45:15 INFO  : Disconnected from the channel tcfchan#5.
00:58:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574614641479,  Project:1574613649115
00:58:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:58:17 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:58:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:58:31 INFO  : 
00:58:31 INFO  : Updating hardware inferred compiler options for HW5.
00:58:32 INFO  : Clearing existing target manager status.
00:58:32 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
00:58:33 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
00:58:33 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
00:58:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:58:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:00:08 INFO  : 'jtag frequency' command is executed.
01:00:08 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:00:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:00:10 INFO  : Context for 'APU' is selected.
01:00:10 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:10 INFO  : Context for 'APU' is selected.
01:00:11 INFO  : 'stop' command is executed.
01:00:11 INFO  : 'ps7_init' command is executed.
01:00:11 INFO  : 'ps7_post_config' command is executed.
01:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:12 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:12 INFO  : 'con' command is executed.
01:00:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:00:12 INFO  : Disconnected from the channel tcfchan#6.
01:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:02:02 INFO  : 'jtag frequency' command is executed.
01:02:02 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:02:04 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:02:04 INFO  : Context for 'APU' is selected.
01:02:04 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:04 INFO  : Context for 'APU' is selected.
01:02:04 INFO  : 'stop' command is executed.
01:02:05 INFO  : 'ps7_init' command is executed.
01:02:05 INFO  : 'ps7_post_config' command is executed.
01:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:05 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:06 INFO  : 'con' command is executed.
01:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:02:06 INFO  : Disconnected from the channel tcfchan#7.
01:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:03:30 INFO  : 'jtag frequency' command is executed.
01:03:30 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:03:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:03:33 INFO  : Context for 'APU' is selected.
01:03:33 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:33 INFO  : Context for 'APU' is selected.
01:03:33 INFO  : 'stop' command is executed.
01:03:33 INFO  : 'ps7_init' command is executed.
01:03:33 INFO  : 'ps7_post_config' command is executed.
01:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:34 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:34 INFO  : 'con' command is executed.
01:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:03:34 INFO  : Disconnected from the channel tcfchan#8.
01:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:05:47 INFO  : 'jtag frequency' command is executed.
01:05:47 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:05:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:05:50 INFO  : Context for 'APU' is selected.
01:05:50 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:50 INFO  : Context for 'APU' is selected.
01:05:50 INFO  : 'stop' command is executed.
01:05:50 INFO  : 'ps7_init' command is executed.
01:05:50 INFO  : 'ps7_post_config' command is executed.
01:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:51 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:51 INFO  : 'con' command is executed.
01:05:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:05:51 INFO  : Disconnected from the channel tcfchan#9.
01:21:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574616068334,  Project:1574614641479
01:21:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:21:31 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:21:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:21:48 INFO  : 
01:21:48 INFO  : Updating hardware inferred compiler options for HW5.
01:21:48 INFO  : Clearing existing target manager status.
01:21:48 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
01:21:49 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
01:21:49 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
01:21:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:21:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:23:11 INFO  : 'jtag frequency' command is executed.
01:23:11 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:23:13 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:23:13 INFO  : Context for 'APU' is selected.
01:23:13 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:13 INFO  : Context for 'APU' is selected.
01:23:13 INFO  : 'stop' command is executed.
01:23:14 INFO  : 'ps7_init' command is executed.
01:23:14 INFO  : 'ps7_post_config' command is executed.
01:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:14 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:14 INFO  : 'con' command is executed.
01:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:23:14 INFO  : Disconnected from the channel tcfchan#10.
01:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:23:34 INFO  : 'jtag frequency' command is executed.
01:23:34 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:23:36 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:23:36 INFO  : Context for 'APU' is selected.
01:23:36 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:37 INFO  : Context for 'APU' is selected.
01:23:37 INFO  : 'stop' command is executed.
01:23:37 INFO  : 'ps7_init' command is executed.
01:23:37 INFO  : 'ps7_post_config' command is executed.
01:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:38 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:38 INFO  : 'con' command is executed.
01:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:23:38 INFO  : Disconnected from the channel tcfchan#11.
01:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:25:18 INFO  : 'jtag frequency' command is executed.
01:25:18 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:25:21 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:25:21 INFO  : Context for 'APU' is selected.
01:25:21 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:21 INFO  : Context for 'APU' is selected.
01:25:21 INFO  : 'stop' command is executed.
01:25:21 INFO  : 'ps7_init' command is executed.
01:25:22 INFO  : 'ps7_post_config' command is executed.
01:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:22 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:22 INFO  : 'con' command is executed.
01:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:25:22 INFO  : Disconnected from the channel tcfchan#12.
01:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:27:48 INFO  : 'jtag frequency' command is executed.
01:27:48 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:27:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:27:50 INFO  : Context for 'APU' is selected.
01:27:50 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:27:51 INFO  : Context for 'APU' is selected.
01:27:51 INFO  : 'stop' command is executed.
01:27:51 INFO  : 'ps7_init' command is executed.
01:27:51 INFO  : 'ps7_post_config' command is executed.
01:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:51 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:52 INFO  : 'con' command is executed.
01:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:27:52 INFO  : Disconnected from the channel tcfchan#13.
01:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:30:05 INFO  : 'jtag frequency' command is executed.
01:30:05 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:30:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:30:08 INFO  : Context for 'APU' is selected.
01:30:08 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:08 INFO  : Context for 'APU' is selected.
01:30:08 INFO  : 'stop' command is executed.
01:30:09 INFO  : 'ps7_init' command is executed.
01:30:09 INFO  : 'ps7_post_config' command is executed.
01:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:09 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:09 INFO  : 'con' command is executed.
01:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:30:09 INFO  : Disconnected from the channel tcfchan#14.
01:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:36:14 INFO  : 'jtag frequency' command is executed.
01:36:14 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:36:16 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:36:17 INFO  : Context for 'APU' is selected.
01:36:17 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:17 INFO  : Context for 'APU' is selected.
01:36:17 INFO  : 'stop' command is executed.
01:36:17 INFO  : 'ps7_init' command is executed.
01:36:17 INFO  : 'ps7_post_config' command is executed.
01:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:18 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:18 INFO  : 'con' command is executed.
01:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:36:18 INFO  : Disconnected from the channel tcfchan#15.
01:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:38:21 INFO  : 'jtag frequency' command is executed.
01:38:21 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:38:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:38:23 INFO  : Context for 'APU' is selected.
01:38:23 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:23 INFO  : Context for 'APU' is selected.
01:38:23 INFO  : 'stop' command is executed.
01:38:24 INFO  : 'ps7_init' command is executed.
01:38:24 INFO  : 'ps7_post_config' command is executed.
01:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:24 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:24 INFO  : 'con' command is executed.
01:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:38:25 INFO  : Disconnected from the channel tcfchan#16.
13:42:58 INFO  : Registering command handlers for SDK TCF services
13:43:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\HW5\HW5.sdk\temp_xsdb_launch_script.tcl
13:43:09 INFO  : XSCT server has started successfully.
13:43:13 INFO  : Successfully done setting XSCT server connection channel  
13:43:13 INFO  : Successfully done setting SDK workspace  
13:43:13 INFO  : Processing command line option -hwspec D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf.
13:43:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:44:58 INFO  : 'jtag frequency' command is executed.
13:44:58 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:01 INFO  : Context for 'APU' is selected.
13:45:01 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:01 INFO  : Context for 'APU' is selected.
13:45:01 INFO  : 'stop' command is executed.
13:45:02 INFO  : 'ps7_init' command is executed.
13:45:02 INFO  : 'ps7_post_config' command is executed.
13:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:02 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:02 INFO  : 'con' command is executed.
13:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:45:02 INFO  : Disconnected from the channel tcfchan#1.
13:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:46:38 INFO  : 'jtag frequency' command is executed.
13:46:38 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:46:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:41 INFO  : Context for 'APU' is selected.
13:46:44 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:46:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:44 INFO  : Context for 'APU' is selected.
13:46:44 INFO  : 'stop' command is executed.
13:46:44 INFO  : 'ps7_init' command is executed.
13:46:44 INFO  : 'ps7_post_config' command is executed.
13:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:45 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:45 INFO  : 'con' command is executed.
13:46:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:46:45 INFO  : Disconnected from the channel tcfchan#2.
14:15:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574662352348,  Project:1574616068334
14:15:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:15:34 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:15:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:15:53 INFO  : 
14:15:54 INFO  : Updating hardware inferred compiler options for HW5.
14:15:54 INFO  : Clearing existing target manager status.
14:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:00 INFO  : 'fpga -state' command is executed.
14:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:00 INFO  : 'jtag frequency' command is executed.
14:18:00 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:00 INFO  : Context for 'APU' is selected.
14:18:00 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:00 INFO  : Context for 'APU' is selected.
14:18:00 INFO  : 'stop' command is executed.
14:18:01 INFO  : 'ps7_init' command is executed.
14:18:01 INFO  : 'ps7_post_config' command is executed.
14:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:01 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:01 INFO  : 'con' command is executed.
14:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:01 INFO  : Disconnected from the channel tcfchan#3.
14:21:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:29 INFO  : 'fpga -state' command is executed.
14:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:30 INFO  : 'jtag frequency' command is executed.
14:21:30 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:30 INFO  : Context for 'APU' is selected.
14:21:33 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:33 INFO  : Context for 'APU' is selected.
14:21:33 INFO  : 'stop' command is executed.
14:21:33 INFO  : 'ps7_init' command is executed.
14:21:33 INFO  : 'ps7_post_config' command is executed.
14:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:34 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:34 INFO  : 'con' command is executed.
14:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:34 INFO  : Disconnected from the channel tcfchan#4.
14:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:01 INFO  : 'fpga -state' command is executed.
14:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:01 INFO  : 'jtag frequency' command is executed.
14:22:01 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:01 INFO  : Context for 'APU' is selected.
14:22:01 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:01 INFO  : Context for 'APU' is selected.
14:22:01 INFO  : 'stop' command is executed.
14:22:02 INFO  : 'ps7_init' command is executed.
14:22:02 INFO  : 'ps7_post_config' command is executed.
14:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:02 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:02 INFO  : 'con' command is executed.
14:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:22:02 INFO  : Disconnected from the channel tcfchan#5.
14:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:25:00 INFO  : 'fpga -state' command is executed.
14:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:00 INFO  : 'jtag frequency' command is executed.
14:25:00 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:00 INFO  : Context for 'APU' is selected.
14:25:00 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:00 INFO  : Context for 'APU' is selected.
14:25:00 INFO  : 'stop' command is executed.
14:25:01 INFO  : 'ps7_init' command is executed.
14:25:01 INFO  : 'ps7_post_config' command is executed.
14:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:01 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:01 INFO  : 'con' command is executed.
14:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:25:01 INFO  : Disconnected from the channel tcfchan#6.
14:57:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574665018995,  Project:1574662352348
14:57:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:57:24 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:57:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:57:43 INFO  : 
14:57:46 INFO  : Updating hardware inferred compiler options for HW5.
14:57:46 INFO  : Clearing existing target manager status.
14:57:46 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
14:57:47 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
14:57:47 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
14:57:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:58:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:57 INFO  : 'jtag frequency' command is executed.
14:59:57 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:59 INFO  : Context for 'APU' is selected.
14:59:59 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:59 INFO  : Context for 'APU' is selected.
14:59:59 INFO  : 'stop' command is executed.
15:00:00 INFO  : 'ps7_init' command is executed.
15:00:00 INFO  : 'ps7_post_config' command is executed.
15:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:00 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:00 INFO  : 'con' command is executed.
15:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:00:00 INFO  : Disconnected from the channel tcfchan#7.
15:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:14 INFO  : 'jtag frequency' command is executed.
15:32:14 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:17 INFO  : Context for 'APU' is selected.
15:32:17 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:17 INFO  : Context for 'APU' is selected.
15:32:17 INFO  : 'stop' command is executed.
15:32:17 INFO  : 'ps7_init' command is executed.
15:32:17 INFO  : 'ps7_post_config' command is executed.
15:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:18 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:18 INFO  : 'con' command is executed.
15:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:18 INFO  : Disconnected from the channel tcfchan#8.
16:13:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574669556371,  Project:1574665018995
16:13:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:13:08 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:13:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:13:27 INFO  : 
16:13:28 INFO  : Updating hardware inferred compiler options for HW5.
16:13:28 INFO  : Clearing existing target manager status.
16:13:28 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
16:13:28 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
16:13:28 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
16:13:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:13:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:14:44 INFO  : 'jtag frequency' command is executed.
16:14:44 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:14:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:14:46 INFO  : Context for 'APU' is selected.
16:14:46 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:47 INFO  : Context for 'APU' is selected.
16:14:47 INFO  : 'stop' command is executed.
16:14:47 INFO  : 'ps7_init' command is executed.
16:14:47 INFO  : 'ps7_post_config' command is executed.
16:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:48 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:48 INFO  : 'con' command is executed.
16:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:14:48 INFO  : Disconnected from the channel tcfchan#9.
16:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:09 INFO  : 'jtag frequency' command is executed.
16:18:09 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:18:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:12 INFO  : Context for 'APU' is selected.
16:18:12 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:12 INFO  : Context for 'APU' is selected.
16:18:12 INFO  : 'stop' command is executed.
16:18:12 INFO  : 'ps7_init' command is executed.
16:18:12 INFO  : 'ps7_post_config' command is executed.
16:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:13 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:13 INFO  : 'con' command is executed.
16:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:18:13 INFO  : Disconnected from the channel tcfchan#10.
16:32:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574670745130,  Project:1574669556371
16:32:49 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:32:51 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:32:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:33:10 INFO  : 
16:33:11 INFO  : Updating hardware inferred compiler options for HW5.
16:33:21 INFO  : Clearing existing target manager status.
16:33:21 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
16:33:22 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
16:33:22 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
16:33:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:33:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:13 INFO  : 'jtag frequency' command is executed.
16:35:13 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:35:15 INFO  : Context for 'APU' is selected.
16:35:15 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:35:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:15 INFO  : Context for 'APU' is selected.
16:35:16 INFO  : 'stop' command is executed.
16:35:16 INFO  : 'ps7_init' command is executed.
16:35:16 INFO  : 'ps7_post_config' command is executed.
16:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:17 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:17 INFO  : 'con' command is executed.
16:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:17 INFO  : Disconnected from the channel tcfchan#11.
21:19:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574687900598,  Project:1574670745130
21:19:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:19:23 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:19:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:19:43 INFO  : 
21:19:44 INFO  : Updating hardware inferred compiler options for HW5.
21:19:44 INFO  : Clearing existing target manager status.
21:19:44 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:19:44 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:19:45 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:19:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:19:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:55 INFO  : 'jtag frequency' command is executed.
21:21:55 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:57 INFO  : Context for 'APU' is selected.
21:21:57 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:57 INFO  : Context for 'APU' is selected.
21:21:57 INFO  : 'stop' command is executed.
21:21:58 INFO  : 'ps7_init' command is executed.
21:21:58 INFO  : 'ps7_post_config' command is executed.
21:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:58 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:58 INFO  : 'con' command is executed.
21:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:58 INFO  : Disconnected from the channel tcfchan#12.
19:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:50 INFO  : 'jtag frequency' command is executed.
19:25:50 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:53 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:53 INFO  : Context for 'APU' is selected.
19:25:53 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:53 INFO  : Context for 'APU' is selected.
19:25:53 INFO  : 'stop' command is executed.
19:25:54 INFO  : 'ps7_init' command is executed.
19:25:54 INFO  : 'ps7_post_config' command is executed.
19:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:54 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:54 INFO  : 'con' command is executed.
19:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:25:55 INFO  : Disconnected from the channel tcfchan#13.
19:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:45 INFO  : 'jtag frequency' command is executed.
19:30:45 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:30:47 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:30:47 INFO  : Context for 'APU' is selected.
19:30:47 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:47 INFO  : Context for 'APU' is selected.
19:30:47 INFO  : 'stop' command is executed.
19:30:48 INFO  : 'ps7_init' command is executed.
19:30:48 INFO  : 'ps7_post_config' command is executed.
19:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:48 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:48 INFO  : 'con' command is executed.
19:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:30:48 INFO  : Disconnected from the channel tcfchan#14.
19:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:50:48 INFO  : 'jtag frequency' command is executed.
19:50:48 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:50:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:51 INFO  : Context for 'APU' is selected.
19:50:51 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:51 INFO  : Context for 'APU' is selected.
19:50:51 INFO  : 'stop' command is executed.
19:50:51 INFO  : 'ps7_init' command is executed.
19:50:51 INFO  : 'ps7_post_config' command is executed.
19:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:52 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:52 INFO  : 'con' command is executed.
19:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:50:52 INFO  : Disconnected from the channel tcfchan#15.
20:21:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574857258514,  Project:1574687900598
20:21:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:22:01 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:22:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:22:25 INFO  : 
20:22:25 INFO  : Updating hardware inferred compiler options for HW5.
20:22:25 INFO  : Clearing existing target manager status.
20:22:25 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
20:22:26 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
20:22:27 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
20:22:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:22:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:24:06 INFO  : 'fpga -state' command is executed.
20:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:24:06 INFO  : 'jtag frequency' command is executed.
20:24:06 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:06 INFO  : Context for 'APU' is selected.
20:24:07 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:07 INFO  : Context for 'APU' is selected.
20:24:07 INFO  : 'stop' command is executed.
20:24:07 INFO  : 'ps7_init' command is executed.
20:24:07 INFO  : 'ps7_post_config' command is executed.
20:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:08 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:08 INFO  : 'con' command is executed.
20:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:24:08 INFO  : Disconnected from the channel tcfchan#16.
20:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:53 INFO  : 'fpga -state' command is executed.
20:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:53 INFO  : 'jtag frequency' command is executed.
20:37:53 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:53 INFO  : Context for 'APU' is selected.
20:37:53 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:53 INFO  : Context for 'APU' is selected.
20:37:53 INFO  : 'stop' command is executed.
20:37:54 INFO  : 'ps7_init' command is executed.
20:37:54 INFO  : 'ps7_post_config' command is executed.
20:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:54 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:54 INFO  : 'con' command is executed.
20:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:37:54 INFO  : Disconnected from the channel tcfchan#17.
20:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:38:41 INFO  : 'fpga -state' command is executed.
20:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:38:41 INFO  : 'jtag frequency' command is executed.
20:38:41 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:41 INFO  : Context for 'APU' is selected.
20:38:41 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:42 INFO  : Context for 'APU' is selected.
20:38:42 INFO  : 'stop' command is executed.
20:38:42 INFO  : 'ps7_init' command is executed.
20:38:42 INFO  : 'ps7_post_config' command is executed.
20:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:43 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:43 INFO  : 'con' command is executed.
20:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:38:43 INFO  : Disconnected from the channel tcfchan#18.
20:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:39:29 INFO  : 'fpga -state' command is executed.
20:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:39:30 INFO  : 'jtag frequency' command is executed.
20:39:30 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:30 INFO  : Context for 'APU' is selected.
20:39:30 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:30 INFO  : Context for 'APU' is selected.
20:39:30 INFO  : 'stop' command is executed.
20:39:30 INFO  : 'ps7_init' command is executed.
20:39:30 INFO  : 'ps7_post_config' command is executed.
20:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:31 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:31 INFO  : 'con' command is executed.
20:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:39:31 INFO  : Disconnected from the channel tcfchan#19.
20:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:44:10 INFO  : 'fpga -state' command is executed.
20:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:44:11 INFO  : 'jtag frequency' command is executed.
20:44:11 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:11 INFO  : Context for 'APU' is selected.
20:44:11 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:11 INFO  : Context for 'APU' is selected.
20:44:11 INFO  : 'stop' command is executed.
20:44:12 INFO  : 'ps7_init' command is executed.
20:44:12 INFO  : 'ps7_post_config' command is executed.
20:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:12 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:12 INFO  : 'con' command is executed.
20:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:44:12 INFO  : Disconnected from the channel tcfchan#20.
21:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:21 INFO  : 'fpga -state' command is executed.
21:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:21 INFO  : 'jtag frequency' command is executed.
21:00:21 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:21 INFO  : Context for 'APU' is selected.
21:00:21 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:21 INFO  : Context for 'APU' is selected.
21:00:21 INFO  : 'stop' command is executed.
21:00:22 INFO  : 'ps7_init' command is executed.
21:00:22 INFO  : 'ps7_post_config' command is executed.
21:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:22 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:22 INFO  : 'con' command is executed.
21:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:22 INFO  : Disconnected from the channel tcfchan#21.
21:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:54 INFO  : 'fpga -state' command is executed.
21:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:55 INFO  : 'jtag frequency' command is executed.
21:00:55 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:55 INFO  : Context for 'APU' is selected.
21:00:55 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:55 INFO  : Context for 'APU' is selected.
21:00:55 INFO  : 'stop' command is executed.
21:00:55 INFO  : 'ps7_init' command is executed.
21:00:55 INFO  : 'ps7_post_config' command is executed.
21:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:56 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:56 INFO  : 'con' command is executed.
21:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:56 INFO  : Disconnected from the channel tcfchan#22.
21:20:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:20:27 INFO  : 'fpga -state' command is executed.
21:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:27 INFO  : 'jtag frequency' command is executed.
21:20:27 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:27 INFO  : Context for 'APU' is selected.
21:20:27 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:27 INFO  : Context for 'APU' is selected.
21:20:27 INFO  : 'stop' command is executed.
21:20:28 INFO  : 'ps7_init' command is executed.
21:20:28 INFO  : 'ps7_post_config' command is executed.
21:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:28 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:29 INFO  : 'con' command is executed.
21:20:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:20:29 INFO  : Disconnected from the channel tcfchan#23.
21:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:20:51 INFO  : 'fpga -state' command is executed.
21:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:51 INFO  : 'jtag frequency' command is executed.
21:20:51 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:51 INFO  : Context for 'APU' is selected.
21:20:51 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:51 INFO  : Context for 'APU' is selected.
21:20:51 INFO  : 'stop' command is executed.
21:20:52 INFO  : 'ps7_init' command is executed.
21:20:52 INFO  : 'ps7_post_config' command is executed.
21:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:52 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:52 INFO  : 'con' command is executed.
21:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:20:52 INFO  : Disconnected from the channel tcfchan#24.
21:43:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574862119046,  Project:1574857258514
21:43:01 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:43:08 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:43:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:43:29 INFO  : 
21:43:30 INFO  : Updating hardware inferred compiler options for HW5.
21:43:30 INFO  : Clearing existing target manager status.
21:43:30 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:43:31 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:43:31 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:43:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:43:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:06 INFO  : 'fpga -state' command is executed.
21:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:06 INFO  : 'jtag frequency' command is executed.
21:45:06 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:06 INFO  : Context for 'APU' is selected.
21:45:06 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:06 INFO  : Context for 'APU' is selected.
21:45:07 INFO  : 'stop' command is executed.
21:45:07 INFO  : 'ps7_init' command is executed.
21:45:07 INFO  : 'ps7_post_config' command is executed.
21:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:07 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:08 INFO  : 'con' command is executed.
21:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:45:08 INFO  : Disconnected from the channel tcfchan#25.
21:46:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:42 INFO  : 'fpga -state' command is executed.
21:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:42 INFO  : 'jtag frequency' command is executed.
21:46:42 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:42 INFO  : Context for 'APU' is selected.
21:46:42 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:42 INFO  : Context for 'APU' is selected.
21:46:42 INFO  : 'stop' command is executed.
21:46:43 INFO  : 'ps7_init' command is executed.
21:46:43 INFO  : 'ps7_post_config' command is executed.
21:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:43 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:44 INFO  : 'con' command is executed.
21:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:44 INFO  : Disconnected from the channel tcfchan#26.
21:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:55 INFO  : 'fpga -state' command is executed.
21:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:55 INFO  : 'jtag frequency' command is executed.
21:48:55 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:55 INFO  : Context for 'APU' is selected.
21:48:55 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:55 INFO  : Context for 'APU' is selected.
21:48:55 INFO  : 'stop' command is executed.
21:48:56 INFO  : 'ps7_init' command is executed.
21:48:56 INFO  : 'ps7_post_config' command is executed.
21:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:56 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:56 INFO  : 'con' command is executed.
21:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:56 INFO  : Disconnected from the channel tcfchan#27.
21:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:50:59 INFO  : 'fpga -state' command is executed.
21:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:00 INFO  : 'jtag frequency' command is executed.
21:51:00 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : 'stop' command is executed.
21:51:01 INFO  : 'ps7_init' command is executed.
21:51:01 INFO  : 'ps7_post_config' command is executed.
21:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:01 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:01 INFO  : 'con' command is executed.
21:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:01 INFO  : Disconnected from the channel tcfchan#28.
23:03:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574866945698,  Project:1574862119046
23:03:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:03:24 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:03:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:03:44 INFO  : 
23:03:45 INFO  : Updating hardware inferred compiler options for HW5.
23:03:45 INFO  : Clearing existing target manager status.
23:03:45 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
23:03:45 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
23:03:46 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
23:03:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:03:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:14 INFO  : 'fpga -state' command is executed.
23:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:14 INFO  : 'jtag frequency' command is executed.
23:05:14 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:14 INFO  : Context for 'APU' is selected.
23:05:14 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:14 INFO  : Context for 'APU' is selected.
23:05:14 INFO  : 'stop' command is executed.
23:05:15 INFO  : 'ps7_init' command is executed.
23:05:15 INFO  : 'ps7_post_config' command is executed.
23:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:15 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:15 INFO  : 'con' command is executed.
23:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:05:15 INFO  : Disconnected from the channel tcfchan#29.
19:38:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574941048380,  Project:1574866945698
19:38:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:38:45 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:38:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:39:06 INFO  : 
19:39:07 INFO  : Updating hardware inferred compiler options for HW5.
19:39:07 INFO  : Clearing existing target manager status.
19:39:07 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
19:39:08 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
19:39:08 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
19:39:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:39:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:35:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574944459655,  Project:1574941048380
20:35:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:35:22 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:35:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:35:43 INFO  : 
20:35:44 INFO  : Updating hardware inferred compiler options for HW5.
20:35:44 INFO  : Clearing existing target manager status.
20:35:44 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
20:35:44 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
20:35:45 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
20:35:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:35:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:40:42 INFO  : 'fpga -state' command is executed.
20:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:43 INFO  : 'jtag frequency' command is executed.
20:40:43 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:43 INFO  : Context for 'APU' is selected.
20:40:43 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:43 INFO  : Context for 'APU' is selected.
20:40:43 INFO  : 'stop' command is executed.
20:40:44 INFO  : 'ps7_init' command is executed.
20:40:44 INFO  : 'ps7_post_config' command is executed.
20:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:44 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:45 INFO  : 'con' command is executed.
20:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:40:45 INFO  : Disconnected from the channel tcfchan#30.
20:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:31 INFO  : 'fpga -state' command is executed.
20:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:31 INFO  : 'jtag frequency' command is executed.
20:46:31 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:31 INFO  : Context for 'APU' is selected.
20:46:31 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:31 INFO  : Context for 'APU' is selected.
20:46:31 INFO  : 'stop' command is executed.
20:46:32 INFO  : 'ps7_init' command is executed.
20:46:32 INFO  : 'ps7_post_config' command is executed.
20:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:32 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:32 INFO  : 'con' command is executed.
20:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:32 INFO  : Disconnected from the channel tcfchan#31.
21:08:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574946467406,  Project:1574944459655
21:08:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:08:24 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:08:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:08:46 INFO  : 
21:08:47 INFO  : Updating hardware inferred compiler options for HW5.
21:08:47 INFO  : Clearing existing target manager status.
21:08:47 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:08:48 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:08:48 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:08:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:08:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:17 INFO  : 'fpga -state' command is executed.
21:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:17 INFO  : 'jtag frequency' command is executed.
21:10:17 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:18 INFO  : Context for 'APU' is selected.
21:10:18 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:18 INFO  : Context for 'APU' is selected.
21:10:18 INFO  : 'stop' command is executed.
21:10:18 INFO  : 'ps7_init' command is executed.
21:10:18 INFO  : 'ps7_post_config' command is executed.
21:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:19 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:19 INFO  : 'con' command is executed.
21:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:19 INFO  : Disconnected from the channel tcfchan#32.
21:54:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574949208355,  Project:1574946467406
21:54:01 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:54:03 INFO  : Copied contents of D:/FPGA/HW5/HW5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:54:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:54:23 INFO  : 
21:54:24 INFO  : Updating hardware inferred compiler options for HW5.
21:54:24 INFO  : Clearing existing target manager status.
21:54:24 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:54:24 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:54:25 INFO  : Closing and re-opening the MSS file of ther project HW5_bsp
21:54:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:54:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:46 INFO  : 'fpga -state' command is executed.
21:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:46 INFO  : 'jtag frequency' command is executed.
21:55:46 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:46 INFO  : Context for 'APU' is selected.
21:55:46 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:46 INFO  : Context for 'APU' is selected.
21:55:46 INFO  : 'stop' command is executed.
21:55:47 INFO  : 'ps7_init' command is executed.
21:55:47 INFO  : 'ps7_post_config' command is executed.
21:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:47 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:47 INFO  : 'con' command is executed.
21:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:47 INFO  : Disconnected from the channel tcfchan#33.
21:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:12 INFO  : 'fpga -state' command is executed.
21:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:12 INFO  : 'jtag frequency' command is executed.
21:57:12 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:12 INFO  : Context for 'APU' is selected.
21:57:12 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:12 INFO  : Context for 'APU' is selected.
21:57:12 INFO  : 'stop' command is executed.
21:57:13 INFO  : 'ps7_init' command is executed.
21:57:13 INFO  : 'ps7_post_config' command is executed.
21:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:13 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:13 INFO  : 'con' command is executed.
21:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:13 INFO  : Disconnected from the channel tcfchan#34.
21:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:58 INFO  : 'fpga -state' command is executed.
21:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:59:58 INFO  : 'jtag frequency' command is executed.
21:59:58 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:58 INFO  : Context for 'APU' is selected.
21:59:59 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:59 INFO  : Context for 'APU' is selected.
21:59:59 INFO  : 'stop' command is executed.
21:59:59 INFO  : 'ps7_init' command is executed.
21:59:59 INFO  : 'ps7_post_config' command is executed.
21:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:00 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:00 INFO  : 'con' command is executed.
22:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:00 INFO  : Disconnected from the channel tcfchan#35.
22:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:29 INFO  : 'fpga -state' command is executed.
22:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:29 INFO  : 'jtag frequency' command is executed.
22:01:29 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:29 INFO  : Context for 'APU' is selected.
22:01:29 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:30 INFO  : Context for 'APU' is selected.
22:01:30 INFO  : 'stop' command is executed.
22:01:30 INFO  : 'ps7_init' command is executed.
22:01:30 INFO  : 'ps7_post_config' command is executed.
22:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:31 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:31 INFO  : 'con' command is executed.
22:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:31 INFO  : Disconnected from the channel tcfchan#36.
22:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:53 INFO  : 'fpga -state' command is executed.
22:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:54 INFO  : 'jtag frequency' command is executed.
22:05:54 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:54 INFO  : Context for 'APU' is selected.
22:05:54 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:54 INFO  : Context for 'APU' is selected.
22:05:54 INFO  : 'stop' command is executed.
22:05:54 INFO  : 'ps7_init' command is executed.
22:05:54 INFO  : 'ps7_post_config' command is executed.
22:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:55 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:55 INFO  : 'con' command is executed.
22:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:05:55 INFO  : Disconnected from the channel tcfchan#37.
22:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:13 INFO  : 'fpga -state' command is executed.
22:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:14 INFO  : 'jtag frequency' command is executed.
22:13:14 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:14 INFO  : Context for 'APU' is selected.
22:13:14 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:14 INFO  : Context for 'APU' is selected.
22:13:14 INFO  : 'stop' command is executed.
22:13:15 INFO  : 'ps7_init' command is executed.
22:13:15 INFO  : 'ps7_post_config' command is executed.
22:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:15 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:15 INFO  : 'con' command is executed.
22:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:15 INFO  : Disconnected from the channel tcfchan#38.
22:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:03 INFO  : 'fpga -state' command is executed.
22:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:03 INFO  : 'jtag frequency' command is executed.
22:15:03 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:03 INFO  : Context for 'APU' is selected.
22:15:03 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:03 INFO  : Context for 'APU' is selected.
22:15:03 INFO  : 'stop' command is executed.
22:15:04 INFO  : 'ps7_init' command is executed.
22:15:04 INFO  : 'ps7_post_config' command is executed.
22:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:04 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:04 INFO  : 'con' command is executed.
22:15:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:04 INFO  : Disconnected from the channel tcfchan#39.
22:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:33 INFO  : 'fpga -state' command is executed.
22:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:33 INFO  : 'jtag frequency' command is executed.
22:22:33 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:33 INFO  : Context for 'APU' is selected.
22:22:33 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:34 INFO  : Context for 'APU' is selected.
22:22:34 INFO  : 'stop' command is executed.
22:22:34 INFO  : 'ps7_init' command is executed.
22:22:34 INFO  : 'ps7_post_config' command is executed.
22:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:35 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:35 INFO  : 'con' command is executed.
22:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:35 INFO  : Disconnected from the channel tcfchan#40.
22:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:25:23 INFO  : 'fpga -state' command is executed.
22:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:25:23 INFO  : 'jtag frequency' command is executed.
22:25:23 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:23 INFO  : Context for 'APU' is selected.
22:25:23 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:23 INFO  : Context for 'APU' is selected.
22:25:23 INFO  : 'stop' command is executed.
22:25:24 INFO  : 'ps7_init' command is executed.
22:25:24 INFO  : 'ps7_post_config' command is executed.
22:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:24 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:25 INFO  : 'con' command is executed.
22:25:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:25:25 INFO  : Disconnected from the channel tcfchan#41.
22:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:26:02 INFO  : 'fpga -state' command is executed.
22:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:26:02 INFO  : 'jtag frequency' command is executed.
22:26:02 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:03 INFO  : Context for 'APU' is selected.
22:26:03 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:03 INFO  : Context for 'APU' is selected.
22:26:03 INFO  : 'stop' command is executed.
22:26:03 INFO  : 'ps7_init' command is executed.
22:26:03 INFO  : 'ps7_post_config' command is executed.
22:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:04 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:04 INFO  : 'con' command is executed.
22:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:26:04 INFO  : Disconnected from the channel tcfchan#42.
22:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:31:08 INFO  : 'fpga -state' command is executed.
22:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:31:09 INFO  : 'jtag frequency' command is executed.
22:31:09 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:09 INFO  : Context for 'APU' is selected.
22:31:09 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:09 INFO  : Context for 'APU' is selected.
22:31:09 INFO  : 'stop' command is executed.
22:31:10 INFO  : 'ps7_init' command is executed.
22:31:10 INFO  : 'ps7_post_config' command is executed.
22:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:10 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:10 INFO  : 'con' command is executed.
22:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:31:10 INFO  : Disconnected from the channel tcfchan#43.
22:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:49 INFO  : 'fpga -state' command is executed.
22:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:49 INFO  : 'jtag frequency' command is executed.
22:32:49 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:49 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:49 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : 'stop' command is executed.
22:32:50 INFO  : 'ps7_init' command is executed.
22:32:50 INFO  : 'ps7_post_config' command is executed.
22:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:50 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:51 INFO  : 'con' command is executed.
22:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:32:51 INFO  : Disconnected from the channel tcfchan#44.
22:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:33:08 INFO  : 'fpga -state' command is executed.
22:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:08 INFO  : 'jtag frequency' command is executed.
22:33:08 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:08 INFO  : Context for 'APU' is selected.
22:33:08 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:08 INFO  : Context for 'APU' is selected.
22:33:08 INFO  : 'stop' command is executed.
22:33:09 INFO  : 'ps7_init' command is executed.
22:33:09 INFO  : 'ps7_post_config' command is executed.
22:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:09 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:10 INFO  : 'con' command is executed.
22:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:33:10 INFO  : Disconnected from the channel tcfchan#45.
22:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:33:40 INFO  : 'fpga -state' command is executed.
22:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:41 INFO  : 'jtag frequency' command is executed.
22:33:41 INFO  : Sourcing of 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:41 INFO  : Context for 'APU' is selected.
22:33:41 INFO  : Hardware design information is loaded from 'D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:41 INFO  : Context for 'APU' is selected.
22:33:41 INFO  : 'stop' command is executed.
22:33:42 INFO  : 'ps7_init' command is executed.
22:33:42 INFO  : 'ps7_post_config' command is executed.
22:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:42 INFO  : The application 'D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/HW5/HW5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/HW5/HW5.sdk/HW5/Debug/HW5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:42 INFO  : 'con' command is executed.
22:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:33:42 INFO  : Disconnected from the channel tcfchan#46.
