# DeepLearningEE
Collection of Papers and Trials on Deep Learning to aid EE design

## Birds View
[Jeff Dean: The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design](https://arxiv.org/ftp/arxiv/papers/1911/1911.05289.pdf)

[ZDNet Article](https://www.zdnet.com/article/google-experiments-with-ai-to-design-its-in-house-computer-chips/)

## Data

[ISPD 2019](http://www.ispd.cc/contests/19/)

## Metrics

[Metrics 2.0](https://woset-workshop.github.io/PDFs/a21.pdf)

## Algorithms

### Heuristic Algorithms

[Reinforcement Learning + Heuristics](https://arxiv.org/abs/1906.06639)

### Graph Algorithms

[Generalized Clustering by Learning to Optimize Expected Normalized Cuts](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=5&cad=rja&uact=8&ved=2ahUKEwiNzMiCyN7nAhVLnp4KHViWCQwQFjAEegQIBBAB&url=https%3A%2F%2Fopenreview.net%2Fpdf%3Fid%3DBklLVAEKvH&usg=AOvVaw0U5dvd6d7Ljt5a00BP75pq)

[GAP Partitioning Framework](https://arxiv.org/pdf/1903.00614.pdf)

### Clustering

[Generalized Clustering to Optimize Cuts](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=4&cad=rja&uact=8&ved=2ahUKEwip3sKD0uDnAhX3JTQIHYsZBP4QFjADegQIAxAB&url=https%3A%2F%2Fopenreview.net%2Fforum%3Fid%3DBklLVAEKvH&usg=AOvVaw0pfiK6unK8hIoScaHZNnNM)

## Simulator Speed Up

[Billion Times](https://www.sciencemag.org/news/2020/02/models-galaxies-atoms-simple-ai-shortcuts-speed-simulations-billions-times)[Paper](https://arxiv.org/pdf/2001.08055.pdf)

[Circuit Simulation Parallelization](https://arxiv.org/pdf/2002.05292.pdf)

## Analog Design

[AutoCkt: Deep Reinforcement Learning of AnalogCircuit Designs](https://arxiv.org/pdf/2001.01808.pdf)

[Bagnet](https://arxiv.org/pdf/1907.10515.pdf)

[Learning to Design Circuits](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=2ahUKEwiA7o2s597nAhWJ_J4KHe7eBEMQFjAAegQIAxAB&url=https%3A%2F%2Farxiv.org%2Fabs%2F1812.02734&usg=AOvVaw3kYDhsKJz696LQZbsziRHl)

## Digital Design


### Synthesis
[Improving SAT Solvers](https://arxiv.org/abs/1909.11830)
[Approximate Logic Synth Using Reinforcement Learning](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=3&cad=rja&uact=8&ved=2ahUKEwjL_qD62eDnAhVwIzQIHTYsB9MQFjACegQIAxAB&url=https%3A%2F%2Farxiv.org%2Fpdf%2F1902.00478&usg=AOvVaw3w5YeQNA_WqJYTa-tnQ6uC)

### Floorplan

[Routability Driven Macro Placement](https://research.nvidia.com/publication/2019-03_Routability-Driven-Macro-Placement)

[Memory Controller Placement](https://ieeexplore.ieee.org/document/8668490)

### Placement

[Legalization](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=2ahUKEwiAuICw2eDnAhUlJTQIHU1QAYwQFjAAegQIAxAB&url=https%3A%2F%2Fhal.archives-ouvertes.fr%2Fhal-02057042%2Fdocument&usg=AOvVaw17bC4Z9Yk7cUwcAiG7Zvr3)
[Presentation](http://www.ispd.cc/slides/2019/1_placement_HowDeep.pdf)

### CTS

[GAN CTS](https://www.researchgate.net/profile/Anthony_Agnesina/publication/338370629_GAN-CTS_A_Generative_Adversarial_Framework_for_Clock_Tree_Prediction_and_Optimization/links/5e13233592851c8364b2964b/GAN-CTS-A-Generative-Adversarial-Framework-for-Clock-Tree-Prediction-and-Optimization.pdf)

### Routing

[Nvidia's CongestionNet](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=2ahUKEwjSraaZyN7nAhXMl54KHSaeB7YQFjAAegQIAhAB&url=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F8920342&usg=AOvVaw1Qm_LGRETcKckgtYSZJcSO)

[Deep Reinforcement Learning for Global Routing](https://arxiv.org/pdf/1906.08809.pdf)

[Congestion Prediction using GANs](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=2&cad=rja&uact=8&ved=2ahUKEwiS3ZX76d7nAhUNsp4KHdrXC9QQFjABegQIBRAB&url=http%3A%2F%2Fyibolin.com%2Fpublications%2Fpapers%2FFPGA_ASPDAC2020_Alawieh.pdf&usg=AOvVaw07ClbGw-AV3ePPjzNftM2y)

[Congestion Prediction using Conditional GANs](https://arxiv.org/pdf/1904.07077.pdf)

[RouteNet](https://research.nvidia.com/sites/default/files/pubs/2018-11_RouteNet%3A-routability-prediction/a80-xie.pdf)



### Verification

[Deep Predictive Coverage Collection(Nvidia)](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=2&ved=2ahUKEwiIz5nyyN7nAhXDs54KHWzDA-AQFjABegQIBBAB&url=https%3A%2F%2Fdvcon.org%2Fsites%2Fdvcon.org%2Ffiles%2Ffiles%2F2018%2F06_1.pdf&usg=AOvVaw0ob9tXWFLn1MEWo8Qt4tCv)

### STA

[CSM with NN](https://arxiv.org/pdf/2002.05291.pdf)

### Power Analysis

[Power Inference](https://research.nvidia.com/sites/default/files/pubs/2019-06_PRIMAL%3A-Power-Inference//24_1_Zhou_PRIMAL.pdf)

## Computer Architecture

### Literature Survey
[Survey 2019](https://arxiv.org/pdf/1909.12373.pdf)

### Prefetch

[Classifying Memory Access patterns for Prefetching](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=2ahUKEwjOnMXM0eDnAhWeJzQIHdy8DEEQFjAAegQIBBAB&url=https%3A%2F%2Feecs.oregonstate.edu%2Faidarc%2Fpaper%2FMAP.pdf&usg=AOvVaw0juTsq9YjD1tiUaM-OHV8u)

## Compilers

[Compiler Phase Ordering Using Reinforcement Learning](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=3&cad=rja&uact=8&ved=2ahUKEwivxLmi2uDnAhU5IjQIHV4CBfsQFjACegQIAxAB&url=https%3A%2F%2Farxiv.org%2Fpdf%2F1901.04615&usg=AOvVaw1FLdCWiVa8fEtGFFaWhz1u)

