{"Atif Hashmi": [["Automatic abstraction and fault tolerance in cortical microachitectures", ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000066", "isca", 2011]], "Hugues Berry": [["Automatic abstraction and fault tolerance in cortical microachitectures", ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000066", "isca", 2011]], "Olivier Temam": [["Automatic abstraction and fault tolerance in cortical microachitectures", ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000066", "isca", 2011]], "Mikko H. Lipasti": [["Automatic abstraction and fault tolerance in cortical microachitectures", ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000066", "isca", 2011], ["CRIB: consolidated rename, issue, and bypass", ["Erika Gunadi", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000068", "isca", 2011]], "Niket Kumar Choudhary": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Salil V. Wadhavkar": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Tanmay A. Shah": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Hiran Mayukh": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Jayneel Gandhi": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Brandon H. Dwiel": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Sandeep Navada": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Hashem Hashemi Najaf-abadi": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Eric Rotenberg": [["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", "isca", 2011]], "Erika Gunadi": [["CRIB: consolidated rename, issue, and bypass", ["Erika Gunadi", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000068", "isca", 2011]], "Rishi Agarwal": [["FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes", ["Rishi Agarwal", "Josep Torrellas"], "https://doi.org/10.1145/2000064.2000070", "isca", 2011], ["Rebound: scalable checkpointing for coherent shared memory", ["Rishi Agarwal", "Pranav Garg", "Josep Torrellas"], "https://doi.org/10.1145/2000064.2000083", "isca", 2011]], "Josep Torrellas": [["FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes", ["Rishi Agarwal", "Josep Torrellas"], "https://doi.org/10.1145/2000064.2000070", "isca", 2011], ["Rebound: scalable checkpointing for coherent shared memory", ["Rishi Agarwal", "Pranav Garg", "Josep Torrellas"], "https://doi.org/10.1145/2000064.2000083", "isca", 2011]], "Daniel Sanchez": [["Vantage: scalable and efficient fine-grain cache partitioning", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2000064.2000073", "isca", 2011]], "Christos Kozyrakis": [["Vantage: scalable and efficient fine-grain cache partitioning", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2000064.2000073", "isca", 2011]], "Asit K. Mishra": [["Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000074", "isca", 2011], ["A case for heterogeneous on-chip interconnects for CMPs", ["Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000111", "isca", 2011]], "Xiangyu Dong": [["Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000074", "isca", 2011]], "Guangyu Sun": [["Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000074", "isca", 2011], ["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", "isca", 2011]], "Yuan Xie": [["Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000074", "isca", 2011], ["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", "isca", 2011]], "Narayanan Vijaykrishnan": [["Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000074", "isca", 2011], ["A case for heterogeneous on-chip interconnects for CMPs", ["Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000111", "isca", 2011]], "Chita R. Das": [["Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000074", "isca", 2011], ["A case for heterogeneous on-chip interconnects for CMPs", ["Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000111", "isca", 2011]], "Jayesh Gaur": [["Bypass and insertion algorithms for exclusive last-level caches", ["Jayesh Gaur", "Mainak Chaudhuri", "Sreenivas Subramoney"], "https://doi.org/10.1145/2000064.2000075", "isca", 2011]], "Mainak Chaudhuri": [["Bypass and insertion algorithms for exclusive last-level caches", ["Jayesh Gaur", "Mainak Chaudhuri", "Sreenivas Subramoney"], "https://doi.org/10.1145/2000064.2000075", "isca", 2011]], "Sreenivas Subramoney": [["Bypass and insertion algorithms for exclusive last-level caches", ["Jayesh Gaur", "Mainak Chaudhuri", "Sreenivas Subramoney"], "https://doi.org/10.1145/2000064.2000075", "isca", 2011]], "Blas Cuesta": [["Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", ["Blas Cuesta", "Alberto Ros", "Maria Engracia Gomez", "Antonio Robles", "Jose Duato"], "https://doi.org/10.1145/2000064.2000076", "isca", 2011]], "Alberto Ros": [["Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", ["Blas Cuesta", "Alberto Ros", "Maria Engracia Gomez", "Antonio Robles", "Jose Duato"], "https://doi.org/10.1145/2000064.2000076", "isca", 2011]], "Maria Engracia Gomez": [["Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", ["Blas Cuesta", "Alberto Ros", "Maria Engracia Gomez", "Antonio Robles", "Jose Duato"], "https://doi.org/10.1145/2000064.2000076", "isca", 2011]], "Antonio Robles": [["Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", ["Blas Cuesta", "Alberto Ros", "Maria Engracia Gomez", "Antonio Robles", "Jose Duato"], "https://doi.org/10.1145/2000064.2000076", "isca", 2011]], "Jose Duato": [["Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", ["Blas Cuesta", "Alberto Ros", "Maria Engracia Gomez", "Antonio Robles", "Jose Duato"], "https://doi.org/10.1145/2000064.2000076", "isca", 2011]], "Milos Prvulovic": [["TLSync: support for multiple fast barriers using on-chip transmission lines", ["Jungju Oh", "Milos Prvulovic", "Alenka G. Zajic"], "https://doi.org/10.1145/2000064.2000078", "isca", 2011]], "Alenka G. Zajic": [["TLSync: support for multiple fast barriers using on-chip transmission lines", ["Jungju Oh", "Milos Prvulovic", "Alenka G. Zajic"], "https://doi.org/10.1145/2000064.2000078", "isca", 2011]], "Neal Clayton Crago": [["OUTRIDER: efficient memory latency tolerance with decoupled strands", ["Neal Clayton Crago", "Sanjay J. Patel"], "https://doi.org/10.1145/2000064.2000079", "isca", 2011]], "Sanjay J. Patel": [["OUTRIDER: efficient memory latency tolerance with decoupled strands", ["Neal Clayton Crago", "Sanjay J. Patel"], "https://doi.org/10.1145/2000064.2000079", "isca", 2011]], "Rimas Avizienis": [["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", "isca", 2011]], "Alex Bishara": [["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", "isca", 2011]], "Richard Xia": [["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", "isca", 2011]], "Derek Lockhart": [["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", "isca", 2011]], "Christopher Batten": [["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", "isca", 2011]], "Krste Asanovic": [["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", "isca", 2011]], "Eiman Ebrahimi": [["Prefetch-aware shared resource management for multi-core systems", ["Eiman Ebrahimi", "Chang Joo Lee", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2000064.2000081", "isca", 2011]], "Onur Mutlu": [["Prefetch-aware shared resource management for multi-core systems", ["Eiman Ebrahimi", "Chang Joo Lee", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2000064.2000081", "isca", 2011], ["Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/2000064.2000112", "isca", 2011]], "Yale N. Patt": [["Prefetch-aware shared resource management for multi-core systems", ["Eiman Ebrahimi", "Chang Joo Lee", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2000064.2000081", "isca", 2011]], "Pranav Garg": [["Rebound: scalable checkpointing for coherent shared memory", ["Rishi Agarwal", "Pranav Garg", "Josep Torrellas"], "https://doi.org/10.1145/2000064.2000083", "isca", 2011]], "Joseph L. Greathouse": [["Demand-driven software race detection using hardware performance counters", ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "https://doi.org/10.1145/2000064.2000084", "isca", 2011]], "Zhiqiang Ma": [["Demand-driven software race detection using hardware performance counters", ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "https://doi.org/10.1145/2000064.2000084", "isca", 2011]], "Matthew I. Frank": [["Demand-driven software race detection using hardware performance counters", ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "https://doi.org/10.1145/2000064.2000084", "isca", 2011]], "Ramesh Peri": [["Demand-driven software race detection using hardware performance counters", ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "https://doi.org/10.1145/2000064.2000084", "isca", 2011]], "Todd M. Austin": [["Demand-driven software race detection using hardware performance counters", ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "https://doi.org/10.1145/2000064.2000084", "isca", 2011]], "Siddhartha Chhabra": [["i-NVMM: a secure non-volatile main memory system with incremental encryption", ["Siddhartha Chhabra", "Yan Solihin"], "https://doi.org/10.1145/2000064.2000086", "isca", 2011]], "Yan Solihin": [["i-NVMM: a secure non-volatile main memory system with incremental encryption", ["Siddhartha Chhabra", "Yan Solihin"], "https://doi.org/10.1145/2000064.2000086", "isca", 2011]], "Mohit Tiwari": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011], ["Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management", ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "https://doi.org/10.1145/2000064.2000104", "isca", 2011]], "Jason Oberg": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011]], "Xun Li": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011]], "Jonathan Valamehr": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011]], "Timothy E. Levin": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011]], "Ben Hardekopf": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011]], "Ryan Kastner": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011]], "Frederic T. Chong": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011], ["Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management", ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "https://doi.org/10.1145/2000064.2000104", "isca", 2011]], "Timothy Sherwood": [["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", "isca", 2011], ["Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management", ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "https://doi.org/10.1145/2000064.2000104", "isca", 2011]], "Shuou Nomura": [["Sampling + DMR: practical and low-overhead permanent fault detection", ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2000064.2000089", "isca", 2011]], "Matthew D. Sinclair": [["Sampling + DMR: practical and low-overhead permanent fault detection", ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2000064.2000089", "isca", 2011]], "Chen-Han Ho": [["Sampling + DMR: practical and low-overhead permanent fault detection", ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2000064.2000089", "isca", 2011]], "Venkatraman Govindaraju": [["Sampling + DMR: practical and low-overhead permanent fault detection", ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2000064.2000089", "isca", 2011]], "Marc de Kruijf": [["Sampling + DMR: practical and low-overhead permanent fault detection", ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2000064.2000089", "isca", 2011]], "Karthikeyan Sankaralingam": [["Sampling + DMR: practical and low-overhead permanent fault detection", ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2000064.2000089", "isca", 2011], ["Dark silicon and the end of multicore scaling", ["Hadi Esmaeilzadeh", "Emily R. Blem", "Renee St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "https://doi.org/10.1145/2000064.2000108", "isca", 2011]], "Sangeetha Sudhakrishnan": [["Releasing efficient beta cores to market early", ["Sangeetha Sudhakrishnan", "Rigo Dicochea", "Jose Renau"], "https://doi.org/10.1145/2000064.2000090", "isca", 2011]], "Rigo Dicochea": [["Releasing efficient beta cores to market early", ["Sangeetha Sudhakrishnan", "Rigo Dicochea", "Jose Renau"], "https://doi.org/10.1145/2000064.2000090", "isca", 2011]], "Jose Renau": [["Releasing efficient beta cores to market early", ["Sangeetha Sudhakrishnan", "Rigo Dicochea", "Jose Renau"], "https://doi.org/10.1145/2000064.2000090", "isca", 2011]], "Mehrtash Manoochehri": [["CPPC: correctable parity protected cache", ["Mehrtash Manoochehri", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1145/2000064.2000091", "isca", 2011]], "Murali Annavaram": [["CPPC: correctable parity protected cache", ["Mehrtash Manoochehri", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1145/2000064.2000091", "isca", 2011]], "Michel Dubois": [["CPPC: correctable parity protected cache", ["Mehrtash Manoochehri", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1145/2000064.2000091", "isca", 2011]], "Mark Gebhart": [["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", "isca", 2011]], "Daniel R. Johnson": [["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", "isca", 2011]], "David Tarjan": [["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", "isca", 2011]], "Stephen W. Keckler": [["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", "isca", 2011], ["Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/2000064.2000112", "isca", 2011]], "William J. Dally": [["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", "isca", 2011]], "Erik Lindholm": [["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", "isca", 2011]], "Kevin Skadron": [["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", "isca", 2011]], "Wing-Kei S. Yu": [["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "https://doi.org/10.1145/2000064.2000094", "isca", 2011]], "Ruirui C. Huang": [["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "https://doi.org/10.1145/2000064.2000094", "isca", 2011]], "Sarah Q. Xu": [["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "https://doi.org/10.1145/2000064.2000094", "isca", 2011]], "Sung-En Wang": [["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "https://doi.org/10.1145/2000064.2000094", "isca", 2011]], "Edwin Kan": [["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "https://doi.org/10.1145/2000064.2000094", "isca", 2011]], "G. Edward Suh": [["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "https://doi.org/10.1145/2000064.2000094", "isca", 2011]], "Binzhang Fu": [["An abacus turn model for time/space-efficient reconfigurable routing", ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2000064.2000096", "isca", 2011]], "Yinhe Han": [["An abacus turn model for time/space-efficient reconfigurable routing", ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2000064.2000096", "isca", 2011]], "Jun Ma": [["An abacus turn model for time/space-efficient reconfigurable routing", ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2000064.2000096", "isca", 2011]], "Huawei Li": [["An abacus turn model for time/space-efficient reconfigurable routing", ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2000064.2000096", "isca", 2011]], "Xiaowei Li": [["An abacus turn model for time/space-efficient reconfigurable routing", ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2000064.2000096", "isca", 2011]], "Aaron Carpenter": [["A case for globally shared-medium on-chip interconnect", ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "https://doi.org/10.1145/2000064.2000097", "isca", 2011]], "Jianyun Hu": [["A case for globally shared-medium on-chip interconnect", ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "https://doi.org/10.1145/2000064.2000097", "isca", 2011]], "Jie Xu": [["A case for globally shared-medium on-chip interconnect", ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "https://doi.org/10.1145/2000064.2000097", "isca", 2011]], "Michael C. Huang": [["A case for globally shared-medium on-chip interconnect", ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "https://doi.org/10.1145/2000064.2000097", "isca", 2011]], "Hui Wu": [["A case for globally shared-medium on-chip interconnect", ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "https://doi.org/10.1145/2000064.2000097", "isca", 2011]], "Lingjia Tang": [["The impact of memory subsystem resource sharing on datacenter applications", ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "https://doi.org/10.1145/2000064.2000099", "isca", 2011]], "Jason Mars": [["The impact of memory subsystem resource sharing on datacenter applications", ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "https://doi.org/10.1145/2000064.2000099", "isca", 2011]], "Neil Vachharajani": [["The impact of memory subsystem resource sharing on datacenter applications", ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "https://doi.org/10.1145/2000064.2000099", "isca", 2011]], "Robert Hundt": [["The impact of memory subsystem resource sharing on datacenter applications", ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "https://doi.org/10.1145/2000064.2000099", "isca", 2011]], "Mary Lou Soffa": [["The impact of memory subsystem resource sharing on datacenter applications", ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "https://doi.org/10.1145/2000064.2000099", "isca", 2011]], "Mattan Erez": [["Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput", ["Doe Hyun Yoon", "Min Kyu Jeong", "Mattan Erez"], "https://doi.org/10.1145/2000064.2000100", "isca", 2011]], "Thomas W. Barr": [["SpecTLB: a mechanism for speculative address translation", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/2000064.2000101", "isca", 2011]], "Alan L. Cox": [["SpecTLB: a mechanism for speculative address translation", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/2000064.2000101", "isca", 2011]], "Scott Rixner": [["SpecTLB: a mechanism for speculative address translation", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/2000064.2000101", "isca", 2011]], "David Meisner": [["Power management of online data-intensive services", ["David Meisner", "Christopher M. Sadler", "Luiz Andre Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "https://doi.org/10.1145/2000064.2000103", "isca", 2011]], "Christopher M. Sadler": [["Power management of online data-intensive services", ["David Meisner", "Christopher M. Sadler", "Luiz Andre Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "https://doi.org/10.1145/2000064.2000103", "isca", 2011]], "Luiz Andre Barroso": [["Power management of online data-intensive services", ["David Meisner", "Christopher M. Sadler", "Luiz Andre Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "https://doi.org/10.1145/2000064.2000103", "isca", 2011]], "Wolf-Dietrich Weber": [["Power management of online data-intensive services", ["David Meisner", "Christopher M. Sadler", "Luiz Andre Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "https://doi.org/10.1145/2000064.2000103", "isca", 2011]], "Thomas F. Wenisch": [["Power management of online data-intensive services", ["David Meisner", "Christopher M. Sadler", "Luiz Andre Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "https://doi.org/10.1145/2000064.2000103", "isca", 2011]], "Susmit Biswas": [["Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management", ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "https://doi.org/10.1145/2000064.2000104", "isca", 2011]], "Luke Theogarajan": [["Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management", ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "https://doi.org/10.1145/2000064.2000104", "isca", 2011]], "Sriram Govindan": [["Benefits and limitations of tapping into stored energy for datacenters", ["Sriram Govindan", "Anand Sivasubramaniam", "Bhuvan Urgaonkar"], "https://doi.org/10.1145/2000064.2000105", "isca", 2011]], "Anand Sivasubramaniam": [["Benefits and limitations of tapping into stored energy for datacenters", ["Sriram Govindan", "Anand Sivasubramaniam", "Bhuvan Urgaonkar"], "https://doi.org/10.1145/2000064.2000105", "isca", 2011]], "Bhuvan Urgaonkar": [["Benefits and limitations of tapping into stored energy for datacenters", ["Sriram Govindan", "Anand Sivasubramaniam", "Bhuvan Urgaonkar"], "https://doi.org/10.1145/2000064.2000105", "isca", 2011]], "John Demme": [["Rapid identification of architectural bottlenecks via precise event counting", ["John Demme", "Simha Sethumadhavan"], "https://doi.org/10.1145/2000064.2000107", "isca", 2011]], "Simha Sethumadhavan": [["Rapid identification of architectural bottlenecks via precise event counting", ["John Demme", "Simha Sethumadhavan"], "https://doi.org/10.1145/2000064.2000107", "isca", 2011]], "Hadi Esmaeilzadeh": [["Dark silicon and the end of multicore scaling", ["Hadi Esmaeilzadeh", "Emily R. Blem", "Renee St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "https://doi.org/10.1145/2000064.2000108", "isca", 2011]], "Emily R. Blem": [["Dark silicon and the end of multicore scaling", ["Hadi Esmaeilzadeh", "Emily R. Blem", "Renee St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "https://doi.org/10.1145/2000064.2000108", "isca", 2011]], "Renee St. Amant": [["Dark silicon and the end of multicore scaling", ["Hadi Esmaeilzadeh", "Emily R. Blem", "Renee St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "https://doi.org/10.1145/2000064.2000108", "isca", 2011]], "Doug Burger": [["Dark silicon and the end of multicore scaling", ["Hadi Esmaeilzadeh", "Emily R. Blem", "Renee St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "https://doi.org/10.1145/2000064.2000108", "isca", 2011]], "Christopher J. Hughes": [["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", "isca", 2011]], "Jishen Zhao": [["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", "isca", 2011]], "Cong Xu": [["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", "isca", 2011]], "Yen-Kuang Chen": [["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", "isca", 2011]], "Boris Grot": [["Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/2000064.2000112", "isca", 2011]], "Joel Hestness": [["Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/2000064.2000112", "isca", 2011]], "Sheng Ma": [["DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1145/2000064.2000113", "isca", 2011]], "Natalie D. Enright Jerger": [["DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1145/2000064.2000113", "isca", 2011]], "Zhiying Wang": [["DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1145/2000064.2000113", "isca", 2011]], "Aniruddha N. Udipi": [["Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/2000064.2000115", "isca", 2011]], "Naveen Muralimanohar": [["Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/2000064.2000115", "isca", 2011], ["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", "isca", 2011]], "Rajeev Balasubramonian": [["Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/2000064.2000115", "isca", 2011]], "Al Davis": [["Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/2000064.2000115", "isca", 2011], ["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", "isca", 2011]], "Norman P. Jouppi": [["Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/2000064.2000115", "isca", 2011], ["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", "isca", 2011]], "Nathan L. Binkert": [["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", "isca", 2011]], "Moray McLaren": [["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", "isca", 2011]], "Robert Schreiber": [["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", "isca", 2011]], "Kai Ma": [["Scalable power control for many-core architectures running multi-threaded applications", ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"], "https://doi.org/10.1145/2000064.2000117", "isca", 2011]], "Xue Li": [["Scalable power control for many-core architectures running multi-threaded applications", ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"], "https://doi.org/10.1145/2000064.2000117", "isca", 2011]], "Ming Chen": [["Scalable power control for many-core architectures running multi-threaded applications", ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"], "https://doi.org/10.1145/2000064.2000117", "isca", 2011]], "Xiaorui Wang": [["Scalable power control for many-core architectures running multi-threaded applications", ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"], "https://doi.org/10.1145/2000064.2000117", "isca", 2011]], "Alaa R. Alameldeen": [["Energy-efficient cache design using variable-strength error-correcting codes", ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "https://doi.org/10.1145/2000064.2000118", "isca", 2011]], "Ilya Wagner": [["Energy-efficient cache design using variable-strength error-correcting codes", ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "https://doi.org/10.1145/2000064.2000118", "isca", 2011]], "Zeshan Chishti": [["Energy-efficient cache design using variable-strength error-correcting codes", ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "https://doi.org/10.1145/2000064.2000118", "isca", 2011]], "Wei Wu": [["Energy-efficient cache design using variable-strength error-correcting codes", ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "https://doi.org/10.1145/2000064.2000118", "isca", 2011]], "Chris Wilkerson": [["Energy-efficient cache design using variable-strength error-correcting codes", ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "https://doi.org/10.1145/2000064.2000118", "isca", 2011]], "Shih-Lien Lu": [["Energy-efficient cache design using variable-strength error-correcting codes", ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "https://doi.org/10.1145/2000064.2000118", "isca", 2011]]}