<!doctype html><html lang=en-us><head><script async src="https://www.googletagmanager.com/gtag/js?id=G-WBN59M8Y5S"></script><script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-WBN59M8Y5S")</script><script type=text/javascript>(function(e,t,n,s,o,i,a){e[o]=e[o]||function(){(e[o].a=e[o].a||[]).push(arguments)},e[o].l=1*new Date,i=t.createElement(n),a=t.getElementsByTagName(n)[0],i.async=1,i.src=s,a.parentNode.insertBefore(i,a)})(window,document,"script","https://mc.yandex.ru/metrika/tag.js","ym"),ym(53961409,"init",{clickmap:!0,trackLinks:!0,accurateTrackBounce:!0,webvisor:!0})</script><noscript><div><img src=https://mc.yandex.ru/watch/53961409 style=position:absolute;left:-9999px alt></div></noscript><meta charset=utf-8><link rel=stylesheet href=/hugo-page/style.min.a3a4a7a8e8602aaa85b7cb3d655edde028ac80d73f2a97389e2cbcf995dd672d.css integrity="sha256-o6SnqOhgKqqFt8s9ZV7d4CisgNc/Kpc4niy8+ZXdZy0="><link rel=stylesheet href=/syntax.css id=syntax-theme><link rel=stylesheet type=text/css href=https://tikzjax.com/v1/fonts.css><script src=https://tikzjax.com/v1/tikzjax.js></script><script src=https://cdnjs.cloudflare.com/ajax/libs/lunr.js/2.3.9/lunr.min.js></script><script src=/hugo-page/scripts/lunr.stemmer.support.min.js></script><script src=/hugo-page/scripts/lunr.ru.min.js></script><script src=/hugo-page/scripts/lunr.multi.min.js></script><link rel=stylesheet id=theme><script>function toggleSidebar(){console.log("Toggling sidebar visibility");var e=document.getElementById("sidebar"),t=document.getElementById("wrapper");(e.classList.contains("sidebar-toggled")||window.getComputedStyle(e).display=="block")&&(e.classList.toggle("sidebar-hidden"),t.classList.toggle("sidebar-hidden")),e.classList.add("sidebar-toggled"),t.classList.add("sidebar-toggled")}function switchTheme(e){console.log("Changing theme:",e),document.getElementById("theme").href=e=="dark"?"/hugo-page/dark.min.b3ae1169831434b11b48de5b3e3210547eea6b7884c295ab0030cb973ea0dc49.css":"",document.getElementById("syntax-theme").href=e=="dark"?"/syntax-dark.css":"/syntax.css",localStorage.setItem("theme",e)}async function toggleSearch(){console.log("Toggling search");var e=document.getElementById("search");if(window.getComputedStyle(e).display=="none"?(e.style.display="block",window.scrollTo({top:0}),document.getElementById("search-bar").focus()):e.style.display="none",!index){console.log("Fetching index");const e=await fetch("/hugo-page/searchindex.json"),t=await e.json();index=lunr(function(){this.use(lunr.multiLanguage("en","ru")),this.field("title",{boost:5}),this.field("content",{boost:1}),t.forEach(function(e){this.add(e),articles.push(e)},this)}),console.log("Ready to search")}}var articles=[],index=void 0;function search(){var n,e=document.getElementById("search-bar").value,s=document.getElementById("search-results"),o=document.getElementById("search-count");if(e==""){s.innerHTML="",o.innerHTML="";return}n=index.search(e),o.innerHTML="Found <b>"+n.length+"</b> pages";let t="";for(const a in n){const i=articles[n[a].ref];t+='<li><a href="'+i.path+'">'+i.title+"</a> <p>";const s=i.content,o=80;if(s.includes(e)){const n=s.indexOf(e);n>o&&(t+="…"),t+=s.substring(n-o,n)+"<b>"+e+"</b>"+s.substring(n+e.length,n+e.length+o)}else t+=s.substring(0,o*2);t+="…</p></li>"}s.innerHTML=t}localStorage.getItem("theme")=="dark"&&switchTheme("dark"),window.addEventListener("load",function(){var e=document.getElementById("active-element");e&&e.scrollIntoView({block:"center"})}),window.addEventListener("scroll",function(){var e=document.getElementById("menu");window.scrollY<120?e.classList.remove("scrolled"):e.classList.add("scrolled")}),window.addEventListener("keydown",function(e){if(e.altKey)return;if(document.activeElement.tagName=="INPUT")return;e.key=="ArrowLeft"?document.getElementById("prev-article").click():e.key=="ArrowRight"&&document.getElementById("next-article").click()})</script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css integrity=sha384-AfEj0r4/OFrOo5t7NnNe46zW/tFgW6x/bCJG8FqQCEo3+Aro6EYUG4+cU+KJWu/X crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.js integrity=sha384-g7c+Jr9ZivxKLnZTDUhnkOnsh30B4H0rpLUpJ4jAIKs4fnJI+sEnkvrMWph2EDg4 crossorigin=anonymous></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/contrib/auto-render.min.js integrity=sha384-mll67QQFJfxn0IYznZYonOWZ644AWYC+Pt2cHqMaRhXVrursRwvLnLaebdGIlYNa crossorigin=anonymous onload='renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}]})'></script><title>Machine Code Analyzers - Algorithmica</title></head><body><nav id=sidebar><div class=title><a href=/>Algorithmica</a>
<span class=slash>/</span>
<a href=/hugo-page/hpc/ class=divisionAbbr>HPC</a></div><ul><li class=part>Performance Engineering</li><li><a href=/hugo-page/hpc/complexity/>Complexity Models</a></li><ol><li><a href=/hugo-page/hpc/complexity/hardware/>Modern Hardware</a></li><li><a href=/hugo-page/hpc/complexity/languages/>Programming Languages</a></li></ol><li><a href=/hugo-page/hpc/architecture/>Computer Architecture</a></li><ol><li><a href=/hugo-page/hpc/architecture/isa/>Instruction Set Architectures</a></li><li><a href=/hugo-page/hpc/architecture/assembly/>Assembly Language</a></li><li><a href=/hugo-page/hpc/architecture/loops/>Loops and Conditionals</a></li><li><a href=/hugo-page/hpc/architecture/functions/>Functions and Recursion</a></li><li><a href=/hugo-page/hpc/architecture/indirect/>Indirect Branching</a></li><li><a href=/hugo-page/hpc/architecture/layout/>Machine Code Layout</a></li></ol><li><a href=/hugo-page/hpc/pipelining/>Instruction-Level Parallelism</a></li><ol><li><a href=/hugo-page/hpc/pipelining/hazards/>Pipeline Hazards</a></li><li><a href=/hugo-page/hpc/pipelining/branching/>The Cost of Branching</a></li><li><a href=/hugo-page/hpc/pipelining/branchless/>Branchless Programming</a></li><li><a href=/hugo-page/hpc/pipelining/tables/>Instruction Tables</a></li><li><a href=/hugo-page/hpc/pipelining/throughput/>Throughput Computing</a></li></ol><li><a href=/hugo-page/hpc/compilation/>Compilation</a></li><ol><li><a href=/hugo-page/hpc/compilation/stages/>Stages of Compilation</a></li><li><a href=/hugo-page/hpc/compilation/flags/>Flags and Targets</a></li><li><a href=/hugo-page/hpc/compilation/situational/>Situational Optimizations</a></li><li><a href=/hugo-page/hpc/compilation/contracts/>Contract Programming</a></li><li><a href=/hugo-page/hpc/compilation/precalc/>Precomputation</a></li></ol><li><a href=/hugo-page/hpc/profiling/>Profiling</a></li><ol><li><a href=/hugo-page/hpc/profiling/instrumentation/>Instrumentation</a></li><li><a href=/hugo-page/hpc/profiling/events/>Statistical Profiling</a></li><li><a href=/hugo-page/hpc/profiling/simulation/>Program Simulation</a></li><li><a href=/hugo-page/hpc/profiling/mca/ id=active-element>Machine Code Analyzers</a></li><li><a href=/hugo-page/hpc/profiling/benchmarking/>Benchmarking</a></li><li><a href=/hugo-page/hpc/profiling/noise/>Getting Accurate Results</a></li></ol><li><a href=/hugo-page/hpc/arithmetic/>Arithmetic</a></li><ol><li><a href=/hugo-page/hpc/arithmetic/float/>Floating-Point Numbers</a></li><li><a href=/hugo-page/hpc/arithmetic/ieee-754/>IEEE 754 Floats</a></li><li><a href=/hugo-page/hpc/arithmetic/errors/>Rounding Errors</a></li><li><a href=/hugo-page/hpc/arithmetic/newton/>Newton's Method</a></li><li><a href=/hugo-page/hpc/arithmetic/rsqrt/>Fast Inverse Square Root</a></li><li><a href=/hugo-page/hpc/arithmetic/integer/>Integer Numbers</a></li><li><a href=/hugo-page/hpc/arithmetic/division/>Integer Division</a></li></ol><li><a href=/hugo-page/hpc/number-theory/>Number Theory</a></li><ol><li><a href=/hugo-page/hpc/number-theory/modular/>Modular Arithmetic</a></li><li><a href=/hugo-page/hpc/number-theory/exponentiation/>Binary Exponentiation</a></li><li><a href=/hugo-page/hpc/number-theory/euclid-extended/>Extended Euclidean Algorithm</a></li><li><a href=/hugo-page/hpc/number-theory/montgomery/>Montgomery Multiplication</a></li></ol><li><a href=/hugo-page/hpc/external-memory/>External Memory</a></li><ol><li><a href=/hugo-page/hpc/external-memory/hierarchy/>Memory Hierarchy</a></li><li><a href=/hugo-page/hpc/external-memory/virtual/>Virtual Memory</a></li><li><a href=/hugo-page/hpc/external-memory/model/>External Memory Model</a></li><li><a href=/hugo-page/hpc/external-memory/sorting/>External Sorting</a></li><li><a href=/hugo-page/hpc/external-memory/list-ranking/>List Ranking</a></li><li><a href=/hugo-page/hpc/external-memory/policies/>Eviction Policies</a></li><li><a href=/hugo-page/hpc/external-memory/oblivious/>Cache-Oblivious Algorithms</a></li><li><a href=/hugo-page/hpc/external-memory/locality/>Spatial and Temporal Locality</a></li></ol><li><a href=/hugo-page/hpc/cpu-cache/>RAM & CPU Caches</a></li><ol><li><a href=/hugo-page/hpc/cpu-cache/bandwidth/>Memory Bandwidth</a></li><li><a href=/hugo-page/hpc/cpu-cache/latency/>Memory Latency</a></li><li><a href=/hugo-page/hpc/cpu-cache/cache-lines/>Cache Lines</a></li><li><a href=/hugo-page/hpc/cpu-cache/sharing/>Memory Sharing</a></li><li><a href=/hugo-page/hpc/cpu-cache/mlp/>Memory-Level Parallelism</a></li><li><a href=/hugo-page/hpc/cpu-cache/prefetching/>Prefetching</a></li><li><a href=/hugo-page/hpc/cpu-cache/alignment/>Alignment and Packing</a></li><li><a href=/hugo-page/hpc/cpu-cache/pointers/>Pointer Alternatives</a></li><li><a href=/hugo-page/hpc/cpu-cache/associativity/>Cache Associativity</a></li><li><a href=/hugo-page/hpc/cpu-cache/paging/>Memory Paging</a></li><li><a href=/hugo-page/hpc/cpu-cache/aos-soa/>AoS and SoA</a></li></ol><li><a href=/hugo-page/hpc/simd/>SIMD Parallelism</a></li><ol><li><a href=/hugo-page/hpc/simd/intrinsics/>Intrinsics and Vector Types</a></li><li><a href=/hugo-page/hpc/simd/moving/>Moving Data</a></li><li><a href=/hugo-page/hpc/simd/reduction/>Reductions</a></li><li><a href=/hugo-page/hpc/simd/masking/>Masking and Blending</a></li><li><a href=/hugo-page/hpc/simd/shuffling/>In-Register Shuffles</a></li><li><a href=/hugo-page/hpc/simd/auto-vectorization/>Auto-Vectorization and SPMD</a></li></ol><li><a href=/hugo-page/hpc/algorithms/>Algorithms Case Studies</a></li><ol><li><a href=/hugo-page/hpc/algorithms/gcd/>Binary GCD</a></li><li><a href=/hugo-page/hpc/algorithms/factorization/>Integer Factorization</a></li><li><a href=/hugo-page/hpc/algorithms/argmin/>Argmin with SIMD</a></li><li><a href=/hugo-page/hpc/algorithms/prefix/>Prefix Sum with SIMD</a></li><li><a href=/hugo-page/hpc/algorithms/matmul/>Matrix Multiplication</a></li></ol><li><a href=/hugo-page/hpc/data-structures/>Data Structures Case Studies</a></li><ol><li><a href=/hugo-page/hpc/data-structures/binary-search/>Binary Search</a></li><li><a href=/hugo-page/hpc/data-structures/s-tree/>Static B-Trees</a></li><li><a href=/hugo-page/hpc/data-structures/b-tree/>Search Trees</a></li><li><a href=/hugo-page/hpc/data-structures/segment-trees/>Segment Trees</a></li></ol></ul></nav><div id=wrapper><menu id=menu><div class=left><a><img src=/icons/bars-solid.svg onclick=toggleSidebar() title='open table of contents'>
</a><a><img src=/icons/adjust-solid.svg style=position:relative;top:-1px onclick='switchTheme(localStorage.getItem("theme")=="dark"?"light":"dark")' title='dark theme'>
</a><a><img src=/icons/search-solid.svg onclick=toggleSearch() title=search></a></div><div class=title>Machine Code Analyzers</div><div class=right><a onclick=window.print()><img src=/icons/print-solid.svg title=print>
</a><a href=https://prose.io/#algorithmica-org/algorithmica/edit/master//hpc%2fprofiling%2fmca.md><img src=/icons/edit-solid.svg title=edit style=width:18px;position:relative;right:-2px;top:-1px>
</a><a href=https://github.com/algorithmica-org/algorithmica/blob/master//hpc/profiling/mca.md class=github-main><img src=/icons/github-brands.svg title='view on github'></a></div></menu><main><div id=search><input id=search-bar type=search placeholder='Search this book…' oninput=search()><div id=search-count></div><div id=search-results></div></div><header><h1>Machine Code Analyzers</h1><div class=info></div></header><article><p>A <em>machine code analyzer</em> is a program that takes a small snippet of assembly code and <a href=../simulation>simulates</a> its execution on a particular microarchitecture using information available to compilers, and outputs the latency and throughput of the whole block, as well as cycle-perfect utilization of various resources within the CPU.</p><span class=anchor id=using-llvm-mca></span><h3><a class=anchor-link href=http://jyang772.github.io/hugo-page/hpc/profiling/mca/#using-llvm-mca>#</a>Using <code>llvm-mca</code></h3><p>There are many different machine code analyzers, but I personally prefer <code>llvm-mca</code>, which you can probably install via a package manager together with <code>clang</code>. You can also access it through a web-based tool called <a href=https://uica.uops.info>UICA</a> or in the <a href=https://godbolt.org/>Compiler Explorer</a> by selecting &ldquo;Analysis&rdquo; as the language.</p><p>What <code>llvm-mca</code> does is it runs a set number of iterations of a given assembly snippet and computes statistics about the resource usage of each instruction, which is useful for finding out where the bottleneck is.</p><p>We will consider the array sum as our simple example:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl><span class=nl>loop:</span>
</span></span><span class=line><span class=cl>    <span class=nf>addl</span> <span class=p>(</span><span class=nv>%rax</span><span class=p>),</span> <span class=nv>%edx</span>
</span></span><span class=line><span class=cl>    <span class=nf>addq</span> <span class=no>$4</span><span class=p>,</span> <span class=nv>%rax</span>
</span></span><span class=line><span class=cl>    <span class=nf>cmpq</span> <span class=nv>%rcx</span><span class=p>,</span> <span class=nv>%rax</span>
</span></span><span class=line><span class=cl>    <span class=nf>jne</span>	 <span class=no>loop</span>
</span></span></code></pre></div><p>Here is its analysis with <code>llvm-mca</code> for the Skylake microarchitecture:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-yaml data-lang=yaml><span class=line><span class=cl><span class=nt>Iterations</span><span class=p>:</span><span class=w>        </span><span class=m>100</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>Instructions</span><span class=p>:</span><span class=w>      </span><span class=m>400</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>Total Cycles</span><span class=p>:</span><span class=w>      </span><span class=m>108</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>Total uOps</span><span class=p>:</span><span class=w>        </span><span class=m>500</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>Dispatch Width</span><span class=p>:</span><span class=w>    </span><span class=m>6</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>uOps Per Cycle</span><span class=p>:</span><span class=w>    </span><span class=m>4.63</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>IPC</span><span class=p>:</span><span class=w>               </span><span class=m>3.70</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>Block RThroughput</span><span class=p>:</span><span class=w> </span><span class=m>0.8</span><span class=w>
</span></span></span></code></pre></div><p>First, it outputs general information about the loop and the hardware:</p><ul><li>It &ldquo;ran&rdquo; the loop 100 times, executing 400 instructions in total in 108 cycles, which is the same as executing $\frac{400}{108} \approx 3.7$ <a href=/hpc/complexity/hardware>instructions per cycle</a> on average (IPC).</li><li>The CPU is theoretically capable of executing up to 6 instructions per cycle (<a href=/hpc/architecture/layout>dispatch width</a>).</li><li>Each cycle in theory can be executed in 0.8 cycles on average (<a href=/hpc/pipelining/tables>block reciprocal throughput</a>).</li><li>The &ldquo;uOps&rdquo; here are the micro-operations that the CPU splits each instruction into (e.g., fused load-add is composed of two uOps).</li></ul><p>Then it proceeds to give information about each individual instruction:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-yaml data-lang=yaml><span class=line><span class=cl><span class=nt>Instruction Info</span><span class=p>:</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[1]</span><span class=p>:</span><span class=w> </span><span class=l>uOps</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[2]</span><span class=p>:</span><span class=w> </span><span class=l>Latency</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[3]</span><span class=p>:</span><span class=w> </span><span class=l>RThroughput</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[4]</span><span class=p>:</span><span class=w> </span><span class=l>MayLoad</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[5]</span><span class=p>:</span><span class=w> </span><span class=l>MayStore</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[6]</span><span class=p>:</span><span class=w> </span><span class=l>HasSideEffects (U)</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[1]    [2]    [3]    [4]    [5]    [6]    Instructions</span><span class=p>:</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span><span class=m>2</span><span class=w>      </span><span class=m>6</span><span class=w>     </span><span class=m>0.50</span><span class=w>    </span>*<span class=w>                   </span><span class=l>addl	(%rax), %edx</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span><span class=m>1</span><span class=w>      </span><span class=m>1</span><span class=w>     </span><span class=m>0.25</span><span class=w>                        </span><span class=l>addq	$4, %rax</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span><span class=m>1</span><span class=w>      </span><span class=m>1</span><span class=w>     </span><span class=m>0.25</span><span class=w>                        </span><span class=l>cmpq	%rcx, %rax</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span><span class=m>1</span><span class=w>      </span><span class=m>1</span><span class=w>     </span><span class=m>0.50</span><span class=w>                        </span><span class=l>jne	-11</span><span class=w>
</span></span></span></code></pre></div><p>There is nothing there that there isn&rsquo;t in the <a href=/hpc/pipelining/tables>instruction tables</a>:</p><ul><li>how many uOps each instruction is split into;</li><li>how many cycles each instruction takes to complete (latency);</li><li>how many cycles each instruction takes to complete in the amortized sense (reciprocal throughput), considering that several copies of it can be executed simultaneously.</li></ul><p>Then it outputs probably the most important part — which instructions are executing when and where:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-yaml data-lang=yaml><span class=line><span class=cl><span class=nt>Resource pressure by instruction</span><span class=p>:</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w></span><span class=nt>[0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    Instructions</span><span class=p>:</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span>- <span class=w>     </span>- <span class=w>    </span><span class=m>0.01</span><span class=w>   </span><span class=m>0.98</span><span class=w>   </span><span class=m>0.50</span><span class=w>   </span><span class=m>0.50</span><span class=w>    </span>- <span class=w>     </span>- <span class=w>    </span><span class=m>0.01</span><span class=w>    </span>- <span class=w>    </span><span class=l>addl (%rax), %edx</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>    </span><span class=m>0.01</span><span class=w>   </span><span class=m>0.99</span><span class=w>    </span>- <span class=w>    </span><span class=l>addq $4, %rax</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>    </span><span class=m>0.01</span><span class=w>    </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>    </span><span class=m>0.99</span><span class=w>    </span>- <span class=w>     </span>- <span class=w>    </span><span class=l>cmpq %rcx, %rax</span><span class=w>
</span></span></span><span class=line><span class=cl><span class=w> </span>- <span class=w>     </span>- <span class=w>    </span><span class=m>0.99</span><span class=w>    </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>     </span>- <span class=w>    </span><span class=m>0.01</span><span class=w>    </span>- <span class=w>    </span><span class=l>jne  -11</span><span class=w>
</span></span></span></code></pre></div><p>As the contention for execution ports causes <a href=/hpc/pipelining/hazards>structural hazards</a>, ports often become the bottleneck for throughput-oriented loops, and this chart helps diagnose why. It does not give you a cycle-perfect Gantt chart of something like that, but it gives you the aggregate statistics of the execution ports used for each instruction, which lets you find which one is overloaded.</p></article><div class=nextprev><div class=left><a href=http://jyang772.github.io/hugo-page/hpc/profiling/simulation/ id=prev-article>← Program Simulation</a></div><div class=right><a href=http://jyang772.github.io/hugo-page/hpc/profiling/benchmarking/ id=next-article>Benchmarking →</a></div></div></main><footer>Copyright 2021–2022 Sergey Slotin<br></footer></div></body></html>