// SR Flip Flop
module sr_ff(s,r,preset,clr,clk,q,qbar);
input s,r;
input preset, clr, clk;
output reg q, qbar;

initial
	begin
		q=0;
		qbar=1;
	end

always @(posedge clk)
case({preset,clr,s,r})
4'b1100: begin q=1; qbar=0; end
4'b0000: begin q=0; qbar=1; end
4'b0100: begin q=q; qbar=qbar; end
4'b0101: begin q=0; qbar=1; end
4'b0110: begin q=1; qbar=0; end
4'b0111: begin q=1'bx; qbar=1'bx; end
endcase
endmodule





// SR Flip Flop Test Bench
module sr_ff_tb;

	// Inputs
	reg s;
	reg r;
	reg preset;
	reg clr;
	reg clk;

	// Outputs
	wire q;
	wire qbar;

	// Instantiate the Unit Under Test (UUT)
	sr_ff uut (
		.s(s), 
		.r(r), 
		.preset(preset), 
		.clr(clr), 
		.clk(clk), 
		.q(q), 
		.qbar(qbar)
	);

	initial begin
		// Initialize Inputs
		preset=0;
		clr=0;
		s=0;
		r=0;
		clk=0; 
		
		#100;
		clr=1;
		
end
	initial forever #10 clk=~clk;
	initial forever #15 s=~s;
	initial forever #20 r=~r;
endmodule