{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500949108411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500949108411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:18:28 2017 " "Processing started: Tue Jul 25 10:18:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500949108411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500949108411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500949108411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500949108831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/claaa17-vga3/rtl/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/claaa17-vga3/rtl/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 vga_control.v(54) " "Verilog HDL Expression warning at vga_control.v(54): truncated literal to match 7 bits" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 vga_control.v(58) " "Verilog HDL Expression warning at vga_control.v(58): truncated literal to match 7 bits" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/claaa17-vga3/rtl/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/claaa17-vga3/rtl/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/claaa17-vga3/rtl/vga_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/claaa17-vga3/rtl/vga_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_drive " "Found entity 1: vga_drive" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_drive.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_title2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_title2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_title2 " "Found entity 1: rom_title2" {  } { { "rom_title2.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom_title2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vgalive2 vga_control.v(49) " "Verilog HDL Implicit Net warning at vga_control.v(49): created implicit net for \"vgalive2\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949108881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1500949108991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:vga_control " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:vga_control\"" {  } { { "../RTL/vga_top.v" "vga_control" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 vga_control.v(162) " "Verilog HDL assignment warning at vga_control.v(162): truncated value with size 10 to match size of target (6)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500949109001 "|vga_top|vga_control:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom vga_control:vga_control\|rom:U5 " "Elaborating entity \"rom\" for hierarchy \"vga_control:vga_control\|rom:U5\"" {  } { { "../RTL/vga_control.v" "U5" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file title.mif " "Parameter \"init_file\" = \"title.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 576 " "Parameter \"width_a\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109141 ""}  } { { "rom.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500949109141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5g1 " "Found entity 1: altsyncram_h5g1" {  } { { "db/altsyncram_h5g1.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/altsyncram_h5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949109341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949109341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h5g1 vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component\|altsyncram_h5g1:auto_generated " "Elaborating entity \"altsyncram_h5g1\" for hierarchy \"vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component\|altsyncram_h5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949109341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_title2 vga_control:vga_control\|rom_title2:U6 " "Elaborating entity \"rom_title2\" for hierarchy \"vga_control:vga_control\|rom_title2:U6\"" {  } { { "../RTL/vga_control.v" "U6" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_title2.v" "altsyncram_component" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom_title2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_title2.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom_title2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file title2.mif " "Parameter \"init_file\" = \"title2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111621 ""}  } { { "rom_title2.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom_title2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500949111621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95g1 " "Found entity 1: altsyncram_95g1" {  } { { "db/altsyncram_95g1.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/altsyncram_95g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949111751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949111751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95g1 vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component\|altsyncram_95g1:auto_generated " "Elaborating entity \"altsyncram_95g1\" for hierarchy \"vga_control:vga_control\|rom_title2:U6\|altsyncram:altsyncram_component\|altsyncram_95g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949111751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_drive vga_drive:vga_drive " "Elaborating entity \"vga_drive\" for hierarchy \"vga_drive:vga_drive\"" {  } { { "../RTL/vga_top.v" "vga_drive" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949112201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(107) " "Verilog HDL assignment warning at vga_drive.v(107): truncated value with size 11 to match size of target (10)" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_drive.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500949112201 "|vga_top|vga_drive:vga_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(108) " "Verilog HDL assignment warning at vga_drive.v(108): truncated value with size 11 to match size of target (10)" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_drive.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500949112201 "|vga_top|vga_drive:vga_drive"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b84 " "Found entity 1: altsyncram_2b84" {  } { { "db/altsyncram_2b84.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/altsyncram_2b84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949114991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949114991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949115561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949115561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949115661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949115661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tai " "Found entity 1: cntr_tai" {  } { { "db/cntr_tai.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/cntr_tai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949115801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949115801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/cmpr_h9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949115881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949115881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/cntr_22j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949115971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949115971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949116111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949116111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949116181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949116181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949116291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949116291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949116371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949116371 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949116691 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1500949117301 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1500949117301 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1500949117301 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "vga_drive:vga_drive " "Partition \"vga_drive:vga_drive\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1500949117301 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1500949117301 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1500949117301 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod0\"" {  } { { "../RTL/vga_control.v" "Mod0" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949118991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod1\"" {  } { { "../RTL/vga_control.v" "Mod1" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949118991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod2\"" {  } { { "../RTL/vga_control.v" "Mod2" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949118991 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1500949118991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod0\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949119051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119051 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500949119051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949119121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949119121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949119131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949119131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949119151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949119151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod1\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949119221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500949119221 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500949119221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f3m " "Found entity 1: lpm_divide_f3m" {  } { { "db/lpm_divide_f3m.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/lpm_divide_f3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949119301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949119301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949119311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949119311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ave.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ave " "Found entity 1: alt_u_div_ave" {  } { { "db/alt_u_div_ave.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/alt_u_div_ave.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500949119331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500949119331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1500949120161 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1500949120251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949121081 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component\|altsyncram_h5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"vga_control:vga_control\|rom:U5\|altsyncram:altsyncram_component\|altsyncram_h5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_h5g1.tdf" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/db/altsyncram_h5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/Pro/rom.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_control.v" 177 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 66 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949121601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1565 " "Implemented 1565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500949121701 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500949121701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "607 " "Implemented 607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500949121701 ""} { "Info" "ICUT_CUT_TM_RAMS" "832 " "Implemented 832 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1500949121701 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 -1 1500949121701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500949121701 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1500949121751 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500949121841 "|vga_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1500949121841 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949122051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500949122271 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500949122271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500949122271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500949122271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949122911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:18:42 2017 " "Processing ended: Tue Jul 25 10:18:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949122911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949122911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949122911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500949122911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500949124741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500949124741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:18:44 2017 " "Processing started: Tue Jul 25 10:18:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500949124741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500949124741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off vga_top -c vga_top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off vga_top -c vga_top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500949124741 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949125261 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "vga_drive:vga_drive " "Using previously generated Fitter netlist for partition \"vga_drive:vga_drive\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 88 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949125431 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949125771 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949125851 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 21 533 0 0 512 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 21 of its 533 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 512 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1500949126311 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1500949126311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1500949126571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949126571 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "8 " "Found 8 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1500949127041 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[0\] " "No output dependent on input pin \"vga_data\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[1\] " "No output dependent on input pin \"vga_data\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[2\] " "No output dependent on input pin \"vga_data\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[3\] " "No output dependent on input pin \"vga_data\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[4\] " "No output dependent on input pin \"vga_data\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[5\] " "No output dependent on input pin \"vga_data\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[6\] " "No output dependent on input pin \"vga_data\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[7\] " "No output dependent on input pin \"vga_data\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|vga_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state1\[0\] " "No output dependent on input pin \"key_state1\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|key_state1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state1\[1\] " "No output dependent on input pin \"key_state1\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|key_state1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state2\[0\] " "No output dependent on input pin \"key_state2\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|key_state2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state2\[1\] " "No output dependent on input pin \"key_state2\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|key_state2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[0\] " "No output dependent on input pin \"freq\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[1\] " "No output dependent on input pin \"freq\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[2\] " "No output dependent on input pin \"freq\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[3\] " "No output dependent on input pin \"freq\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[4\] " "No output dependent on input pin \"freq\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[5\] " "No output dependent on input pin \"freq\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[6\] " "No output dependent on input pin \"freq\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[7\] " "No output dependent on input pin \"freq\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[8\] " "No output dependent on input pin \"freq\[8\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[9\] " "No output dependent on input pin \"freq\[9\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[10\] " "No output dependent on input pin \"freq\[10\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[11\] " "No output dependent on input pin \"freq\[11\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[12\] " "No output dependent on input pin \"freq\[12\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[13\] " "No output dependent on input pin \"freq\[13\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[14\] " "No output dependent on input pin \"freq\[14\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[15\] " "No output dependent on input pin \"freq\[15\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[16\] " "No output dependent on input pin \"freq\[16\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[17\] " "No output dependent on input pin \"freq\[17\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[18\] " "No output dependent on input pin \"freq\[18\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[19\] " "No output dependent on input pin \"freq\[19\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[20\] " "No output dependent on input pin \"freq\[20\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[21\] " "No output dependent on input pin \"freq\[21\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[22\] " "No output dependent on input pin \"freq\[22\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[23\] " "No output dependent on input pin \"freq\[23\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[24\] " "No output dependent on input pin \"freq\[24\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[25\] " "No output dependent on input pin \"freq\[25\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[26\] " "No output dependent on input pin \"freq\[26\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[27\] " "No output dependent on input pin \"freq\[27\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[28\] " "No output dependent on input pin \"freq\[28\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[29\] " "No output dependent on input pin \"freq\[29\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[30\] " "No output dependent on input pin \"freq\[30\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[31\] " "No output dependent on input pin \"freq\[31\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|freq[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[0\] " "No output dependent on input pin \"ad_level\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[1\] " "No output dependent on input pin \"ad_level\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[2\] " "No output dependent on input pin \"ad_level\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[3\] " "No output dependent on input pin \"ad_level\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[4\] " "No output dependent on input pin \"ad_level\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[5\] " "No output dependent on input pin \"ad_level\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[6\] " "No output dependent on input pin \"ad_level\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[7\] " "No output dependent on input pin \"ad_level\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[8\] " "No output dependent on input pin \"ad_level\[8\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[9\] " "No output dependent on input pin \"ad_level\[9\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|ad_level[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[0\] " "No output dependent on input pin \"fuzhi\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[1\] " "No output dependent on input pin \"fuzhi\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[2\] " "No output dependent on input pin \"fuzhi\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[3\] " "No output dependent on input pin \"fuzhi\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[4\] " "No output dependent on input pin \"fuzhi\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[5\] " "No output dependent on input pin \"fuzhi\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[6\] " "No output dependent on input pin \"fuzhi\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[7\] " "No output dependent on input pin \"fuzhi\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[8\] " "No output dependent on input pin \"fuzhi\[8\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[9\] " "No output dependent on input pin \"fuzhi\[9\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949128261 "|vga_top|fuzhi[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1500949128261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5752 " "Implemented 5752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500949128281 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500949128281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4534 " "Implemented 4534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500949128281 ""} { "Info" "ICUT_CUT_TM_RAMS" "1098 " "Implemented 1098 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1500949128281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500949128281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949128671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:18:48 2017 " "Processing ended: Tue Jul 25 10:18:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949128671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949128671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949128671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500949128671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500949130641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500949130641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:18:50 2017 " "Processing started: Tue Jul 25 10:18:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500949130641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1500949130641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_top -c vga_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1500949130641 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1500949130701 ""}
{ "Info" "0" "" "Project  = vga_top" {  } {  } 0 0 "Project  = vga_top" 0 0 "Fitter" 0 0 1500949130701 ""}
{ "Info" "0" "" "Revision = vga_top" {  } {  } 0 0 "Revision = vga_top" 0 0 "Fitter" 0 0 1500949130701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1500949131251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1500949131371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500949131431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500949131431 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1500949131851 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "1.49 1 0 5 " "Fitter is preserving placement for 1.49 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 5 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1500949132751 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1500949132981 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1500949133171 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 115 " "No exact pin location assignment(s) for 84 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[0\] " "Pin vga_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[1\] " "Pin vga_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[2\] " "Pin vga_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[3\] " "Pin vga_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[4\] " "Pin vga_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[5\] " "Pin vga_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[6\] " "Pin vga_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[7\] " "Pin vga_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state1\[0\] " "Pin key_state1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state1[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state1\[1\] " "Pin key_state1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state1[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state2\[0\] " "Pin key_state2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state2[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state2\[1\] " "Pin key_state2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state2[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[0\] " "Pin value_x\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[1\] " "Pin value_x\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[2\] " "Pin value_x\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[3\] " "Pin value_x\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[4\] " "Pin value_x\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[5\] " "Pin value_x\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[6\] " "Pin value_x\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[7\] " "Pin value_x\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[8\] " "Pin value_x\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[9\] " "Pin value_x\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[0\] " "Pin value_y\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[1\] " "Pin value_y\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[2\] " "Pin value_y\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[3\] " "Pin value_y\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[4\] " "Pin value_y\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[5\] " "Pin value_y\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[6\] " "Pin value_y\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[7\] " "Pin value_y\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[8\] " "Pin value_y\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[9\] " "Pin value_y\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[0\] " "Pin freq\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[1\] " "Pin freq\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[2\] " "Pin freq\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[3\] " "Pin freq\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[4\] " "Pin freq\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[5\] " "Pin freq\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[6\] " "Pin freq\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[7\] " "Pin freq\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[8\] " "Pin freq\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[9\] " "Pin freq\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[10\] " "Pin freq\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[10] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[11\] " "Pin freq\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[11] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[12\] " "Pin freq\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[12] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[13\] " "Pin freq\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[13] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[14\] " "Pin freq\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[14] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[15\] " "Pin freq\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[15] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[16\] " "Pin freq\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[16] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[17\] " "Pin freq\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[17] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[18\] " "Pin freq\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[18] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[19\] " "Pin freq\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[19] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[20\] " "Pin freq\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[20] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[21\] " "Pin freq\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[21] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[22\] " "Pin freq\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[22] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[23\] " "Pin freq\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[23] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[24\] " "Pin freq\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[24] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[25\] " "Pin freq\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[25] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[26\] " "Pin freq\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[26] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[27\] " "Pin freq\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[27] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[28\] " "Pin freq\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[28] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[29\] " "Pin freq\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[29] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[30\] " "Pin freq\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[30] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[31\] " "Pin freq\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[31] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[0\] " "Pin ad_level\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[1\] " "Pin ad_level\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[2\] " "Pin ad_level\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[3\] " "Pin ad_level\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[4\] " "Pin ad_level\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[5\] " "Pin ad_level\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[6\] " "Pin ad_level\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[7\] " "Pin ad_level\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[8\] " "Pin ad_level\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[9\] " "Pin ad_level\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[0\] " "Pin fuzhi\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[1\] " "Pin fuzhi\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[2\] " "Pin fuzhi\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[3\] " "Pin fuzhi\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[4\] " "Pin fuzhi\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[5\] " "Pin fuzhi\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[6\] " "Pin fuzhi\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[7\] " "Pin fuzhi\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[8\] " "Pin fuzhi\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[9\] " "Pin fuzhi\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949133881 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1500949133881 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500949144241 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1500949144261 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500949144931 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3415 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3415 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500949144941 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1500949144941 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 1629 global CLKCTRL_G1 " "altera_internal_jtag~TCKUTAPCLKENA0 with 1629 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1500949144941 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500949144941 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 1202 global CLKCTRL_G7 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 1202 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1500949144941 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500949144941 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1500949144941 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500949145231 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949145251 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949147031 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949147031 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949147031 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1500949147031 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1500949147031 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_top.sdc " "Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1500949147081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1500949147101 "|vga_top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1500949147151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1500949147151 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1500949147171 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500949147171 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500949147171 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500949147171 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1500949147171 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500949147611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500949147611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1500949147611 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500949147641 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500949147671 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1500949147681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1500949147681 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1500949147701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1500949147711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1500949147721 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1500949147721 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949150311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1500949162781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949165141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500949165161 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500949177241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949177241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500949179431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "1.90 " "Router is attempting to preserve 1.90 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1500949188151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1500949194531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500949194531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949200401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1500949200411 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500949200411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.15 " "Total time spent on timing analysis during the Fitter is 5.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1500949208081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500949208291 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1500949208291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500949213041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500949213151 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1500949213151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500949217621 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949231041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DE1-SOC/claaa17-VGA3/Pro/output_files/vga_top.fit.smsg " "Generated suppressed messages file E:/DE1-SOC/claaa17-VGA3/Pro/output_files/vga_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1500949233111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1954 " "Peak virtual memory: 1954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949235601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:20:35 2017 " "Processing ended: Tue Jul 25 10:20:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949235601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949235601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949235601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1500949235601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1500949237601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500949237601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:20:37 2017 " "Processing started: Tue Jul 25 10:20:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500949237601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1500949237601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_top -c vga_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1500949237601 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1500949250621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949254581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:20:54 2017 " "Processing ended: Tue Jul 25 10:20:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949254581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949254581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949254581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1500949254581 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1500949255341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1500949256621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500949256621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:20:56 2017 " "Processing started: Tue Jul 25 10:20:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500949256621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500949256621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_top -c vga_top " "Command: quartus_sta vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500949256621 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1500949256691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500949257901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1500949257971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1500949257971 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260042 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1500949260042 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1500949260042 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_top.sdc " "Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1500949260092 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500949260112 "|vga_top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1500949260132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260132 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1500949260152 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1500949260172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.513 " "Worst-case setup slack is 10.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.513               0.000 altera_reserved_tck  " "   10.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949260252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 altera_reserved_tck  " "    0.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949260262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.213 " "Worst-case recovery slack is 15.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.213               0.000 altera_reserved_tck  " "   15.213               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949260272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.613 " "Worst-case removal slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 altera_reserved_tck  " "    0.613               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.509 " "Worst-case minimum pulse width slack is 15.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.509               0.000 altera_reserved_tck  " "   15.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949260282 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1500949260392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1500949260472 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1500949260472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1500949266152 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500949266542 "|vga_top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.395 " "Worst-case setup slack is 10.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.395               0.000 altera_reserved_tck  " "   10.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949266612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.372 " "Worst-case hold slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 altera_reserved_tck  " "    0.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949266622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.174 " "Worst-case recovery slack is 15.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.174               0.000 altera_reserved_tck  " "   15.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949266632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.594 " "Worst-case removal slack is 0.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 altera_reserved_tck  " "    0.594               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.496 " "Worst-case minimum pulse width slack is 15.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.496               0.000 altera_reserved_tck  " "   15.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949266642 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1500949266702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1500949266922 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1500949266922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1500949272692 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500949273082 "|vga_top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.346 " "Worst-case setup slack is 13.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.346               0.000 altera_reserved_tck  " "   13.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949273122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949273132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.133 " "Worst-case recovery slack is 16.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.133               0.000 altera_reserved_tck  " "   16.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949273142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.375 " "Worst-case removal slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 altera_reserved_tck  " "    0.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949273152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.171 " "Worst-case minimum pulse width slack is 15.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.171               0.000 altera_reserved_tck  " "   15.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949273162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949273162 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1500949273212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500949274052 "|vga_top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.593 " "Worst-case setup slack is 13.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.593               0.000 altera_reserved_tck  " "   13.593               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949274092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949274112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.206 " "Worst-case recovery slack is 16.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.206               0.000 altera_reserved_tck  " "   16.206               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949274122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.337 " "Worst-case removal slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 altera_reserved_tck  " "    0.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.168 " "Worst-case minimum pulse width slack is 15.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.168               0.000 altera_reserved_tck  " "   15.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500949274132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1500949276092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1500949276102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949276272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:21:16 2017 " "Processing ended: Tue Jul 25 10:21:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949276272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949276272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949276272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500949276272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500949278292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500949278292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:21:18 2017 " "Processing started: Tue Jul 25 10:21:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500949278292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500949278292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_top -c vga_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500949278292 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1500949279962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top.vo E:/DE1-SOC/claaa17-VGA3/Pro/simulation/modelsim/ simulation " "Generated file vga_top.vo in folder \"E:/DE1-SOC/claaa17-VGA3/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500949281172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949281482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:21:21 2017 " "Processing ended: Tue Jul 25 10:21:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949281482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949281482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949281482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500949281482 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus II Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500949282222 ""}
