; BTOR description generated by Yosys 0.54+29 (git sha1 7b0c1fe49, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) for module i2c_master_top.
1 sort bitvec 1
2 input 1 arst_i ; ./verilog/i2c_master_top.v:93.15-93.21
3 input 1 scl_pad_i ; ./verilog/i2c_master_top.v:109.9-109.18
4 input 1 sda_pad_i ; ./verilog/i2c_master_top.v:114.9-114.18
5 sort bitvec 3
6 input 5 wb_adr_i ; ./verilog/i2c_master_top.v:94.15-94.23
7 input 1 wb_clk_i ; ./verilog/i2c_master_top.v:91.15-91.23
8 input 1 wb_cyc_i ; ./verilog/i2c_master_top.v:99.15-99.23
9 sort bitvec 8
10 input 9 wb_dat_i ; ./verilog/i2c_master_top.v:95.15-95.23
11 input 1 wb_rst_i ; ./verilog/i2c_master_top.v:92.15-92.23
12 input 1 wb_stb_i ; ./verilog/i2c_master_top.v:98.15-98.23
13 input 1 wb_we_i ; ./verilog/i2c_master_top.v:97.15-97.22
14 const 1 0
15 output 14 scl_pad_o ; ./verilog/i2c_master_top.v:110.9-110.18
16 const 1 1
17 state 1
18 init 1 17 16
19 ite 1 2 17 16
20 output 19 scl_padoen_o ; ./verilog/i2c_master_top.v:111.9-111.21
21 output 14 sda_pad_o ; ./verilog/i2c_master_top.v:115.9-115.18
22 state 1
23 init 1 22 16
24 ite 1 2 22 16
25 output 24 sda_padoen_o ; ./verilog/i2c_master_top.v:116.9-116.21
26 state 1
27 output 26 wb_ack_o ; ./verilog/i2c_master_top.v:100.15-100.23
28 state 9
29 output 28 wb_dat_o ; ./verilog/i2c_master_top.v:96.15-96.23
30 state 1
31 init 1 30 14
32 ite 1 2 30 14
33 output 32 wb_inta_o ; ./verilog/i2c_master_top.v:101.15-101.24
34 const 9 00000000
35 state 9
36 init 9 35 34
37 ite 9 2 35 34
38 slice 1 37 4 4
39 uext 1 38 0 byte_controller.write ; ./verilog/i2c_master_byte_ctrl.v:93.14-93.19
40 slice 1 37 6 6
41 uext 1 40 0 byte_controller.stop ; ./verilog/i2c_master_byte_ctrl.v:91.14-91.18
42 slice 1 37 7 7
43 uext 1 42 0 byte_controller.start ; ./verilog/i2c_master_byte_ctrl.v:90.14-90.19
44 state 9
45 init 9 44 34
46 ite 9 2 44 34
47 uext 9 46 0 byte_controller.sr ; ./verilog/i2c_master_byte_ctrl.v:133.12-133.14
48 state 1
49 init 1 48 14
50 ite 1 2 48 14
51 uext 1 50 0 byte_controller.shift ; ./verilog/i2c_master_byte_ctrl.v:134.12-134.17
52 uext 1 24 0 byte_controller.sda_oen ; ./verilog/i2c_master_byte_ctrl.v:112.9-112.16
53 uext 1 14 0 byte_controller.sda_o ; ./verilog/i2c_master_byte_ctrl.v:111.9-111.14
54 uext 1 4 0 byte_controller.sda_i ; ./verilog/i2c_master_byte_ctrl.v:110.9-110.14
55 uext 1 19 0 byte_controller.scl_oen ; ./verilog/i2c_master_byte_ctrl.v:109.9-109.16
56 uext 1 14 0 byte_controller.scl_o ; ./verilog/i2c_master_byte_ctrl.v:108.9-108.14
57 uext 1 3 0 byte_controller.scl_i ; ./verilog/i2c_master_byte_ctrl.v:107.9-107.14
58 uext 1 11 0 byte_controller.rst ; ./verilog/i2c_master_byte_ctrl.v:83.8-83.11
59 slice 1 37 5 5
60 uext 1 59 0 byte_controller.read ; ./verilog/i2c_master_byte_ctrl.v:92.14-92.18
61 uext 1 2 0 byte_controller.nReset ; ./verilog/i2c_master_byte_ctrl.v:84.8-84.14
62 state 1
63 init 1 62 14
64 ite 1 2 62 14
65 uext 1 64 0 byte_controller.ld ; ./verilog/i2c_master_byte_ctrl.v:134.19-134.21
66 state 1
67 init 1 66 14
68 ite 1 2 66 14
69 uext 1 68 0 byte_controller.i2c_busy ; ./verilog/i2c_master_byte_ctrl.v:102.15-102.23
70 state 1
71 init 1 70 14
72 ite 1 2 70 14
73 uext 1 72 0 byte_controller.i2c_al ; ./verilog/i2c_master_byte_ctrl.v:103.15-103.21
74 or 1 59 38
75 or 1 74 40
76 state 1
77 init 1 76 14
78 ite 1 2 76 14
79 not 1 78
80 and 1 75 79
81 uext 1 80 0 byte_controller.go ; ./verilog/i2c_master_byte_ctrl.v:137.13-137.15
82 state 9
83 init 9 82 34
84 ite 9 2 82 34
85 slice 1 84 7 7
86 uext 1 85 0 byte_controller.ena ; ./verilog/i2c_master_byte_ctrl.v:85.8-85.11
87 uext 9 46 0 byte_controller.dout ; ./verilog/i2c_master_byte_ctrl.v:104.15-104.19
88 state 9
89 init 9 88 34
90 ite 9 2 88 34
91 uext 9 90 0 byte_controller.din ; ./verilog/i2c_master_byte_ctrl.v:95.14-95.17
92 const 5 000
93 state 5
94 init 5 93 92
95 ite 5 2 93 92
96 uext 5 95 0 byte_controller.dcnt ; ./verilog/i2c_master_byte_ctrl.v:138.13-138.17
97 state 1
98 init 1 97 14
99 ite 1 2 97 14
100 uext 1 99 0 byte_controller.core_txd ; ./verilog/i2c_master_byte_ctrl.v:129.13-129.21
101 state 1 byte_controller.bit_controller.dout
102 uext 1 101 0 byte_controller.core_rxd ; ./verilog/i2c_master_byte_ctrl.v:130.23-130.31
103 sort bitvec 4
104 const 103 0000
105 state 103
106 init 103 105 104
107 ite 103 2 105 104
108 uext 103 107 0 byte_controller.core_cmd ; ./verilog/i2c_master_byte_ctrl.v:128.13-128.21
109 state 1
110 init 1 109 14
111 ite 1 2 109 14
112 uext 1 111 0 byte_controller.core_ack ; ./verilog/i2c_master_byte_ctrl.v:130.13-130.21
113 uext 1 78 0 byte_controller.cmd_ack ; ./verilog/i2c_master_byte_ctrl.v:98.15-98.22
114 sort bitvec 16
115 const 114 1111111111111111
116 state 114
117 init 114 116 115
118 ite 114 2 116 115
119 uext 114 118 0 byte_controller.clk_cnt ; ./verilog/i2c_master_byte_ctrl.v:87.15-87.22
120 uext 1 7 0 byte_controller.clk ; ./verilog/i2c_master_byte_ctrl.v:82.8-82.11
121 sort bitvec 5
122 const 121 00000
123 state 121
124 init 121 123 122
125 ite 121 2 123 122
126 uext 121 125 0 byte_controller.c_state ; ./verilog/i2c_master_byte_ctrl.v:199.12-199.19
127 state 1
128 init 1 127 14
129 ite 1 2 127 14
130 uext 1 129 0 byte_controller.ack_out ; ./verilog/i2c_master_byte_ctrl.v:100.15-100.22
131 slice 1 37 3 3
132 uext 1 131 0 byte_controller.ack_in ; ./verilog/i2c_master_byte_ctrl.v:94.14-94.20
133 uext 1 72 0 byte_controller.bit_controller.al ; ./verilog/i2c_master_bit_ctrl.v:154.23-154.25
134 uext 1 68 0 byte_controller.bit_controller.busy ; ./verilog/i2c_master_bit_ctrl.v:153.23-153.27
135 sort bitvec 2
136 const 135 00
137 state 135
138 init 135 137 136
139 ite 135 2 137 136
140 uext 135 139 0 byte_controller.bit_controller.cSCL ; ./verilog/i2c_master_bit_ctrl.v:172.16-172.20
141 state 135
142 init 135 141 136
143 ite 135 2 141 136
144 uext 135 143 0 byte_controller.bit_controller.cSDA ; ./verilog/i2c_master_bit_ctrl.v:172.22-172.26
145 sort bitvec 18
146 const 145 000000000000000000
147 state 145
148 init 145 147 146
149 ite 145 2 147 146
150 uext 145 149 0 byte_controller.bit_controller.c_state ; ./verilog/i2c_master_bit_ctrl.v:185.16-185.23
151 uext 1 7 0 byte_controller.bit_controller.clk ; ./verilog/i2c_master_bit_ctrl.v:144.23-144.26
152 uext 114 118 0 byte_controller.bit_controller.clk_cnt ; ./verilog/i2c_master_bit_ctrl.v:149.23-149.30
153 state 1
154 init 1 153 16
155 ite 1 2 153 16
156 uext 1 155 0 byte_controller.bit_controller.clk_en ; ./verilog/i2c_master_bit_ctrl.v:178.16-178.22
157 uext 103 107 0 byte_controller.bit_controller.cmd ; ./verilog/i2c_master_bit_ctrl.v:151.23-151.26
158 uext 1 111 0 byte_controller.bit_controller.cmd_ack ; ./verilog/i2c_master_bit_ctrl.v:152.23-152.30
159 state 1
160 init 1 159 14
161 ite 1 2 159 14
162 uext 1 161 0 byte_controller.bit_controller.cmd_stop ; ./verilog/i2c_master_bit_ctrl.v:339.9-339.17
163 const 114 0000000000000000
164 state 114
165 ite 114 2 164 163
166 uext 114 165 0 byte_controller.bit_controller.cnt ; ./verilog/i2c_master_bit_ctrl.v:180.16-180.19
167 state 1
168 init 1 167 16
169 ite 1 2 167 16
170 uext 1 169 0 byte_controller.bit_controller.dSCL ; ./verilog/i2c_master_bit_ctrl.v:175.16-175.20
171 state 1
172 init 1 171 16
173 ite 1 2 171 16
174 uext 1 173 0 byte_controller.bit_controller.dSDA ; ./verilog/i2c_master_bit_ctrl.v:175.22-175.26
175 uext 1 99 0 byte_controller.bit_controller.din ; ./verilog/i2c_master_bit_ctrl.v:156.23-156.26
176 state 1 byte_controller.bit_controller.dscl_oen
177 uext 1 85 0 byte_controller.bit_controller.ena ; ./verilog/i2c_master_bit_ctrl.v:147.23-147.26
178 const 5 111
179 state 5
180 init 5 179 178
181 ite 5 2 179 178
182 uext 5 181 0 byte_controller.bit_controller.fSCL ; ./verilog/i2c_master_bit_ctrl.v:173.16-173.20
183 state 5
184 init 5 183 178
185 ite 5 2 183 178
186 uext 5 185 0 byte_controller.bit_controller.fSDA ; ./verilog/i2c_master_bit_ctrl.v:173.22-173.26
187 sort bitvec 14
188 const 187 00000000000000
189 state 187
190 init 187 189 188
191 ite 187 2 189 188
192 uext 187 191 0 byte_controller.bit_controller.filter_cnt ; ./verilog/i2c_master_bit_ctrl.v:181.16-181.26
193 uext 1 2 0 byte_controller.bit_controller.nReset ; ./verilog/i2c_master_bit_ctrl.v:146.23-146.29
194 uext 1 11 0 byte_controller.bit_controller.rst ; ./verilog/i2c_master_bit_ctrl.v:145.23-145.26
195 state 1
196 init 1 195 16
197 ite 1 2 195 16
198 uext 1 197 0 byte_controller.bit_controller.sSCL ; ./verilog/i2c_master_bit_ctrl.v:174.16-174.20
199 state 1
200 init 1 199 16
201 ite 1 2 199 16
202 uext 1 201 0 byte_controller.bit_controller.sSDA ; ./verilog/i2c_master_bit_ctrl.v:174.22-174.26
203 uext 1 3 0 byte_controller.bit_controller.scl_i ; ./verilog/i2c_master_bit_ctrl.v:159.23-159.28
204 uext 1 14 0 byte_controller.bit_controller.scl_o ; ./verilog/i2c_master_bit_ctrl.v:160.23-160.28
205 uext 1 19 0 byte_controller.bit_controller.scl_oen ; ./verilog/i2c_master_bit_ctrl.v:161.23-161.30
206 not 1 197
207 and 1 169 206
208 and 1 207 19
209 uext 1 208 0 byte_controller.bit_controller.scl_sync ; ./verilog/i2c_master_bit_ctrl.v:204.10-204.18
210 state 1
211 init 1 210 14
212 ite 1 2 210 14
213 uext 1 212 0 byte_controller.bit_controller.sda_chk ; ./verilog/i2c_master_bit_ctrl.v:177.16-177.23
214 uext 1 4 0 byte_controller.bit_controller.sda_i ; ./verilog/i2c_master_bit_ctrl.v:162.23-162.28
215 uext 1 14 0 byte_controller.bit_controller.sda_o ; ./verilog/i2c_master_bit_ctrl.v:163.23-163.28
216 uext 1 24 0 byte_controller.bit_controller.sda_oen ; ./verilog/i2c_master_bit_ctrl.v:164.23-164.30
217 state 1
218 ite 1 2 217 14
219 uext 1 218 0 byte_controller.bit_controller.slave_wait ; ./verilog/i2c_master_bit_ctrl.v:179.16-179.26
220 state 1
221 init 1 220 14
222 ite 1 2 220 14
223 uext 1 222 0 byte_controller.bit_controller.sta_condition ; ./verilog/i2c_master_bit_ctrl.v:308.9-308.22
224 state 1
225 init 1 224 14
226 ite 1 2 224 14
227 uext 1 226 0 byte_controller.bit_controller.sto_condition ; ./verilog/i2c_master_bit_ctrl.v:309.9-309.22
228 uext 1 131 0 ack ; ./verilog/i2c_master_top.v:226.7-226.10
229 state 1
230 init 1 229 14
231 ite 1 2 229 14
232 uext 1 231 0 al ; ./verilog/i2c_master_top.v:145.7-145.9
233 uext 1 85 0 core_en ; ./verilog/i2c_master_top.v:135.7-135.14
234 uext 9 37 0 cr ; ./verilog/i2c_master_top.v:128.14-128.16
235 uext 9 84 0 ctr ; ./verilog/i2c_master_top.v:125.14-125.17
236 uext 1 78 0 done ; ./verilog/i2c_master_top.v:132.7-132.11
237 uext 1 72 0 i2c_al ; ./verilog/i2c_master_top.v:144.7-144.13
238 uext 1 68 0 i2c_busy ; ./verilog/i2c_master_top.v:143.7-143.15
239 slice 1 37 0 0
240 uext 1 239 0 iack ; ./verilog/i2c_master_top.v:227.7-227.11
241 slice 1 84 6 6
242 uext 1 241 0 ien ; ./verilog/i2c_master_top.v:136.7-136.10
243 state 1
244 init 1 243 14
245 ite 1 2 243 14
246 uext 1 245 0 irq_flag ; ./verilog/i2c_master_top.v:142.7-142.15
247 uext 1 129 0 irxack ; ./verilog/i2c_master_top.v:139.7-139.13
248 uext 114 118 0 prer ; ./verilog/i2c_master_top.v:124.14-124.18
249 uext 1 59 0 rd ; ./verilog/i2c_master_top.v:224.7-224.9
250 uext 1 2 0 rst_i ; ./verilog/i2c_master_top.v:152.7-152.12
251 state 1
252 init 1 251 14
253 ite 1 2 251 14
254 uext 1 253 0 rxack ; ./verilog/i2c_master_top.v:140.7-140.12
255 uext 9 46 0 rxr ; ./verilog/i2c_master_top.v:127.14-127.17
256 state 1
257 init 1 256 14
258 ite 1 2 256 14
259 concat 135 258 245
260 concat 121 92 259
261 sort bitvec 6
262 concat 261 231 260
263 sort bitvec 7
264 concat 263 68 262
265 concat 9 253 264
266 uext 9 265 0 sr ; ./verilog/i2c_master_top.v:129.14-129.16
267 uext 1 42 0 sta ; ./verilog/i2c_master_top.v:222.7-222.10
268 uext 1 40 0 sto ; ./verilog/i2c_master_top.v:223.7-223.10
269 uext 1 258 0 tip ; ./verilog/i2c_master_top.v:141.7-141.10
270 uext 9 90 0 txr ; ./verilog/i2c_master_top.v:126.14-126.17
271 and 1 13 26
272 uext 1 271 0 wb_wacc ; ./verilog/i2c_master_top.v:155.7-155.14
273 uext 1 38 0 wr ; ./verilog/i2c_master_top.v:225.7-225.9
274 sort bitvec 17
275 const 274 10000000000000000
276 uext 145 275 1
277 eq 1 149 276
278 sort bitvec 13
279 const 278 1000000000000
280 uext 145 279 5
281 eq 1 149 280
282 const 121 10000
283 uext 145 282 13
284 eq 1 149 283
285 const 187 10000000000000
286 uext 145 285 4
287 eq 1 149 286
288 sort bitvec 10
289 const 288 1000000000
290 uext 145 289 8
291 eq 1 149 290
292 const 261 100000
293 uext 145 292 12
294 eq 1 149 293
295 concat 135 281 277
296 concat 5 284 295
297 concat 103 287 296
298 concat 121 291 297
299 concat 261 294 298
300 redor 1 299
301 ite 1 300 14 19
302 sort bitvec 9
303 const 302 100000000
304 uext 145 303 9
305 eq 1 149 304
306 const 114 1000000000000000
307 uext 145 306 2
308 eq 1 149 307
309 sort bitvec 15
310 const 309 100000000000000
311 uext 145 310 3
312 eq 1 149 311
313 sort bitvec 12
314 const 313 100000000000
315 uext 145 314 6
316 eq 1 149 315
317 sort bitvec 11
318 const 317 10000000000
319 uext 145 318 7
320 eq 1 149 319
321 const 9 10000000
322 uext 145 321 10
323 eq 1 149 322
324 const 263 1000000
325 uext 145 324 11
326 eq 1 149 325
327 const 103 1000
328 uext 145 327 14
329 eq 1 149 328
330 const 5 100
331 uext 145 330 15
332 eq 1 149 331
333 const 135 10
334 uext 145 333 16
335 eq 1 149 334
336 concat 135 308 305
337 concat 5 312 336
338 concat 103 316 337
339 concat 121 320 338
340 concat 261 323 339
341 concat 263 326 340
342 concat 9 329 341
343 concat 302 332 342
344 concat 288 335 343
345 redor 1 344
346 ite 1 345 16 301
347 ite 1 155 346 19
348 or 1 11 72
349 ite 1 348 16 347
350 ite 1 2 349 16
351 next 1 17 350
352 concat 135 308 277
353 concat 5 312 352
354 concat 103 287 353
355 redor 1 354
356 ite 1 355 99 24
357 uext 145 16 17
358 eq 1 149 357
359 concat 135 305 281
360 concat 5 316 359
361 concat 103 320 360
362 concat 121 291 361
363 concat 261 335 362
364 concat 263 358 363
365 redor 1 364
366 ite 1 365 16 356
367 concat 135 323 284
368 concat 5 326 367
369 concat 103 294 368
370 concat 121 329 369
371 concat 261 332 370
372 redor 1 371
373 ite 1 372 14 366
374 ite 1 155 373 24
375 ite 1 348 16 374
376 ite 1 2 375 16
377 next 1 22 376
378 and 1 8 12
379 not 1 26
380 and 1 378 379
381 next 1 26 380
382 input 9
383 eq 1 6 178
384 ite 9 383 34 382
385 const 5 110
386 eq 1 6 385
387 ite 9 386 37 384
388 const 5 101
389 eq 1 6 388
390 ite 9 389 90 387
391 eq 1 6 330
392 ite 9 391 265 390
393 const 135 11
394 uext 5 393 1
395 eq 1 6 394
396 ite 9 395 46 392
397 uext 5 333 1
398 eq 1 6 397
399 ite 9 398 84 396
400 slice 9 118 15 8
401 uext 5 16 2
402 eq 1 6 401
403 ite 9 402 400 399
404 slice 9 118 7 0
405 redor 1 6
406 not 1 405
407 ite 9 406 404 403
408 next 9 28 407
409 and 1 245 241
410 ite 1 11 14 409
411 ite 1 2 410 14
412 next 1 30 411
413 slice 1 10 0 0
414 and 1 85 391
415 ite 1 414 413 239
416 ite 1 271 415 14
417 ite 1 11 14 416
418 slice 135 37 2 1
419 slice 135 10 2 1
420 ite 135 414 419 418
421 ite 135 271 420 136
422 ite 135 11 136 421
423 slice 1 10 3 3
424 ite 1 414 423 131
425 ite 1 271 424 131
426 ite 1 11 14 425
427 slice 103 37 7 4
428 or 1 78 72
429 ite 103 428 104 427
430 slice 103 10 7 4
431 ite 103 414 430 427
432 ite 103 271 431 429
433 ite 103 11 104 432
434 concat 5 422 417
435 concat 103 426 434
436 concat 9 433 435
437 ite 9 2 436 34
438 next 9 35 437
439 slice 263 46 6 0
440 concat 9 439 101
441 ite 9 50 440 46
442 ite 9 64 90 441
443 ite 9 11 34 442
444 ite 9 2 443 34
445 next 9 44 444
446 ite 1 111 16 14
447 uext 121 333 3
448 eq 1 125 447
449 ite 1 448 446 14
450 redor 1 95
451 ite 1 450 16 14
452 ite 1 111 451 14
453 uext 121 330 2
454 eq 1 125 453
455 ite 1 454 452 449
456 or 1 11 72
457 ite 1 456 14 455
458 ite 1 2 457 14
459 next 1 48 458
460 uext 121 16 4
461 eq 1 125 460
462 ite 1 461 446 14
463 ite 1 80 16 14
464 redor 1 125
465 not 1 464
466 ite 1 465 463 462
467 ite 1 456 14 466
468 ite 1 2 467 14
469 next 1 62 468
470 or 1 222 68
471 not 1 226
472 and 1 470 471
473 ite 1 11 14 472
474 ite 1 2 473 14
475 next 1 66 474
476 not 1 201
477 and 1 212 476
478 and 1 477 24
479 redor 1 149
480 and 1 479 226
481 not 1 161
482 and 1 480 481
483 or 1 478 482
484 ite 1 11 14 483
485 ite 1 2 484 14
486 next 1 70 485
487 eq 1 125 282
488 ite 1 487 446 14
489 ite 1 40 14 16
490 ite 1 111 489 14
491 uext 121 327 1
492 eq 1 125 491
493 ite 1 492 490 488
494 ite 1 456 14 493
495 ite 1 2 494 14
496 next 1 76 495
497 ite 9 398 10 84
498 ite 9 271 497 84
499 ite 9 11 34 498
500 ite 9 2 499 34
501 next 9 82 500
502 ite 9 395 10 90
503 ite 9 271 502 90
504 ite 9 11 34 503
505 ite 9 2 504 34
506 next 9 88 505
507 uext 5 16 2
508 sub 5 95 507
509 ite 5 50 508 95
510 ite 5 64 178 509
511 ite 5 11 92 510
512 ite 5 2 511 92
513 next 5 93 512
514 slice 1 46 7 7
515 ite 1 111 16 131
516 ite 1 492 515 514
517 ite 1 111 131 514
518 ite 1 448 517 516
519 ite 1 456 14 518
520 ite 1 2 519 14
521 next 1 97 520
522 not 1 169
523 and 1 197 522
524 ite 1 523 201 101
525 next 1 101 524
526 ite 103 111 104 107
527 ite 103 487 526 107
528 ite 135 40 333 136
529 concat 103 136 528
530 ite 103 111 529 107
531 ite 103 492 530 527
532 const 103 0100
533 ite 103 450 327 532
534 ite 103 111 533 107
535 ite 103 448 534 531
536 ite 103 450 532 327
537 ite 103 111 536 107
538 ite 103 454 537 535
539 ite 103 59 327 532
540 ite 103 111 539 107
541 ite 103 461 540 538
542 const 5 010
543 ite 5 38 330 542
544 concat 103 14 543
545 ite 103 59 327 544
546 const 103 0001
547 ite 103 42 546 545
548 ite 103 80 547 107
549 ite 103 465 548 541
550 ite 103 456 104 549
551 ite 103 2 550 104
552 next 103 105 551
553 concat 135 281 277
554 concat 5 305 553
555 concat 103 284 554
556 redor 1 555
557 ite 1 556 16 14
558 ite 1 155 557 14
559 ite 1 348 14 558
560 ite 1 2 559 14
561 next 1 109 560
562 ite 9 406 10 404
563 ite 9 271 562 404
564 const 9 11111111
565 ite 9 11 564 563
566 ite 9 402 10 400
567 ite 9 271 566 400
568 ite 9 11 564 567
569 concat 114 568 565
570 ite 114 2 569 115
571 next 114 116 570
572 ite 121 111 122 125
573 ite 121 487 572 125
574 ite 121 40 282 122
575 ite 121 111 574 125
576 ite 121 492 575 573
577 const 103 0010
578 ite 103 450 577 327
579 concat 121 14 578
580 ite 121 111 579 125
581 ite 121 448 580 576
582 concat 121 14 536
583 ite 121 111 582 125
584 ite 121 454 583 581
585 ite 5 59 542 330
586 concat 121 136 585
587 ite 121 111 586 125
588 ite 121 461 587 584
589 const 121 00100
590 ite 121 38 589 282
591 const 121 00010
592 ite 121 59 591 590
593 const 121 00001
594 ite 121 42 593 592
595 ite 121 80 594 125
596 ite 121 465 595 588
597 ite 121 456 122 596
598 ite 121 2 597 122
599 next 121 123 598
600 ite 1 111 101 129
601 ite 1 492 600 129
602 ite 1 456 14 601
603 ite 1 2 602 14
604 next 1 127 603
605 slice 1 139 0 0
606 concat 135 605 3
607 ite 135 11 136 606
608 ite 135 2 607 136
609 next 135 137 608
610 slice 1 143 0 0
611 concat 135 610 4
612 ite 135 11 136 611
613 ite 135 2 612 136
614 next 135 141 613
615 ite 145 556 146 149
616 const 145 010000000000000000
617 ite 145 308 616 615
618 const 145 001000000000000000
619 ite 145 312 618 617
620 const 145 000100000000000000
621 ite 145 287 620 619
622 const 145 000001000000000000
623 ite 145 316 622 621
624 const 145 000000100000000000
625 ite 145 320 624 623
626 const 145 000000010000000000
627 ite 145 291 626 625
628 const 145 000000000100000000
629 ite 145 323 628 627
630 const 145 000000000010000000
631 ite 145 326 630 629
632 const 145 000000000001000000
633 ite 145 294 632 631
634 const 145 000000000000010000
635 ite 145 329 634 633
636 const 145 000000000000001000
637 ite 145 332 636 635
638 const 145 000000000000000100
639 ite 145 335 638 637
640 const 145 000000000000000010
641 ite 145 358 640 639
642 const 187 00001000000000
643 eq 1 107 327
644 ite 187 643 642 188
645 uext 103 330 1
646 eq 1 107 645
647 ite 187 646 285 644
648 const 187 00000000100000
649 uext 103 333 2
650 eq 1 107 649
651 ite 187 650 648 647
652 const 187 00000000000001
653 uext 103 16 3
654 eq 1 107 653
655 ite 187 654 652 651
656 concat 145 104 655
657 redor 1 149
658 not 1 657
659 ite 145 658 656 641
660 ite 145 155 659 149
661 ite 145 348 146 660
662 ite 145 2 661 146
663 next 145 147 662
664 redor 1 165
665 not 1 664
666 or 1 11 665
667 not 1 85
668 or 1 666 667
669 or 1 668 208
670 ite 1 669 16 14
671 ite 1 2 670 16
672 next 1 153 671
673 ite 1 155 650 161
674 ite 1 11 14 673
675 ite 1 2 674 14
676 next 1 159 675
677 uext 114 16 15
678 sub 114 165 677
679 ite 114 218 165 678
680 ite 114 669 118 679
681 ite 114 2 680 163
682 next 114 164 681
683 ite 1 11 16 197
684 ite 1 2 683 16
685 next 1 167 684
686 ite 1 11 16 201
687 ite 1 2 686 16
688 next 1 171 687
689 next 1 176 19
690 slice 1 139 1 1
691 slice 135 181 1 0
692 concat 5 691 690
693 redor 1 191
694 ite 5 693 181 692
695 ite 5 11 178 694
696 ite 5 2 695 178
697 next 5 179 696
698 slice 1 143 1 1
699 slice 135 185 1 0
700 concat 5 699 698
701 ite 5 693 185 700
702 ite 5 11 178 701
703 ite 5 2 702 178
704 next 5 183 703
705 slice 187 118 15 2
706 uext 187 16 13
707 sub 187 191 706
708 ite 187 693 707 705
709 or 1 11 667
710 ite 187 709 188 708
711 ite 187 2 710 188
712 next 187 189 711
713 slice 135 181 2 1
714 redand 1 713
715 slice 135 181 1 0
716 redand 1 715
717 or 1 714 716
718 slice 1 181 2 2
719 slice 1 181 0 0
720 and 1 718 719
721 or 1 717 720
722 ite 1 11 16 721
723 ite 1 2 722 16
724 next 1 195 723
725 slice 135 185 2 1
726 redand 1 725
727 slice 135 185 1 0
728 redand 1 727
729 or 1 726 728
730 slice 1 185 2 2
731 slice 1 185 0 0
732 and 1 730 731
733 or 1 729 732
734 ite 1 11 16 733
735 ite 1 2 734 16
736 next 1 199 735
737 concat 135 281 277
738 concat 5 305 737
739 concat 103 284 738
740 concat 121 312 739
741 concat 261 287 740
742 concat 263 316 741
743 concat 9 320 742
744 concat 302 291 743
745 concat 288 323 744
746 concat 317 326 745
747 concat 313 294 746
748 concat 278 329 747
749 concat 187 332 748
750 concat 309 335 749
751 concat 114 358 750
752 concat 274 658 751
753 redor 1 752
754 ite 1 753 14 212
755 ite 1 308 16 754
756 ite 1 155 755 212
757 ite 1 348 14 756
758 ite 1 2 757 14
759 next 1 210 758
760 not 1 176
761 and 1 19 760
762 and 1 761 206
763 and 1 218 206
764 or 1 762 763
765 ite 1 2 764 14
766 next 1 217 765
767 and 1 476 173
768 and 1 767 197
769 ite 1 11 14 768
770 ite 1 2 769 14
771 next 1 220 770
772 not 1 173
773 and 1 201 772
774 and 1 773 197
775 ite 1 11 14 774
776 ite 1 2 775 14
777 next 1 224 776
778 not 1 42
779 and 1 231 778
780 or 1 72 779
781 ite 1 11 14 780
782 ite 1 2 781 14
783 next 1 229 782
784 or 1 428 245
785 not 1 239
786 and 1 784 785
787 ite 1 11 14 786
788 ite 1 2 787 14
789 next 1 243 788
790 ite 1 11 14 129
791 ite 1 2 790 14
792 next 1 251 791
793 or 1 59 38
794 ite 1 11 14 793
795 ite 1 2 794 14
796 next 1 256 795
; end of yosys output
