# Reading pref.tcl
# do comparador_4_bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/20.1/proyects/Laboratorios/Comparador 4 bits/comparador_4_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:41:42 on Sep 08,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/proyects/Laboratorios/Comparador 4 bits/comparador_4_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador_4_bit
# -- Compiling architecture comparar of comparador_4_bit
# End time: 11:41:43 on Sep 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/20.1/proyects/Laboratorios/Comparador 4 bits/comparador_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:41:43 on Sep 08,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/proyects/Laboratorios/Comparador 4 bits/comparador_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador_bit
# -- Compiling architecture comparar of comparador_bit
# End time: 11:41:43 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/20.1/proyects/Laboratorios/Comparador 4 bits/mayorMenorByBit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:41:43 on Sep 08,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/proyects/Laboratorios/Comparador 4 bits/mayorMenorByBit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mayorMenorByBit
# -- Compiling architecture mayorMenorIgual4Bit of mayorMenorByBit
# End time: 11:41:43 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.comparador_4_bit
# vsim work.comparador_4_bit 
# Start time: 11:41:54 on Sep 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.comparador_4_bit(comparar)
# Loading work.mayormenorbybit(mayormenorigual4bit)
# Loading work.comparador_bit(comparar)
wave create -driver freeze -pattern random -initialvalue 0000 -period 50ps -random_type Uniform -seed 7 -range 3 0 -starttime 0ps -endtime 1000ps sim:/comparador_4_bit/A
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern random -initialvalue 0000 -period 50ps -random_type Uniform -seed 2 -range 3 0 -starttime 0ps -endtime 1000ps sim:/comparador_4_bit/B
add wave -position end  sim:/comparador_4_bit/A_Mayor
add wave -position end  sim:/comparador_4_bit/Iguales
add wave -position end  sim:/comparador_4_bit/B_Mayor
run -all
# End time: 11:45:05 on Sep 08,2022, Elapsed time: 0:03:11
# Errors: 0, Warnings: 0
