{:input (genetic.representation/genetic-representation "../mediumcorpus/58987.86AC526E.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_19, wire1_20, wire2_21, wire3_17, wire4_18);\n  wire \\:missing_edge ;\n  input wire0_19;\n  wire wire0_19;\n  wire wire10_12;\n  wire wire11_12;\n  wire wire12_15;\n  wire wire13_14;\n  wire wire14_16;\n  wire wire15_17;\n  wire wire16_18;\n  input wire1_20;\n  wire wire1_20;\n  input wire2_21;\n  wire wire2_21;\n  output wire3_17;\n  wire wire3_17;\n  output wire4_18;\n  wire wire4_18;\n  wire wire5;\n  wire wire6;\n  wire wire7;\n  wire wire8_10;\n  wire wire8_11_13_19;\n  wire wire8_9_13_20;\n  wire wire9_10;\n  wire wire9_11_14_21;\n  assign wire8_10 = 4'h8 >> { wire8_9_13_20, wire8_11_13_19 };\n  assign wire9_10 = 4'h8 >> { wire9_11_14_21, wire8_9_13_20 };\n  assign wire10_12 = 4'he >> { wire9_10, wire8_10 };\n  assign wire11_12 = 4'h8 >> { wire8_11_13_19, wire9_11_14_21 };\n  assign wire12_15 = 4'he >> { wire11_12, wire10_12 };\n  assign wire13_14 = 4'h6 >> { wire8_9_13_20, wire8_11_13_19 };\n  assign wire14_16 = 4'h6 >> { wire9_11_14_21, wire13_14 };\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire9_11_14_21 = wire2_21;\n  assign wire8_9_13_20 = wire1_20;\n  assign wire8_11_13_19 = wire0_19;\n  assign wire4_18 = wire16_18;\n  assign wire3_17 = wire15_17;\n  assign wire16_18 = wire14_16;\n  assign wire15_17 = wire12_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:3.1-48.10\" *)\nmodule postsynth(wire0_19, wire1_20, wire2_21, wire3_17, wire4_18);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:5.9-5.17\" *)\n  input wire0_19;\n  wire wire0_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:9.8-9.17\" *)\n  wire wire12_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:11.8-11.17\" *)\n  wire wire14_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:12.8-12.17\" *)\n  wire wire15_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:13.8-13.17\" *)\n  wire wire16_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:14.9-14.17\" *)\n  input wire1_20;\n  wire wire1_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:16.9-16.17\" *)\n  input wire2_21;\n  wire wire2_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:18.10-18.18\" *)\n  output wire3_17;\n  wire wire3_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:20.10-20.18\" *)\n  output wire4_18;\n  wire wire4_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:22.8-22.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:23.8-23.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:24.8-24.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:26.8-26.22\" *)\n  wire wire8_11_13_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:27.8-27.21\" *)\n  wire wire8_9_13_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/AA5E6554.v:29.8-29.22\" *)\n  wire wire9_11_14_21;\n  assign _01_ = wire2_21 & wire0_19;\n  assign _02_ = wire2_21 & wire1_20;\n  assign _03_ = wire1_20 & wire0_19;\n  assign _04_ = _03_ | _02_;\n  assign wire3_17 = _04_ | _01_;\n  assign _00_ = wire1_20 ^ wire0_19;\n  assign wire4_18 = _00_ ^ wire2_21;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_15 = wire3_17;\n  assign wire14_16 = wire4_18;\n  assign wire15_17 = wire3_17;\n  assign wire16_18 = wire4_18;\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign wire8_11_13_19 = wire0_19;\n  assign wire8_9_13_20 = wire1_20;\n  assign wire9_11_14_21 = wire2_21;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}