set_property SRC_FILE_INFO {cfile:/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider.xdc rfile:../../../RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
current_instance inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in]] 0.1
