{
  "design": {
    "design_info": {
      "boundary_crc": "0xDA15DDEADF1B2FB4",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../pwm_proj.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "pwm_wrapper_0": ""
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sw": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "spd": {
        "direction": "O"
      },
      "dir": {
        "direction": "O"
      }
    },
    "components": {
      "pwm_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:pwm_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_pwm_wrapper_0_0",
        "xci_path": "ip\\design_1_pwm_wrapper_0_0\\design_1_pwm_wrapper_0_0.xci",
        "inst_hier_path": "pwm_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "spd": {
            "direction": "O"
          },
          "dir": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "pwm_wrapper_0/clk"
        ]
      },
      "pwm_wrapper_0_dir": {
        "ports": [
          "pwm_wrapper_0/dir",
          "dir"
        ]
      },
      "pwm_wrapper_0_spd": {
        "ports": [
          "pwm_wrapper_0/spd",
          "spd"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "pwm_wrapper_0/rst"
        ]
      },
      "sw_1": {
        "ports": [
          "sw",
          "pwm_wrapper_0/data_in"
        ]
      }
    }
  }
}