// Seed: 7496298
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4
);
  always begin
    id_6 <= 1;
    id_6 <= 1;
    id_6 <= id_6;
  end
endmodule
module module_1 (
    output tri1  id_0,
    input  logic id_1,
    input  tri0  id_2,
    input  wire  id_3
);
  wire id_5 = id_5;
  reg  id_6;
  always @(*) begin
    if (id_2) id_6 <= id_1(1);
    else id_0 = 1;
  end
  module_0(
      id_2, id_2, id_2, id_3, id_2
  );
endmodule
