#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x153fb00 .scope module, "testMemory" "testMemory" 2 6;
 .timescale 0 0;
v0x157b1f0_0 .var "address", 6 0;
v0x157b2f0_0 .var "clk", 0 0;
v0x157b3b0_0 .var "cs_pin", 0 0;
v0x157b4a0_0 .var "data", 7 0;
v0x157b540_0 .var "dutpassed", 0 0;
v0x157b650_0 .var "i", 31 0;
v0x157b730_0 .net "miso_pin", 0 0, v0x157aa30_0;  1 drivers
v0x157b7d0_0 .var "mosi_pin", 0 0;
v0x157b8c0_0 .var "sclk_pin", 0 0;
S_0x153fc80 .scope module, "dut" "spiMemory" 2 18, 3 12 0, S_0x153fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0x157a260_0 .var "addressReg", 6 0;
v0x157a370_0 .var "bitsTx", 4 0;
v0x157a430_0 .net "clk", 0 0, v0x157b2f0_0;  1 drivers
v0x157a500_0 .net "cs", 0 0, v0x1576fd0_0;  1 drivers
v0x157a5d0_0 .net "cs_pin", 0 0, v0x157b3b0_0;  1 drivers
o0x7fa8681b3b28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x157a6c0_0 .net "leds", 3 0, o0x7fa8681b3b28;  0 drivers
v0x157a760_0 .var "load_mem", 0 0;
v0x157a830_0 .var "load_shift", 0 0;
v0x157a8d0_0 .net "mem_out", 7 0, v0x1577da0_0;  1 drivers
v0x157aa30_0 .var "miso_pin", 0 0;
v0x157aad0_0 .net "mosi", 0 0, v0x15785e0_0;  1 drivers
v0x157aba0_0 .net "mosi_pin", 0 0, v0x157b7d0_0;  1 drivers
v0x157ac70_0 .net "sclk_neg", 0 0, v0x1579260_0;  1 drivers
v0x157ad40_0 .net "sclk_pin", 0 0, v0x157b8c0_0;  1 drivers
v0x157ae10_0 .net "sclk_pos", 0 0, v0x1579430_0;  1 drivers
v0x157aeb0_0 .net "shift_pOut", 7 0, L_0x157b9f0;  1 drivers
v0x157afa0_0 .net "shift_sOut", 0 0, L_0x157ba60;  1 drivers
v0x157b150_0 .var "state", 2 0;
E_0x154cfb0 .event posedge, v0x1576fd0_0;
E_0x154d790 .event posedge, v0x1579260_0;
E_0x154d960 .event posedge, v0x1579430_0;
S_0x153b900 .scope module, "cscond" "inputconditioner" 3 35, 4 8 0, S_0x153fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x153c790 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x153c7d0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1533440_0 .net "clk", 0 0, v0x157b2f0_0;  alias, 1 drivers
v0x1576fd0_0 .var "conditioned", 0 0;
v0x1577090_0 .var "counter", 2 0;
v0x1577180_0 .var "negativeedge", 0 0;
v0x1577240_0 .net "noisysignal", 0 0, v0x157b3b0_0;  alias, 1 drivers
v0x1577350_0 .var "positiveedge", 0 0;
v0x1577410_0 .var "synchronizer0", 0 0;
v0x15774d0_0 .var "synchronizer1", 0 0;
E_0x154dbd0 .event posedge, v0x1533440_0;
S_0x1577630 .scope module, "mem" "datamemory" 3 42, 5 8 0, S_0x153fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x1577820 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000000111>;
P_0x1577860 .param/l "depth" 0 5 11, +C4<00000000000000000000000010000000>;
P_0x15778a0 .param/l "width" 0 5 12, +C4<00000000000000000000000000001000>;
v0x1577b00_0 .net "address", 6 0, v0x157a260_0;  1 drivers
v0x1577be0_0 .net "clk", 0 0, v0x157b2f0_0;  alias, 1 drivers
v0x1577cd0_0 .net "dataIn", 7 0, L_0x157b9f0;  alias, 1 drivers
v0x1577da0_0 .var "dataOut", 7 0;
v0x1577e60 .array "memory", 0 127, 7 0;
v0x1577f70_0 .net "writeEnable", 0 0, v0x157a760_0;  1 drivers
S_0x15780d0 .scope module, "mosicond" "inputconditioner" 3 34, 4 8 0, S_0x153fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x15782a0 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x15782e0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x15784f0_0 .net "clk", 0 0, v0x157b2f0_0;  alias, 1 drivers
v0x15785e0_0 .var "conditioned", 0 0;
v0x15786a0_0 .var "counter", 2 0;
v0x1578760_0 .var "negativeedge", 0 0;
v0x1578820_0 .net "noisysignal", 0 0, v0x157b7d0_0;  alias, 1 drivers
v0x1578930_0 .var "positiveedge", 0 0;
v0x15789f0_0 .var "synchronizer0", 0 0;
v0x1578ab0_0 .var "synchronizer1", 0 0;
S_0x1578c10 .scope module, "sclkcond" "inputconditioner" 3 36, 4 8 0, S_0x153fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1578de0 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x1578e20 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1579050_0 .net "clk", 0 0, v0x157b2f0_0;  alias, 1 drivers
v0x15790f0_0 .var "conditioned", 0 0;
v0x1579190_0 .var "counter", 2 0;
v0x1579260_0 .var "negativeedge", 0 0;
v0x1579320_0 .net "noisysignal", 0 0, v0x157b8c0_0;  alias, 1 drivers
v0x1579430_0 .var "positiveedge", 0 0;
v0x15794f0_0 .var "synchronizer0", 0 0;
v0x15795b0_0 .var "synchronizer1", 0 0;
S_0x1579710 .scope module, "shiftReg" "shiftregister" 3 39, 6 9 0, S_0x153fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1579930 .param/l "width" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x157b9f0 .functor BUFZ 8, v0x157a060_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1579ac0_0 .net "clk", 0 0, v0x157b2f0_0;  alias, 1 drivers
o0x7fa8681b38b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1579bf0_0 .net "parallelDataIn", 7 0, o0x7fa8681b38b8;  0 drivers
v0x1579cf0_0 .net "parallelDataOut", 7 0, L_0x157b9f0;  alias, 1 drivers
o0x7fa8681b38e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1579dc0_0 .net "parallelLoad", 0 0, o0x7fa8681b38e8;  0 drivers
v0x1579e60_0 .net "peripheralClkEdge", 0 0, v0x1579430_0;  alias, 1 drivers
o0x7fa8681b3918 .functor BUFZ 1, C4<z>; HiZ drive
v0x1579f00_0 .net "serialDataIn", 0 0, o0x7fa8681b3918;  0 drivers
v0x1579fa0_0 .net "serialDataOut", 0 0, L_0x157ba60;  alias, 1 drivers
v0x157a060_0 .var "shiftregistermem", 7 0;
L_0x157ba60 .part v0x157a060_0, 7, 1;
    .scope S_0x15780d0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15786a0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x15780d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15789f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x15780d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1578ab0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x15780d0;
T_3 ;
    %wait E_0x154dbd0;
    %load/vec4 v0x15785e0_0;
    %load/vec4 v0x1578ab0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15786a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15786a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15786a0_0, 0;
    %load/vec4 v0x1578ab0_0;
    %assign/vec4 v0x15785e0_0, 0;
    %load/vec4 v0x15785e0_0;
    %inv;
    %load/vec4 v0x1578ab0_0;
    %and;
    %assign/vec4 v0x1578930_0, 0;
    %load/vec4 v0x1578ab0_0;
    %inv;
    %load/vec4 v0x15785e0_0;
    %and;
    %assign/vec4 v0x1578760_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x15786a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15786a0_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x1578930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1578930_0, 0;
T_3.4 ;
    %load/vec4 v0x1578760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1578760_0, 0;
T_3.6 ;
    %load/vec4 v0x1578820_0;
    %assign/vec4 v0x15789f0_0, 0;
    %load/vec4 v0x15789f0_0;
    %assign/vec4 v0x1578ab0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x153b900;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1577090_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x153b900;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1577410_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x153b900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15774d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x153b900;
T_7 ;
    %wait E_0x154dbd0;
    %load/vec4 v0x1576fd0_0;
    %load/vec4 v0x15774d0_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1577090_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1577090_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1577090_0, 0;
    %load/vec4 v0x15774d0_0;
    %assign/vec4 v0x1576fd0_0, 0;
    %load/vec4 v0x1576fd0_0;
    %inv;
    %load/vec4 v0x15774d0_0;
    %and;
    %assign/vec4 v0x1577350_0, 0;
    %load/vec4 v0x15774d0_0;
    %inv;
    %load/vec4 v0x1576fd0_0;
    %and;
    %assign/vec4 v0x1577180_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1577090_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1577090_0, 0;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x1577350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1577350_0, 0;
T_7.4 ;
    %load/vec4 v0x1577180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1577180_0, 0;
T_7.6 ;
    %load/vec4 v0x1577240_0;
    %assign/vec4 v0x1577410_0, 0;
    %load/vec4 v0x1577410_0;
    %assign/vec4 v0x15774d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1578c10;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1579190_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x1578c10;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15794f0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1578c10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15795b0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1578c10;
T_11 ;
    %wait E_0x154dbd0;
    %load/vec4 v0x15790f0_0;
    %load/vec4 v0x15795b0_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1579190_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1579190_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1579190_0, 0;
    %load/vec4 v0x15795b0_0;
    %assign/vec4 v0x15790f0_0, 0;
    %load/vec4 v0x15790f0_0;
    %inv;
    %load/vec4 v0x15795b0_0;
    %and;
    %assign/vec4 v0x1579430_0, 0;
    %load/vec4 v0x15795b0_0;
    %inv;
    %load/vec4 v0x15790f0_0;
    %and;
    %assign/vec4 v0x1579260_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1579190_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1579190_0, 0;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x1579430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1579430_0, 0;
T_11.4 ;
    %load/vec4 v0x1579260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1579260_0, 0;
T_11.6 ;
    %load/vec4 v0x1579320_0;
    %assign/vec4 v0x15794f0_0, 0;
    %load/vec4 v0x15794f0_0;
    %assign/vec4 v0x15795b0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1579710;
T_12 ;
    %wait E_0x154dbd0;
    %load/vec4 v0x1579dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1579bf0_0;
    %assign/vec4 v0x157a060_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1579e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x157a060_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1579f00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x157a060_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1577630;
T_13 ;
    %wait E_0x154dbd0;
    %load/vec4 v0x1577f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1577cd0_0;
    %load/vec4 v0x1577b00_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1577e60, 0, 4;
T_13.0 ;
    %load/vec4 v0x1577b00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1577e60, 4;
    %assign/vec4 v0x1577da0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x153fc80;
T_14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x157b150_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x157a260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x157a370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157a830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157a760_0, 0;
    %end;
    .thread T_14;
    .scope S_0x153fc80;
T_15 ;
    %wait E_0x154d960;
    %load/vec4 v0x157a500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x157b150_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x157a370_0;
    %addi 1, 0, 5;
    %store/vec4 v0x157a370_0, 0, 5;
    %load/vec4 v0x157a370_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x157b150_0, 0;
    %load/vec4 v0x157aeb0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x157a260_0, 0;
T_15.4 ;
T_15.2 ;
    %load/vec4 v0x157b150_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x157a370_0;
    %addi 1, 0, 5;
    %store/vec4 v0x157a370_0, 0, 5;
    %load/vec4 v0x157a370_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157a760_0, 0;
    %load/vec4 v0x157a260_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x157a260_0, 0;
T_15.8 ;
T_15.6 ;
    %load/vec4 v0x157b150_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x157aeb0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x157b150_0, 0;
T_15.12 ;
    %load/vec4 v0x157aeb0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x157b150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x157a830_0, 0;
T_15.14 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x157a370_0, 0;
T_15.10 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x153fc80;
T_16 ;
    %wait E_0x154d790;
    %load/vec4 v0x157a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157a760_0, 0;
T_16.0 ;
    %load/vec4 v0x157a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157a830_0, 0;
T_16.2 ;
    %load/vec4 v0x157a500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x157b150_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x157afa0_0;
    %assign/vec4 v0x157aa30_0, 0;
    %load/vec4 v0x157a370_0;
    %addi 1, 0, 5;
    %store/vec4 v0x157a370_0, 0, 5;
T_16.6 ;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x153fc80;
T_17 ;
    %wait E_0x154cfb0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x157b150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x157a370_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x157aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157a830_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x153fb00;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b7d0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x153fb00;
T_19 ;
    %pushi/vec4 85, 0, 7;
    %store/vec4 v0x157b1f0_0, 0, 7;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x157b4a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x157b650_0;
    %cmpi/u 7, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x157b1f0_0;
    %load/vec4 v0x157b650_0;
    %part/u 1;
    %store/vec4 v0x157b7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %load/vec4 v0x157b650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x157b650_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.3, 5;
    %load/vec4 v0x157b4a0_0;
    %load/vec4 v0x157b650_0;
    %part/u 1;
    %store/vec4 v0x157b7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %load/vec4 v0x157b650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x157b650_0;
    %cmpi/u 7, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x157b1f0_0;
    %load/vec4 v0x157b650_0;
    %part/u 1;
    %store/vec4 v0x157b7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %load/vec4 v0x157b650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
T_19.6 ;
    %load/vec4 v0x157b650_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.7, 5;
    %load/vec4 v0x157b730_0;
    %load/vec4 v0x157b4a0_0;
    %load/vec4 v0x157b650_0;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_19.8, 4;
    %vpi_call 2 75 "$display", "read byte is different from written byte" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b540_0, 0, 1;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157b8c0_0, 0, 1;
    %load/vec4 v0x157b650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157b650_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %load/vec4 v0x157b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %vpi_call 2 85 "$display", "DUT passed" {0 0 0};
    %jmp T_19.11;
T_19.10 ;
    %vpi_call 2 88 "$display", "DUT failed" {0 0 0};
T_19.11 ;
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "spimemory.t.v";
    "./spimemory.v";
    "./inputconditioner.v";
    "./datamemory.v";
    "./shiftregister.v";
