
<html><head><title>Wreal Connections to VHDL real and SystemVerilog real</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668834" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Wreal Connections to VHDL real and SystemVerilog real" />
<meta name="Keywords" content="wreal, VHDL and SV Real,Wreal connections" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="wreal , Wreal/Real Nets," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668834" />
<meta name="NextFile" content="Wreal_Connections_to_the_Electrical_Domain.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Wreal_Table_Models.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- Wreal Connections to VHDL real and SystemVerilog real" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Wreal_Table_Models.html" title="Wreal_Table_Models">Wreal_Table_Models</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Wreal_Connections_to_the_Electrical_Domain.html" title="Wreal_Connections_to_the_Electrical_Domain">Wreal_Connections_to_the_Elect ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Wreal Connections to VHDL real and SystemVerilog real</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>Wreal signals can be connected to other real type variables, signals, and domains, such as&#160;VHDL real, SystemVerilog real, or electrical.</p>

<p>The connection between VHDL real and SystemVerilog real numbers is a direct connection because the data type is equivalent. The following example shows how the different languages can interact with each other. The top-level generates a real value that is passed into two sub-modules, one being a VHDL and the other a SystemVerilog module.</p>

<p><code>`include &quot;disciplines.vams &quot;</code></p>

<p><code>module vhdl_sv_wreal ();</code></p>

<p><code>&#160; wreal&#160;&#160;&#160;&#160;real_in;</code><br /><code>&#160; wreal&#160;&#160;&#160;&#160;sv_real_out;</code><br /><code>&#160; wreal&#160;&#160;&#160;&#160;vhdl_real_out ;</code></p>

<p><code>&#160; real real_in_reg;</code><br /><code>&#160; sv_sub i_sv_sub (real_in, sv_real_out);</code><br /><code>&#160; vhdl_sub i_vhdl_sub (real_in, vhdl_real_out);</code></p>

<p><code>   initial begin</code><br /><code>&#160; real_in_reg = 1.0; </code><br /><code>&#160; #10 real_in_reg = 5.0;</code><br /><code>&#160; #10 real_in_reg = 3.6;</code><br /><code>&#160; #10 $finish;</code><br /><code>   end // initial begin</code></p>

<p><code>   always @(real_in) begin</code><br /><code>   &#160;&#160;&#160;&#160;$display(&quot;%M: real_in = %f&quot;, real_in);</code><br /><code>   end</code><br /><code>always @(vhdl_real_out) begin</code><br /><code>&#160; $display(&quot;%M: vhdl_real_out = %f&quot;, vhdl_real_out);</code><br /><code>end</code><br /><code>always @(sv_real_out) begin</code><br /><code>&#160; $display(&quot;%M: sv_real_out = %f&quot;, sv_real_out);</code><br /><code>end</code><br /><code>assign real_in = real_in_reg;</code></p>

<p><code>endmodule</code></p>

<p>In the example, there is no interface code or any type conversion necessary to the connection. The VHDL sub module is written in pure digital VHDL using the real data type for the ports. The incoming real value is printed out to ensure that we are receiving the right value. After a multiplication by 2.0, the value is transferred to a sub module written in Verilog-AMS/wreal. The output value of the <code>wreal</code> sub module is again printed and multiplied before it is passed back to the top-level module.</p>

<p><code>library ieee;</code><br /><code>use ieee.std_logic_1164.all;</code><br /><code>USE STD.textio.all;</code><br /><code>use work.all;</code></p>

<p><code>entity vhdl_sub is </code><br /><code>&#160; port (</code><br /><code>&#160; &#160; real_in: in real;</code><br /><code>&#160; &#160; vhdl_real_out : out real</code><br /><code>&#160; );</code><br /><code>end;</code></p>

<p><code>architecture behavioral of vhdl_sub is</code><br /><code>  signal real_2 : real;</code><br /><code>  signal real_4 : real;</code></p>

<p><code>component wreal_sub </code><br /><code>&#160; port (</code><br /><code>&#160; &#160; wreal_in: in real;</code><br /><code>&#160; &#160; wreal_out : out real</code><br /><code>&#160; );</code><br /><code>  end component;</code></p>

<p><code>BEGIN</code><br /><code>&#160; process(real_in)</code><br /><code>&#160; &#160; variable l : line;     </code><br /><code>&#160; BEGIN</code></p>

<p><code>&#160; &#160; write(l, vhdl_sub&#39;path_name);</code><br /><code>&#160; &#160; write(l, string&#39;(&quot; : real_in = &quot;));</code><br /><code>&#160; &#160; write(l, real&#39;image(real_in) );</code><br /><code>&#160; &#160; writeline( output, l );</code><br /><code>&#160; end process;</code></p>

<p><code>  process(real_4)</code><br /><code>&#160; variable l : line;     </code><br /><code>  BEGIN</code></p>

<p><code>&#160; write(l, vhdl_sub&#39;path_name);</code><br /><code>&#160; write(l, string&#39;(&quot; : real_4 = &quot;));</code><br /><code>&#160; write(l, real&#39;image(real_4) );</code><br /><code>&#160; writeline( output, l );</code><br /><code>  end process;</code></p>

<p><code>  i_wreal_sub : wreal_sub</code><br /><code>&#160; port map (</code><br /><code>&#160; &#160; wreal_in =&gt; real_2,</code><br /><code>&#160; &#160; wreal_out =&gt; real_4</code><br /><code>&#160; );</code></p>

<p><code>&#160;real_2 &lt;= real_in * 2.0;</code><br /><code>&#160;vhdl_real_out &lt;= real_4 * 2.0;</code><br /><code>end;</code></p>

<p>The following example shows the&#160;<code>wreal</code> sub-block. It receives the value, prints it, and returns the double value back to the upper-level module.</p>

<p><code>`include &quot;disciplines.vams&quot;</code></p>

<p><code>module wreal_sub(wreal_in, wreal_out);</code><br /><code>&#160; &#160;input wreal_in;</code><br /><code>&#160; &#160;wreal wreal_in;</code><br /><code>&#160; &#160;output wreal_out;</code><br /><code>&#160; &#160;wreal wreal_out;</code></p>

<p><code>&#160; &#160;real wreal_out_reg;</code></p>

<p><code>&#160; &#160;always @(wreal_in) begin</code><br /><code>&#160; &#160; &#160;wreal_out_reg = wreal_in * 2.0;</code><br /><code>&#160; &#160; &#160;$display(&quot;%M: real_in = %f&quot;, wreal_in);</code><br /><code>&#160; &#160;end</code></p>

<p><code>&#160; &#160;assign wreal_out = wreal_out_reg;</code><br /><code>endmodule // wreal_sub</code></p>

<p>In parallel to the VHDL sub-module, an equivalent SystemVerilog implementation is instantiated. It performs the same operation as described above and instantiates the same sub-level <code>wreal</code> module.</p>

<p><code>module sv_sub (real_in, sv_real_out);</code></p>

<p><code>&#160; &#160;input var real real_in;</code><br /><code>&#160; &#160;output var real sv_real_out;</code></p>

<p><code>&#160; &#160;var real sv_real_2;</code><br /><code>&#160; &#160;var real sv_real_4;</code></p>

<p><code>&#160; &#160;always @(real_in) begin</code><br /><code>&#160; &#160; &#160;sv_real_2 = real_in * 2.0;</code><br /><code>&#160; &#160; &#160;$display(&quot;%M: real_in = %f&quot;, real_in);</code><br /><code>&#160; &#160;end</code></p>

<p><code>&#160; &#160;always @(sv_real_4) begin</code><br /><code>&#160; &#160; &#160;$display(&quot;%M: sv_real_4 = %f&quot;, sv_real_4);</code><br /><code>&#160; &#160;end</code></p>

<p><code>&#160; &#160;wreal_sub i_wreal_sub (sv_real_2, sv_real_4);</code><br /><code>&#160; &#160;assign sv_real_out = sv_real_4 * 2.0;</code></p>

<p><code>endmodule // sv_real</code></p>

<p>As expected, the output displays the multiplication of the input value in the two sub-level blocks.</p>

<p><code>xcelium&gt; run</code><br /><code>vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_4 = 0.0</code><br /><code>vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_in = 0.0</code><br /><code>vhdl_sv_wreal: real_in = 1.000000</code><br /><code>vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_in = 1.0</code><br /><code>vhdl_sv_wreal.i_sv_sub: real_in = 1.000000</code><br /><code>vhdl_sv_wreal.i_sv_sub.i_wreal_sub: real_in = 2.000000</code><br /><code>vhdl_sv_wreal.i_vhdl_sub:i_wreal_sub: real_in = 2.000000</code><br /><code>vhdl_sv_wreal:i_vhdl_sub:vhdl_sub : real_4 = 4.0 </code><br /><code>vhdl_sv_wreal.i_sv_sub: sv_real_4 = 4.000000</code><br /><code>vhdl_sv_wreal: sv_real_out = 8.000000</code><br /><code>vhdl_sv_wreal: vhdl_real_out = 8.000000</code></p>

<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Wreal_Table_Models.html" id="prev" title="Wreal_Table_Models">Wreal_Table_Models</a></em></b><b><em><a href="Wreal_Connections_to_the_Electrical_Domain.html" id="nex" title="Wreal_Connections_to_the_Electrical_Domain">Wreal_Connections_to_the_Elect ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>