// Seed: 938091353
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output logic id_9,
    input logic id_10,
    output logic id_11,
    input reg id_12
);
  logic id_13;
  initial begin
    id_4 <= id_12;
    id_4 <= 1;
    id_4 = 1;
  end
endmodule
