Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:11:04 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f/post_route_timing.rpt
| Design       : generic_fifo_sc_f
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
wp_reg[1]/C                    gb2_reg/D                      7.880         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRARDADDR[5]  7.884         
wp_reg[1]/C                    ram1/ram_reg_1/ADDRBWRADDR[6]  7.973         
rp_reg[1]/C                    ram1/ram_reg_0/ADDRARDADDR[6]  8.149         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRARDADDR[5]  8.164         
rp_reg[2]/C                    empty_r_reg/D                  8.203         
wp_reg[0]/C                    ram1/ram_reg_1/ADDRBWRADDR[5]  8.205         
wp_reg[1]/C                    ram1/ram_reg_0/ADDRBWRADDR[6]  8.253         
rp_reg[1]/C                    full_r_reg/D                   8.263         
rp_reg[1]/C                    gb_reg/D                       8.269         
rp_reg[1]/C                    rp_reg[2]/D                    8.378         
rp_reg[1]/C                    ram1/ram_reg_1/ADDRARDADDR[6]  8.429         
wp_reg[1]/C                    wp_reg[2]/D                    8.434         
wp_reg[0]/C                    ram1/ram_reg_0/ADDRBWRADDR[5]  8.485         
wp_reg[1]/C                    wp_reg[1]/D                    8.669         
rp_reg[1]/C                    rp_reg[1]/D                    8.684         
cnt_reg[2]/C                   cnt_reg[2]/D                   8.839         
cnt_reg[0]/C                   cnt_reg[3]/D                   8.908         
cnt_reg[1]/C                   cnt_reg[1]/D                   8.919         
wp_reg[0]/C                    wp_reg[0]/D                    9.090         
rp_reg[0]/C                    rp_reg[0]/D                    9.120         
cnt_reg[0]/C                   cnt_reg[0]/D                   9.127         



