// Seed: 3493111360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd9,
    parameter id_2  = 32'd54
) (
    input wire id_0,
    input wand id_1
    , id_29,
    input wand _id_2,
    input uwire id_3,
    output tri id_4,
    input supply0 id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output tri1 id_10,
    input wire id_11,
    output wor id_12,
    input tri id_13
    , id_30,
    output wor _id_14,
    input tri1 id_15,
    output tri1 id_16,
    output wor id_17,
    output wire id_18,
    output supply1 id_19,
    input tri id_20,
    input wand id_21,
    output supply0 id_22,
    input wire id_23,
    input tri id_24,
    output wor id_25,
    input wire id_26,
    input wand id_27
);
  logic [id_2 : id_14] id_31;
  xnor primCall (
      id_22,
      id_3,
      id_5,
      id_6,
      id_26,
      id_8,
      id_21,
      id_31,
      id_15,
      id_9,
      id_11,
      id_0,
      id_24,
      id_20,
      id_23,
      id_13,
      id_30,
      id_27,
      id_7,
      id_1,
      id_29
  );
  module_0 modCall_1 (
      id_30,
      id_31,
      id_29,
      id_31
  );
  wire id_32 = id_27;
endmodule
