	component final_project_soc is
		port (
			clk_clk          : in    std_logic                     := 'X';             -- clk
			keycode_export   : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			m1alive_export   : out   std_logic;                                        -- export
			m1posx_export    : out   std_logic_vector(11 downto 0);                    -- export
			m1posy_export    : out   std_logic_vector(9 downto 0);                     -- export
			m2alive_export   : out   std_logic;                                        -- export
			m2posx_export    : out   std_logic_vector(11 downto 0);                    -- export
			m2posy_export    : out   std_logic_vector(9 downto 0);                     -- export
			mapposx_export   : out   std_logic_vector(11 downto 0);                    -- export
			p1_att_export    : out   std_logic;                                        -- export
			p1d_export       : out   std_logic;                                        -- export
			p1hp_export      : out   std_logic_vector(2 downto 0);                     -- export
			p1posx_export    : out   std_logic_vector(11 downto 0);                    -- export
			p1posy_export    : out   std_logic_vector(9 downto 0);                     -- export
			press_export     : in    std_logic                     := 'X';             -- export
			reset_reset_n    : in    std_logic                     := 'X';             -- reset_n
			rocket_on_export : out   std_logic;                                        -- export
			rposx_export     : out   std_logic_vector(11 downto 0);                    -- export
			rposy_export     : out   std_logic_vector(9 downto 0);                     -- export
			score_export     : out   std_logic_vector(4 downto 0);                     -- export
			sdram_clk_clk    : out   std_logic;                                        -- clk
			sdram_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n : out   std_logic;                                        -- cas_n
			sdram_wire_cke   : out   std_logic;                                        -- cke
			sdram_wire_cs_n  : out   std_logic;                                        -- cs_n
			sdram_wire_dq    : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm   : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n : out   std_logic;                                        -- ras_n
			sdram_wire_we_n  : out   std_logic;                                        -- we_n
			stage_export     : out   std_logic_vector(1 downto 0);                     -- export
			win_export       : out   std_logic                                         -- export
		);
	end component final_project_soc;

