// Seed: 1373649238
module module_0 (
    input tri1 id_0
    , id_2
);
  id_3(
      id_2, 1'b0, 1
  );
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    output wand id_7,
    input wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12
);
  module_0 modCall_1 (id_11);
  assign modCall_1.id_0 = 0;
  assign id_1 = 1'b0 < id_6;
endmodule
