
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106092                       # Number of seconds simulated
sim_ticks                                106092331437                       # Number of ticks simulated
final_tick                               630919924974                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164383                       # Simulator instruction rate (inst/s)
host_op_rate                                   206409                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1977012                       # Simulator tick rate (ticks/s)
host_mem_usage                               67336156                       # Number of bytes of host memory used
host_seconds                                 53662.98                       # Real time elapsed on the host
sim_insts                                  8821260533                       # Number of instructions simulated
sim_ops                                   11076547860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2628096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1289344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       998016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1785984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1817984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3001984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1272960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1266688                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14100608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5798784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5798784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10073                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7797                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13953                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14203                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23453                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         9945                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9896                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                110161                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           45303                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                45303                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24771781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12153037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9407051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16834242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17135866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        47053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28295957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11998605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11939487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132908833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45847                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        47053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             372807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54657900                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54657900                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54657900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24771781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12153037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9407051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16834242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17135866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        47053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28295957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11998605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11939487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187566733                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254418062                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20728585                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16950632                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024909                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8652139                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8186634                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133422                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89894                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201283238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117612168                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20728585                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10320056                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24653829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5876031                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3389491                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12376217                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2041481                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233133253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208479424     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1338122      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2112060      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3363751      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1392389      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1560308      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1657705      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1083436      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12146058      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233133253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081475                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462279                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199472536                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5214718                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24577169                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62608                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3806219                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400435                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          477                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143636975                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3092                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3806219                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199773895                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1668339                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2686486                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24342378                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       855931                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143558914                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        17199                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        247179                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       325618                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        26667                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199302399                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667819255                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667819255                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241825                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29060549                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36499                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20032                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2615684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13683377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7353856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221457                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1667645                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143369879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36599                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135722949                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       166728                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18146644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40318259                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3393                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233133253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582169                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274082                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175914022     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22963991      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12559545      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8554694      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8007819      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2305243      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1797454      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       610309      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       420176      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233133253                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31676     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         98504     38.81%     51.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123663     48.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113698331     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2144519      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12545057      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7318581      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135722949                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533464                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             253843                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001870                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504999719                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161554608                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133540202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135976792                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       409041                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2446978                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          327                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1519                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       210838                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8471                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3806219                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1152216                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121597                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143406615                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        44346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13683377                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7353856                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20014                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1519                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338686                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133790027                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11797853                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1932919                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19114684                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18825024                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7316831                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525867                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133541244                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133540202                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78073994                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        203989111                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524885                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382736                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574593                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20832247                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33206                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2067837                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229327034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534497                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388065                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179561033     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24101868     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9385820      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5053257      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3786100      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113867      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1304198      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1164737      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2856154      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229327034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574593                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379417                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236399                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595164                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448787                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2856154                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369877044                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290620124                       # The number of ROB writes
system.switch_cpus0.timesIdled                3242857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21284809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574593                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.544181                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.544181                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393054                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393054                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603340788                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185105429                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133964053                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus1.numCycles               254418062                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21036718                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17212979                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2061072                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8866728                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8292294                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2176008                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94234                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202834047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117567329                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21036718                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10468302                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24558158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5603411                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4330296                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12409212                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2062768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235238092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.956100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210679934     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1150055      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1821670      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2464782      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2537209      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2143751      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1197640      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1782524      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11460527      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235238092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082686                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462103                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200772557                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6409332                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24514124                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3515220                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3462002                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144293468                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1968                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3515220                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201323955                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1358948                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3789595                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23996673                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1253698                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144241181                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        170760                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       546869                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    201286546                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    670989618                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    670989618                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174759814                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26526732                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36148                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18970                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3751515                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13516813                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7318171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86196                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1716307                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144068759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136938750                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18726                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15740168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37506085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1630                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235238092                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582128                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177282463     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23835782     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12081681      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9099501      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7151971      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2888255      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1822754      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       950060      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       125625      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235238092                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          25570     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         83385     36.63%     47.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118682     52.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115176759     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2038583      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17177      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12411446      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7294785      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136938750                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538243                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             227637                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509361955                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159845768                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134874542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137166387                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278945                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2163843                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95752                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3515220                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1075688                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121852                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144105184                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13516813                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7318171                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18971                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        103122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1201286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2355056                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135038245                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11677973                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1900505                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18972455                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19196004                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7294482                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530773                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134874760                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134874542                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77426440                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208625159                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530130                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371127                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101873269                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125353801                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18751425                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2087067                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    231722872                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540964                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390085                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180316504     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25472518     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9628771      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4586879      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3865145      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2218213      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1945364      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       876549      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2812929      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    231722872                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101873269                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125353801                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18575389                       # Number of memory references committed
system.switch_cpus1.commit.loads             11352970                       # Number of loads committed
system.switch_cpus1.commit.membars              17286                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18076075                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112942391                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2581301                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2812929                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           373014467                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291725735                       # The number of ROB writes
system.switch_cpus1.timesIdled                3075349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19179970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101873269                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125353801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101873269                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.497398                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.497398                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400417                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400417                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607793782                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187887509                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133752383                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34616                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus2.numCycles               254418056                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23134847                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19257735                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100347                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8806443                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8458809                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2489820                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97406                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201222758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126892839                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23134847                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10948629                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26448675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5851372                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6317538                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12495401                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2007922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237720988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.656102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211272313     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1623472      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2038659      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3253829      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1363137      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1757292      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2044311      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          941763      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13426212      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237720988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090932                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498757                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200040327                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7613774                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26322967                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12451                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3731468                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3526064                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          549                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155130964                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3731468                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200242995                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         646853                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6401965                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26132825                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       564874                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154175697                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         81489                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       393908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    215310412                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    716946970                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    716946970                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180194698                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35115714                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37239                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19369                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1982684                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14445269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7553970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85199                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1715202                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150551074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37374                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144441844                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       147526                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18242825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37160653                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237720988                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607611                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328373                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176526627     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27901251     11.74%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11417186      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6394974      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8662127      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2672197      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2625427      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1410348      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       110851      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237720988                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         995099     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136803     10.85%     89.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       128716     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121681813     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1973909      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17870      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13236869      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7531383      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144441844                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567734                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1260618                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008728                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    528012820                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    168831960                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140682325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145702462                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       107757                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2733586                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       111756                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3731468                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         492861                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61570                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150588454                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       117674                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14445269                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7553970                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19369                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1241046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1184584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2425630                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141928186                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13018384                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2513658                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20549073                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20074786                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7530689                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557854                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140682769                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140682325                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84279884                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226422624                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552957                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372224                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104832961                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129178538                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21410537                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2118309                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    233989520                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552070                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372696                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179321113     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27707065     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10058248      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5008491      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4583818      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1923039      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1907543      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       907845      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2572358      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    233989520                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104832961                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129178538                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19153897                       # Number of memory references committed
system.switch_cpus2.commit.loads             11711683                       # Number of loads committed
system.switch_cpus2.commit.membars              17982                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18724134                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116302717                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2667501                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2572358                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           382005509                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304909635                       # The number of ROB writes
system.switch_cpus2.timesIdled                3051022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16697068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104832961                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129178538                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104832961                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.426890                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.426890                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412050                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412050                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638585542                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196567991                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143458298                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36014                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               254418062                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20817936                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17074729                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2037015                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8596710                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8137493                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2133890                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91478                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    198639426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             118314290                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20817936                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10271383                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26030259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5779793                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5967271                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12236269                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2021775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234348159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       208317900     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2815728      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3269526      1.40%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1793344      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2078812      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1134330      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          769104      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2016174      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12153241      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234348159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081826                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465039                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       197047749                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7589859                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25822348                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196034                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3692167                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3376487                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19031                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144442457                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        94411                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3692167                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       197353281                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2786511                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3936605                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25725758                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       853835                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144353923                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          218                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        225588                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       396178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    200627470                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    672161539                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    672161539                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171343131                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29284327                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37639                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20924                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2281457                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13779883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7504930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       199137                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1661691                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         144136757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37724                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136207009                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       186397                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18003453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     41668939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4071                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234348159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581216                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    176953461     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23086252      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12398371      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8590504      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7508040      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3844579      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       919926      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       598316      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       448710      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234348159                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35897     12.12%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        128120     43.27%     55.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       132098     44.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114017817     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2132070      1.57%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16686      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12588172      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7452264      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136207009                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535367                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             296115                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002174                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    507244688                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162179240                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133959436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136503124                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       345123                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2426612                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1309                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       159212                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8346                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3692167                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2286529                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       148326                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    144174600                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        53331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13779883                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7504930                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20914                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        104227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1309                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1180323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1145747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2326070                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134207052                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11823868                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1999956                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19274463                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18782002                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7450595                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527506                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133961578                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133959436                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         79636861                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208586674                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526533                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381793                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100617080                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123444953                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20730946                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33653                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2048723                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230655992                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    180230128     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23388057     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9795164      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5885274      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4079344      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2631361      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1368547      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1099653      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2178464      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230655992                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100617080                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123444953                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18698986                       # Number of memory references committed
system.switch_cpus3.commit.loads             11353268                       # Number of loads committed
system.switch_cpus3.commit.membars              16790                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17667076                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111290610                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2511505                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2178464                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           372652751                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          292044045                       # The number of ROB writes
system.switch_cpus3.timesIdled                3041626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20069903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100617080                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123444953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100617080                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.528577                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.528577                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395479                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395479                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       605396337                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185934230                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      134794257                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33622                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               254418062                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20808854                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17065679                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2037706                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8593537                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8133670                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2133414                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        91246                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    198594390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             118281679                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20808854                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10267084                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26024382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5781301                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5981746                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12234419                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2022316                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    234312544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       208288162     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2818857      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3266273      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1792847      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2077133      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1133989      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          768024      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2014085      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12153174      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    234312544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081790                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464911                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       197001090                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7605876                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25816028                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       196537                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3693011                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3376695                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        19009                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     144407420                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        94401                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3693011                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       197307126                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2767936                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3973231                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25719361                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       851877                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     144318855                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          208                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        223149                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       396456                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    200566178                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    672010165                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    672010165                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171274415                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29291761                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37674                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20961                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2284043                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13779235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7505346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       198456                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1662512                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         144101034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        136165178                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       188012                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18013529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     41725609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    234312544                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581126                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270371                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176941115     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23070232      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12396122      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8590340      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7504249      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3844039      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       919853      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       597379      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       449215      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    234312544                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35715     12.08%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        127993     43.29%     55.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131980     44.63%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113979315     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2130764      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16679      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12586852      9.24%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7451568      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     136165178                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535202                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             295688                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002172                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    507126600                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162153631                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133914115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136460866                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       343696                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2430526                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          879                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1309                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       162572                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8338                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3693011                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2265767                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       147404                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    144138916                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        55454                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13779235                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7505346                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20958                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        104056                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1309                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1179373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1146247                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2325620                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    134163959                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11820692                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2001219                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19270406                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18773710                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7449714                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.527337                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133916193                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133914115                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79602583                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        208520347                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526355                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381750                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100576714                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123395383                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20744846                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33641                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2049426                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    230619533                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.535060                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354248                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    180216750     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23374162     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9792897      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5882703      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4077021      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2631020      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1368112      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1099482      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2177386      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    230619533                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100576714                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123395383                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18691483                       # Number of memory references committed
system.switch_cpus4.commit.loads             11348709                       # Number of loads committed
system.switch_cpus4.commit.membars              16784                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17659937                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        111245945                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2510489                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2177386                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           372581700                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          291973552                       # The number of ROB writes
system.switch_cpus4.timesIdled                3042671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               20105518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100576714                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123395383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100576714                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.529592                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.529592                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395321                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395321                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       605198058                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      185866877                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      134756311                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33610                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               254418062                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19871187                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17929378                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1040548                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7631181                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7115359                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1100245                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46455                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    210677041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125052946                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19871187                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      8215604                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24735723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3259079                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4608328                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12091953                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1046034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    242213631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       217477908     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          888640      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1805430      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          753797      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4119586      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3655178      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          711604      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1477958      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11323530      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    242213631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078104                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491525                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       209563362                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5734694                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24645875                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        77672                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2192025                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1745372                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          515                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146651025                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2813                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2192025                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       209766135                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4014589                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1073757                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24531707                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       635415                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146575478                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          114                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        274345                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       230432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3075                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    172055798                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    690451214                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    690451214                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    152822192                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        19233594                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        17029                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8598                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1605933                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     34606199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     17508955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       159955                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       847705                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146294206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        17081                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        140747550                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71797                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     11146200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     26649125                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    242213631                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581088                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378735                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    192250986     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14918808      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12290493      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5311162      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6729860      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6536711      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3700819      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       291975      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       182817      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    242213631                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         356619     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2781717     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        80554      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88278792     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1229633      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8430      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     33759285     23.99%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     17471410     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     140747550                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.553214                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3218890                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022870                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    526999418                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    157461012                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    139553705                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     143966440                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       252485                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1317763                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          558                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3536                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       103571                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        12462                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2192025                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3654037                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       180908                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146311370                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     34606199                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     17508955                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8599                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        123813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3536                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       607922                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       612170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1220092                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139765632                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     33643856                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       981918                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            51113816                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18313415                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          17469960                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549354                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             139558115                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            139553705                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75363042                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        148457289                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548521                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507641                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    113431714                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    133301026                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     13024405                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1063473                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    240021606                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555371                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379234                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    191716844     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     17599633      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8269845      3.45%     90.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      8181200      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2224440      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9525846      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       710234      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       518803      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1274761      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    240021606                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    113431714                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     133301026                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              50693813                       # Number of memory references committed
system.switch_cpus5.commit.loads             33288429                       # Number of loads committed
system.switch_cpus5.commit.membars               8482                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17603192                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        118536595                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1291180                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1274761                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           385071938                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          294843135                       # The number of ROB writes
system.switch_cpus5.timesIdled                4624268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               12204431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          113431714                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            133301026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    113431714                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.242918                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.242918                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445848                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445848                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       691011351                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      162032282                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      174671051                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16964                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus6.numCycles               254418062                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21039018                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17213498                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2061164                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8859590                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8294435                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2176685                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        94273                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    202851879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             117582487                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21039018                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10471120                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24564337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5601462                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4327730                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12410309                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2062780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    235257499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.613878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.956066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       210693162     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1150711      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1823551      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2467504      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2537637      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2146517      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1195132      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1781059      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11462226      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    235257499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082695                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462162                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       200790213                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6406592                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24521004                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        26510                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3513177                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3463846                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     144312110                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1974                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3513177                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       201341477                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1354173                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3792624                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24003219                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1252826                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     144259546                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        170431                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       546646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    201310087                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    671079307                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    671079307                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    174797234                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26512853                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36164                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18978                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3748857                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13517690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7320449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        85808                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1675932                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         144086298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        136956930                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18695                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     15733874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     37502495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1633                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    235257499                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582158                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273150                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    177319844     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23807744     10.12%     85.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12072445      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9113384      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7155302      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2889779      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1824017      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       949933      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       125051      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    235257499                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          25612     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         83396     36.60%     47.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       118832     52.16%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    115191095     84.11%     84.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2039187      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17181      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12412621      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7296846      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     136956930                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538314                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             227840                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    509417894                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    159857015                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    134893872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     137184770                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       277461                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2162277                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        96457                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3513177                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1070305                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       122158                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    144122730                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        51832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13517690                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7320449                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18983                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        103462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          555                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1200843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1154525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2355368                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    135057869                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11679907                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1899061                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18976476                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19200698                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7296569                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.530850                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             134894098                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            134893872                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         77436794                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        208648504                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.530206                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371135                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    101895117                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    125380698                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18742069                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2087162                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    231744322                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541030                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.390554                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    180349828     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25456295     10.98%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9631011      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4589280      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3852119      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2218982      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1953273      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       876755      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2816779      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    231744322                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    101895117                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     125380698                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18579405                       # Number of memory references committed
system.switch_cpus6.commit.loads             11355413                       # Number of loads committed
system.switch_cpus6.commit.membars              17290                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18079945                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        112966645                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2581861                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2816779                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           373049608                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          291758770                       # The number of ROB writes
system.switch_cpus6.timesIdled                3075141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19160563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          101895117                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            125380698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    101895117                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.496862                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.496862                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.400503                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.400503                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       607880428                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      187913177                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      133770735                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         34624                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               254418056                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21037984                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17213857                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2062581                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8853076                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8293194                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2176017                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        94098                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    202862089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117578331                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21037984                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10469211                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24562012                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5607324                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4327676                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12412138                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2064097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    235269767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.956045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       210707755     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1150571      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1822265      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2467317      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2537269      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2143659      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1196629      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1782095      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11462207      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    235269767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082691                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462146                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       200803422                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6403653                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24518216                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26857                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3517616                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3462478                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     144307928                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1959                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3517616                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       201353858                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1357617                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3787625                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24001650                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1251398                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     144255300                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        170851                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       545576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    201310490                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    671052906                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    671052906                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    174757740                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26552750                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36179                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18998                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3747060                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13518700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7318997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        85805                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1773181                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         144082477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        136948187                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18745                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15752144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37538692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1659                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    235269767                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582090                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272671                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    177265747     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23892025     10.16%     85.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12099659      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9083016      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7140681      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2888392      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1824728      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       949408      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       126111      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    235269767                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25461     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         83411     36.60%     47.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       119034     52.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    115184563     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2038570      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17177      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12412669      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7295208      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     136948187                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538280                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             227906                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    509412792                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    159871501                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134879946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     137176093                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       277346                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2165851                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          573                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        96649                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3517616                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1075280                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121829                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    144118931                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        49966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13518700                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7318997                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19002                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        103047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          573                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1202377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1154760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2357137                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    135043472                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11676867                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1904715                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18971791                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19197529                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7294924                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530794                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134880205                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134879946                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77428727                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        208629481                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530151                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371130                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    101872081                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    125352344                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18766614                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34650                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2088575                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    231752151                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540890                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389319                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    180307951     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25508493     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9626955      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4585368      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3889243      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2219592      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1930029      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       877429      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2807091      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    231752151                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    101872081                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     125352344                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18575197                       # Number of memory references committed
system.switch_cpus7.commit.loads             11352849                       # Number of loads committed
system.switch_cpus7.commit.membars              17286                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18075861                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112941086                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2581272                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2807091                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           373063316                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          291755591                       # The number of ROB writes
system.switch_cpus7.timesIdled                3076582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19148289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          101872081                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            125352344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    101872081                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.497427                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.497427                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400412                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400412                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       607808336                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      187900117                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133762969                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34620                       # number of misc regfile writes
system.l2.replacements                         110179                       # number of replacements
system.l2.tagsinuse                      32763.868555                       # Cycle average of tags in use
system.l2.total_refs                          2596240                       # Total number of references to valid blocks.
system.l2.sampled_refs                         142942                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.162891                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           249.043597                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.686148                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3783.257325                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.015339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2110.900510                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.723629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1646.958613                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.680370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2926.227155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.873585                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3003.168405                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.851274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4993.336619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.462167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2115.743359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.649759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2129.835666                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1570.314789                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1019.775100                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            814.742262                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1368.026922                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1283.358312                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1585.607229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1057.232897                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1037.397526                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007600                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.115456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.064420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.050261                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000265                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.089301                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.091649                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000270                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.152385                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.064567                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.064997                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.047922                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.031121                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.024864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.041749                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.039165                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.048389                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.032264                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.031659                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999874                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        52318                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28967                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42397                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        42121                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        57627                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        31586                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31616                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  318088                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           121022                       # number of Writeback hits
system.l2.Writeback_hits::total                121022                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1203                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        52455                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31593                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29183                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42553                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        42277                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        57705                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        31740                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31771                       # number of demand (read+write) hits
system.l2.demand_hits::total                   319291                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        52455                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31593                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29183                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42553                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        42277                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        57705                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        31740                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31771                       # number of overall hits
system.l2.overall_hits::total                  319291                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20532                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10073                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7797                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13950                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        23453                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         9945                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         9896                       # number of ReadReq misses
system.l2.ReadReq_misses::total                110151                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  10                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20532                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10073                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7797                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13953                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        23453                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9945                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         9896                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110161                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20532                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10073                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7797                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13953                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14203                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        23453                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9945                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         9896                       # number of overall misses
system.l2.overall_misses::total                110161                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5604910                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3367298098                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6318463                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1652808419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5238448                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1284027073                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6168637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2306769857                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5942230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2344978091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5848677                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3819942218                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5837349                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1633663957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5842772                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1622189463                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18078478662                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       411233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      1064079                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1475312                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5604910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3367298098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6318463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1652808419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5238448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1284027073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6168637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2307181090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5942230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2346042170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5848677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3819942218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5837349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1633663957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5842772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1622189463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18079953974                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5604910                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3367298098                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6318463                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1652808419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5238448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1284027073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6168637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2307181090                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5942230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2346042170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5848677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3819942218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5837349                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1633663957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5842772                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1622189463                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18079953974                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36764                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        56347                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        56317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        81080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        41531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        41512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              428239                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       121022                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            121022                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1213                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72987                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        56506                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        56480                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        81158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        41685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        41667                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               429452                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72987                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        56506                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        56480                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        81158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        41685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        41667                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              429452                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.281839                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.242635                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.212082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.247573                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.252073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.289258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.239460                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.238389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.257219                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.042945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008244                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.281310                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.241756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.210844                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.246930                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.251470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.288980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.238575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.237502                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256515                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.281310                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.241756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.210844                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.246930                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.251470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.288980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.238575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.237502                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256515                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147497.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164002.439996                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154108.853659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164083.035739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149669.942857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164682.194819                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 158170.179487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165359.846380                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152364.871795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165185.833404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149966.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 162876.485652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149675.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 164269.880040                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149814.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163923.753335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164124.507830                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 137077.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 152011.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147531.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147497.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164002.439996                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154108.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164083.035739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149669.942857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164682.194819                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 158170.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165353.765498                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152364.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165179.340280                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149966.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 162876.485652                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149675.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 164269.880040                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149814.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163923.753335                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164123.001552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147497.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164002.439996                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154108.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164083.035739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149669.942857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164682.194819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 158170.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165353.765498                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152364.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165179.340280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149966.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 162876.485652                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149675.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 164269.880040                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149814.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163923.753335                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164123.001552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                45303                       # number of writebacks
system.l2.writebacks::total                     45303                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20532                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10073                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13950                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        23453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         9945                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         9896                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           110151                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             10                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        23453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         9945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         9896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        23453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         9945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         9896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110161                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3388109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2171297885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3931823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1066095336                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3198347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    829938331                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3897201                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1494128686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3667791                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1518082967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3577313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2454290966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3569761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1054456125                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3575728                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1045853515                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11662949884                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       236562                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       656188                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       892750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3388109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2171297885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3931823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1066095336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3198347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    829938331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3897201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1494365248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3667791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1518739155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3577313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2454290966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3569761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1054456125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3575728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1045853515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11663842634                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3388109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2171297885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3931823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1066095336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3198347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    829938331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3897201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1494365248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3667791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1518739155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3577313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2454290966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3569761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1054456125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3575728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1045853515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11663842634                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.281839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.242635                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.247573                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.252073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.289258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.239460                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.257219                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.042945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008244                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.281310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.241756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.210844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.246930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.251470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.288980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.238575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.237502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.281310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.241756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.210844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.246930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.251470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.288980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.238575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.237502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256515                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89160.763158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105751.893873                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95898.121951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105836.924054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91381.342857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106443.289855                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 99928.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107105.998996                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94045.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106937.374401                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91725.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104647.207863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91532.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106028.770739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91685.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105684.469988                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105881.470745                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        78854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 93741.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        89275                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89160.763158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105751.893873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95898.121951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105836.924054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91381.342857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106443.289855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99928.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107099.924604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94045.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106930.870591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91725.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104647.207863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91532.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106028.770739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91685.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105684.469988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105879.963272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89160.763158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105751.893873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95898.121951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105836.924054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91381.342857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106443.289855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99928.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107099.924604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94045.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106930.870591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91725.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104647.207863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91532.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106028.770739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91685.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105684.469988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105879.963272                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.907988                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012384214                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913769.780718                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.907988                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060750                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.846006                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12376165                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12376165                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12376165                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12376165                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12376165                       # number of overall hits
system.cpu0.icache.overall_hits::total       12376165                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7653379                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7653379                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7653379                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7653379                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7653379                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7653379                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12376217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12376217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12376217                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12376217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12376217                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12376217                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 147180.365385                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 147180.365385                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 147180.365385                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 147180.365385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 147180.365385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 147180.365385                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6051518                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6051518                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6051518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6051518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6051518                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6051518                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155167.128205                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155167.128205                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155167.128205                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155167.128205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155167.128205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155167.128205                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72987                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180703090                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73243                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2467.172153                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.202909                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.797091                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914855                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085145                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8580514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8580514                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19813                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16588                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16588                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15689187                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15689187                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15689187                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15689187                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184862                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          828                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185690                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185690                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185690                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20582914688                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20582914688                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     70023801                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     70023801                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20652938489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20652938489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20652938489                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20652938489                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8765376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8765376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15874877                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15874877                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15874877                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15874877                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021090                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021090                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011697                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011697                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011697                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011697                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111342.053467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111342.053467                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84569.807971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84569.807971                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111222.674829                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111222.674829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111222.674829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111222.674829                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14088                       # number of writebacks
system.cpu0.dcache.writebacks::total            14088                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112012                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112012                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          691                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          691                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112703                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112703                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72850                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72987                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72987                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72987                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72987                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7027896279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7027896279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      8943075                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8943075                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7036839354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7036839354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7036839354                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7036839354                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96470.779396                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96470.779396                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65277.919708                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65277.919708                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96412.228945                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96412.228945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96412.228945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96412.228945                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.006977                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006672260                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943382.741313                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.006977                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067319                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828537                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12409158                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12409158                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12409158                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12409158                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12409158                       # number of overall hits
system.cpu1.icache.overall_hits::total       12409158                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8346647                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8346647                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8346647                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8346647                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8346647                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8346647                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12409212                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12409212                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12409212                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12409212                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12409212                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12409212                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154567.537037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154567.537037                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154567.537037                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154567.537037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154567.537037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154567.537037                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6991157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6991157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6991157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6991157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6991157                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6991157                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162585.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162585.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162585.046512                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162585.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162585.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162585.046512                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41666                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165985455                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41922                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3959.387792                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.523018                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.476982                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912199                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087801                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8538134                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8538134                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7188290                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7188290                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18840                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18840                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17308                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15726424                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15726424                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15726424                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15726424                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133465                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133465                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          881                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          881                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134346                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134346                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134346                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134346                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15176010878                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15176010878                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     74822722                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     74822722                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15250833600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15250833600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15250833600                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15250833600                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8671599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8671599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7189171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7189171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15860770                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15860770                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15860770                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15860770                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015391                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000123                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008470                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008470                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008470                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008470                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113707.795137                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113707.795137                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84929.309875                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84929.309875                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113519.074628                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113519.074628                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113519.074628                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113519.074628                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9329                       # number of writebacks
system.cpu1.dcache.writebacks::total             9329                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91950                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          730                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          730                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92680                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92680                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92680                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92680                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41515                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          151                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41666                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41666                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3820700318                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3820700318                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9881421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9881421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3830581739                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3830581739                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3830581739                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3830581739                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92031.803396                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92031.803396                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65439.874172                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65439.874172                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91935.432703                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91935.432703                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91935.432703                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91935.432703                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.235908                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009857872                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2052556.650407                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.235908                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058070                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787237                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12495352                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12495352                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12495352                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12495352                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12495352                       # number of overall hits
system.cpu2.icache.overall_hits::total       12495352                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7278336                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7278336                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7278336                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7278336                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7278336                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7278336                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12495401                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12495401                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12495401                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12495401                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12495401                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12495401                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 148537.469388                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 148537.469388                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 148537.469388                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 148537.469388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 148537.469388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 148537.469388                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5787673                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5787673                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5787673                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5787673                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5787673                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5787673                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156423.594595                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156423.594595                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156423.594595                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156423.594595                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156423.594595                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156423.594595                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36980                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163772670                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37236                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4398.234773                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.157927                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.842073                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910773                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089227                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9968604                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9968604                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7403643                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7403643                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19080                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19080                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18007                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18007                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17372247                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17372247                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17372247                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17372247                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94893                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2190                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2190                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        97083                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         97083                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        97083                       # number of overall misses
system.cpu2.dcache.overall_misses::total        97083                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9363218360                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9363218360                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    143122448                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    143122448                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9506340808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9506340808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9506340808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9506340808                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10063497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10063497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7405833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7405833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18007                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18007                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17469330                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17469330                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17469330                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17469330                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000296                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005557                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005557                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98671.328338                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98671.328338                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65352.715982                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65352.715982                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97919.726502                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97919.726502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97919.726502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97919.726502                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        16709                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets  4177.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9101                       # number of writebacks
system.cpu2.dcache.writebacks::total             9101                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58129                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58129                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1974                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1974                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        60103                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        60103                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        60103                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        60103                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36764                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36764                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          216                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          216                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36980                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36980                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36980                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36980                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3265765976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3265765976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     16115747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     16115747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3281881723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3281881723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3281881723                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3281881723                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88830.540094                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88830.540094                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74609.939815                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74609.939815                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88747.477637                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88747.477637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88747.477637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88747.477637                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.543201                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007798665                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1930648.783525                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.543201                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060165                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.832601                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12236219                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12236219                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12236219                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12236219                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12236219                       # number of overall hits
system.cpu3.icache.overall_hits::total       12236219                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8077123                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8077123                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8077123                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8077123                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8077123                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8077123                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12236269                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12236269                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12236269                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12236269                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12236269                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12236269                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 161542.460000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 161542.460000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 161542.460000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 161542.460000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 161542.460000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 161542.460000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6655557                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6655557                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6655557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6655557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6655557                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6655557                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166388.925000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166388.925000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166388.925000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166388.925000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166388.925000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166388.925000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 56506                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172063405                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 56762                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3031.313291                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.870231                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.129769                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913556                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086444                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8628109                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8628109                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7305863                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7305863                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17788                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17788                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16811                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16811                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15933972                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15933972                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15933972                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15933972                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       193245                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       193245                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3855                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3855                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       197100                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        197100                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       197100                       # number of overall misses
system.cpu3.dcache.overall_misses::total       197100                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23112877947                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23112877947                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    496508818                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    496508818                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23609386765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23609386765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23609386765                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23609386765                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8821354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8821354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7309718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7309718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16131072                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16131072                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16131072                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16131072                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021907                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021907                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012219                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012219                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012219                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012219                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 119604.015354                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 119604.015354                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 128796.061738                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 128796.061738                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 119783.798909                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119783.798909                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 119783.798909                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119783.798909                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22872                       # number of writebacks
system.cpu3.dcache.writebacks::total            22872                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       136898                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       136898                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3696                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3696                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       140594                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       140594                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       140594                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       140594                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56347                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56347                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        56506                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        56506                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        56506                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        56506                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5253724025                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5253724025                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10763005                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10763005                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5264487030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5264487030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5264487030                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5264487030                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006388                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006388                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003503                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003503                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93238.753172                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93238.753172                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67691.855346                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67691.855346                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93166.867766                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93166.867766                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93166.867766                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93166.867766                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               520.597064                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007796816                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1930645.241379                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.597064                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061854                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.834290                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12234370                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12234370                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12234370                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12234370                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12234370                       # number of overall hits
system.cpu4.icache.overall_hits::total       12234370                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7698044                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7698044                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7698044                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7698044                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7698044                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7698044                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12234419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12234419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12234419                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12234419                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12234419                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12234419                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157102.938776                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157102.938776                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157102.938776                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157102.938776                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157102.938776                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157102.938776                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6449216                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6449216                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6449216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6449216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6449216                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6449216                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161230.400000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161230.400000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161230.400000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161230.400000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161230.400000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161230.400000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56480                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172060130                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56736                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3032.644705                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.869576                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.130424                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913553                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086447                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8627791                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8627791                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7302910                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7302910                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17790                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17790                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16805                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16805                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15930701                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15930701                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15930701                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15930701                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       192872                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       192872                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3879                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3879                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       196751                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        196751                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       196751                       # number of overall misses
system.cpu4.dcache.overall_misses::total       196751                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  23097356055                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  23097356055                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    492946486                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    492946486                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  23590302541                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  23590302541                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  23590302541                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  23590302541                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8820663                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8820663                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7306789                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7306789                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16805                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16805                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16127452                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16127452                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16127452                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16127452                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021866                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021866                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000531                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012200                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012200                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012200                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012200                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 119754.842875                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 119754.842875                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 127080.816190                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 127080.816190                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 119899.276451                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 119899.276451                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 119899.276451                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 119899.276451                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22336                       # number of writebacks
system.cpu4.dcache.writebacks::total            22336                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       136555                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       136555                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3716                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3716                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       140271                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       140271                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       140271                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       140271                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        56317                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        56317                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          163                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56480                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56480                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56480                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56480                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5278057830                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5278057830                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11402446                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11402446                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5289460276                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5289460276                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5289460276                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5289460276                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003502                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003502                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003502                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003502                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93720.507662                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93720.507662                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69953.656442                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69953.656442                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93651.917068                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93651.917068                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93651.917068                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93651.917068                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               578.919371                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1037033228                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1778787.698113                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.877368                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.042003                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060701                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867054                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.927755                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12091902                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12091902                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12091902                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12091902                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12091902                       # number of overall hits
system.cpu5.icache.overall_hits::total       12091902                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8077970                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8077970                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8077970                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8077970                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8077970                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8077970                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12091953                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12091953                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12091953                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12091953                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12091953                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12091953                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158391.568627                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158391.568627                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158391.568627                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158391.568627                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158391.568627                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158391.568627                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6339766                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6339766                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6339766                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6339766                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6339766                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6339766                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158494.150000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158494.150000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158494.150000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158494.150000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158494.150000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158494.150000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 81158                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               448699917                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 81414                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5511.336097                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.907239                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.092761                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437138                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562862                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31756979                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31756979                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     17387913                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17387913                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8494                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8494                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8482                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8482                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     49144892                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        49144892                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     49144892                       # number of overall hits
system.cpu5.dcache.overall_hits::total       49144892                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       283699                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       283699                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          259                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       283958                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        283958                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       283958                       # number of overall misses
system.cpu5.dcache.overall_misses::total       283958                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  31041269611                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  31041269611                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     22781448                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     22781448                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  31064051059                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  31064051059                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  31064051059                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  31064051059                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     32040678                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32040678                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     17388172                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     17388172                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     49428850                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     49428850                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     49428850                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     49428850                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008854                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008854                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005745                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005745                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005745                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005745                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109416.210882                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109416.210882                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87959.258687                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87959.258687                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109396.639852                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109396.639852                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109396.639852                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109396.639852                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        24787                       # number of writebacks
system.cpu5.dcache.writebacks::total            24787                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       202619                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       202619                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       202800                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       202800                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       202800                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       202800                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        81080                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        81080                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        81158                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        81158                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        81158                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        81158                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8029885957                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8029885957                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5533249                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5533249                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8035419206                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8035419206                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8035419206                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8035419206                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001642                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001642                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001642                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001642                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99036.580624                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99036.580624                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70939.089744                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70939.089744                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99009.576456                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99009.576456                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99009.576456                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99009.576456                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               515.809668                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1006673359                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1947143.827853                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.809668                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.065400                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.826618                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12410257                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12410257                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12410257                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12410257                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12410257                       # number of overall hits
system.cpu6.icache.overall_hits::total       12410257                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7995487                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7995487                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7995487                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7995487                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7995487                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7995487                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12410309                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12410309                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12410309                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12410309                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12410309                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12410309                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153759.365385                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153759.365385                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153759.365385                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153759.365385                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153759.365385                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153759.365385                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6595184                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6595184                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6595184                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6595184                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6595184                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6595184                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157028.190476                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157028.190476                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157028.190476                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157028.190476                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157028.190476                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157028.190476                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 41685                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               165990041                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 41941                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3957.703464                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.525534                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.474466                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912209                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087791                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8541168                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8541168                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7189828                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7189828                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18850                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18850                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17312                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17312                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15730996                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15730996                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15730996                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15730996                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       133278                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       133278                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          908                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          908                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       134186                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        134186                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       134186                       # number of overall misses
system.cpu6.dcache.overall_misses::total       134186                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  15109077033                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  15109077033                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     76702520                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     76702520                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  15185779553                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  15185779553                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  15185779553                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  15185779553                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8674446                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8674446                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7190736                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7190736                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17312                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17312                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15865182                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15865182                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15865182                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15865182                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015364                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015364                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000126                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008458                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008458                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008458                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008458                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113365.124274                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113365.124274                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84474.140969                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84474.140969                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113169.626884                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113169.626884                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113169.626884                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113169.626884                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9226                       # number of writebacks
system.cpu6.dcache.writebacks::total             9226                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        91747                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        91747                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          754                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          754                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        92501                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        92501                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        92501                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        92501                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        41531                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        41531                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        41685                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        41685                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        41685                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        41685                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3809894683                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3809894683                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10018035                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10018035                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3819912718                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3819912718                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3819912718                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3819912718                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002627                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002627                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91736.165346                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91736.165346                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65052.175325                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65052.175325                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91637.584695                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91637.584695                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91637.584695                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91637.584695                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.014766                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1006675187                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1947147.363636                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.014766                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.065729                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.826947                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12412085                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12412085                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12412085                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12412085                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12412085                       # number of overall hits
system.cpu7.icache.overall_hits::total       12412085                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8113207                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8113207                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8113207                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8113207                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8113207                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8113207                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12412138                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12412138                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12412138                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12412138                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12412138                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12412138                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 153079.377358                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 153079.377358                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 153079.377358                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 153079.377358                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 153079.377358                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 153079.377358                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6586958                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6586958                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6586958                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6586958                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6586958                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6586958                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156832.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156832.333333                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156832.333333                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156832.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156832.333333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156832.333333                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 41667                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               165986135                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41923                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3959.309568                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.522022                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.477978                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912195                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087805                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8538882                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8538882                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7188186                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7188186                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18874                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18874                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17310                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17310                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15727068                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15727068                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15727068                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15727068                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       133202                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       133202                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          912                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          912                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       134114                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        134114                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       134114                       # number of overall misses
system.cpu7.dcache.overall_misses::total       134114                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  15107807567                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  15107807567                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     78257514                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     78257514                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  15186065081                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15186065081                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  15186065081                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15186065081                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8672084                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8672084                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7189098                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7189098                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17310                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17310                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15861182                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15861182                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15861182                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15861182                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015360                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015360                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008455                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008455                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008455                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008455                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113420.275724                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113420.275724                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85808.677632                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85808.677632                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113232.511751                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113232.511751                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113232.511751                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113232.511751                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9283                       # number of writebacks
system.cpu7.dcache.writebacks::total             9283                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        91690                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        91690                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          757                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          757                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        92447                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        92447                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        92447                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        92447                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        41512                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        41512                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          155                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41667                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41667                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        41667                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        41667                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3803104215                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3803104215                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10254907                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10254907                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3813359122                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3813359122                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3813359122                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3813359122                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91614.574460                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91614.574460                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66160.690323                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66160.690323                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91519.886769                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91519.886769                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91519.886769                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91519.886769                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
