


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ;/* S3C2410A.S: Startup file for Samsung S3C410A        
                                             */
    3 00000000         ;/******************************************************
                       ***********************/
    4 00000000         ;/* <<< Use Configuration Wizard in Context Menu >>>    
                                             */ 
    5 00000000         ;/******************************************************
                       ***********************/
    6 00000000         ;/* This file is part of the uVision/ARM development too
                       ls.                   */
    7 00000000         ;/* Copyright (c) 2005-2006 Keil Software. All rights re
                       served.               */
    8 00000000         ;/* This software may only be used under the terms of a 
                       valid, current,       */
    9 00000000         ;/* end user licence from KEIL for a compatible version 
                       of KEIL software      */
   10 00000000         ;/* development tools. Nothing else gives you the right 
                       to use this software. */
   11 00000000         ;/******************************************************
                       ***********************/
   12 00000000         
   13 00000000         
   14 00000000         ; *** Startup Code (executed after Reset) ***
   15 00000000         
   16 00000000         
   17 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
   18 00000000         
   19 00000000 00000010 
                       Mode_USR
                               EQU              0x10
   20 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
   21 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   22 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   23 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   24 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   25 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   26 00000000         
   27 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   28 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   29 00000000         



ARM Macro Assembler    Page 2 


   30 00000000         
   31 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   32 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   33 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   34 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   35 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>
   36 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   37 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   38 00000000         ;// </h>
   39 00000000         
   40 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   41 00000000 00000008 
                       SVC_Stack_Size
                               EQU              0x00000008
   42 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   43 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   44 00000000 00000080 
                       IRQ_Stack_Size
                               EQU              0x00000080
   45 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400
   46 00000000         
   48 00000000 00000488 
                       Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
 + USR_Stack_Size)
   49 00000000         
   50 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   51 00000000         Stack_Mem
                               SPACE            Stack_Size
   52 00000488         
   53 00000488 00000488 
                       Stack_Top
                               EQU              Stack_Mem + Stack_Size
   54 00000488         
   55 00000488         
   56 00000488         ;// <h> Heap Configuration
   57 00000488         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
   58 00000488         ;// </h>
   59 00000488         
   60 00000488 00000000 
                       Heap_Size
                               EQU              0x00000000
   61 00000488         
   62 00000488                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   63 00000000         Heap_Mem
                               SPACE            Heap_Size
   64 00000000         
   65 00000000         



ARM Macro Assembler    Page 3 


   66 00000000         
   67 00000000         
   68 00000000         ; Clock Management definitions
   69 00000000 4C000000 
                       CLK_BASE
                               EQU              0x4C000000  ; Clock Base Addres
                                                            s
   70 00000000 00000000 
                       LOCKTIME_OFS
                               EQU              0x00        ; LOCKTIME Offset
   71 00000000 00000004 
                       MPLLCON_OFS
                               EQU              0x04        ; MPLLCON Offset
   72 00000000 00000008 
                       UPLLCON_OFS
                               EQU              0X08        ; UPLLCON Offset
   73 00000000 0000000C 
                       CLKCON_OFS
                               EQU              0x0C        ; CLKCON Offset
   74 00000000 00000010 
                       CLKSLOW_OFS
                               EQU              0x10        ; CLKSLOW Offset
   75 00000000 00000014 
                       CLKDIVN_OFS
                               EQU              0X14        ; CLDKIVN Offset
   76 00000000 00000018 
                       CAMDIVN_OFS
                               EQU              0X18        ; CAMDIVN Offset
   77 00000000         
   78 00000000         
   79 00000000         
   80 00000000         ;// <e> Clock Management
   81 00000000         ;//   <h> MPLL Settings
   82 00000000         ;//   <i> Mpll = (m * Fin) / (p * 2^s)
   83 00000000         ;//     <o1.12..19> MDIV: Main divider <0x0-0xFF>
   84 00000000         ;//                 <i> m = MDIV + 8
   85 00000000         ;//     <o1.4..9>   PDIV: Pre-divider  <0x0-0x3F>
   86 00000000         ;//                 <i> p = PDIV + 2
   87 00000000         ;//     <o1.0..1>   SDIV: Post Divider <0x0-0x03>
   88 00000000         ;//                 <i> s = SDIV 
   89 00000000         ;//   </h>
   90 00000000         ;//   <h> UPLL Settings
   91 00000000         ;//   <i> Upll = ( m * Fin) / (p * 2^s),Uclk must be 48M
                       HZ to USB device 
   92 00000000         ;//     <o2.12..19> MDIV: Main divider <0x1-0xF8>
   93 00000000         ;//                 <i> m = MDIV + 8,if Fin=12MHZ MDIV c
                       ould be 0x38   
   94 00000000         ;//     <o2.4..9>   PDIV: Pre-divider  <0x1-0x3E>
   95 00000000         ;//                 <i> p = PDIV + 2,if Fin=12MHZ PDIV c
                       ould be 0x2
   96 00000000         ;//     <o2.0..1>   SDIV: Post Divider <0x0-0x03>
   97 00000000         ;//                 <i> s = SDIV ,if Fin=12MHZ SDIV coul
                       d be 0x2
   98 00000000         ;//   </h>
   99 00000000         ;//   <h>LOCK TIME 
  100 00000000         ;//      <o5.0..11>  LTIME CNT: MPLL Lock Time Count  <0
                       x0-0xFFF>
  101 00000000         ;//      <o5.12..23>  LTIME CNT: UPLL Lock Time Count  <
                       0x0-0xFFF>



ARM Macro Assembler    Page 4 


  102 00000000         ;//   </h>
  103 00000000         ;//   <h> Master Clock
  104 00000000         ;//   <i> PLL Clock:  FCLK = FMPLL
  105 00000000         ;//   <i> Slow Clock: FCLK = Fin / (2 * SLOW_VAL), SLOW_
                       VAL > 0
  106 00000000         ;//   <i> Slow Clock: FCLK = Fin, SLOW_VAL = 0
  107 00000000         ;//     <o4.7>      UCLK_ON: UCLK ON
  108 00000000         ;//                 <i> 0: UCLK ON(UPLL is also turned o
                       n) 1: UCLK OFF (UPLL is also turned off)   
  109 00000000         ;//     <o4.5>      MPLL_OFF: Turn off PLL
  110 00000000         ;//                 <i> 0: Turn on PLL.After PLL stabili
                       zation time (minimum 300us), SLOW_BIT can be cleared to 
                       0. 1: Turn off PLL. PLL is turned off only when SLOW_BIT
                        is 1.
  111 00000000         ;//     <o4.4>      SLOW_BIT: Slow Clock
  112 00000000         ;//     <o4.0..2>   SLOW_VAL: Slow Clock divider    <0x0
                       -0x7>
  113 00000000         ;//   </h>
  114 00000000         ;//   <h> CLOCK DIVIDER CONTROL
  115 00000000         ;//     <o6.1>   HDIVN                            
  116 00000000         ;//                  <i> 0: HCLK = FCLK/1, 01 : HCLK = F
                       CLK/2
  117 00000000         ;//     <o6.0>      PDIVN
  118 00000000         ;//                  <i> 0: PCLK has the clock same as t
                       he HCLK/1,1: PCLK has the clock same as the HCLK/2
  119 00000000         ;//    </h>
  120 00000000         ;//  <h> Clock Generation
  121 00000000         ;//     <o3.18>     SPI          <0=> Disable  <1=> Enab
                       le
  122 00000000         ;//     <o3.17>     IIS          <0=> Disable  <1=> Enab
                       le
  123 00000000         ;//     <o3.16>     IIC          <0=> Disable  <1=> Enab
                       le
  124 00000000         ;//     <o3.15>     ADC          <0=> Disable  <1=> Enab
                       le
  125 00000000         ;//     <o3.14>     RTC          <0=> Disable  <1=> Enab
                       le
  126 00000000         ;//     <o3.13>     GPIO         <0=> Disable  <1=> Enab
                       le
  127 00000000         ;//     <o3.12>     UART2        <0=> Disable  <1=> Enab
                       le
  128 00000000         ;//     <o3.11>     UART1        <0=> Disable  <1=> Enab
                       le
  129 00000000         ;//     <o3.10>     UART0        <0=> Disable  <1=> Enab
                       le
  130 00000000         ;//     <o3.9>      SDI          <0=> Disable  <1=> Enab
                       le
  131 00000000         ;//     <o3.8>      PWMTIMER     <0=> Disable  <1=> Enab
                       le
  132 00000000         ;//     <o3.7>      USB device   <0=> Disable  <1=> Enab
                       le
  133 00000000         ;//     <o3.6>      USB host     <0=> Disable  <1=> Enab
                       le
  134 00000000         ;//     <o3.5>      LCDC         <0=> Disable  <1=> Enab
                       le
  135 00000000         ;//     <o3.4>      NAND FLASH Controller       <0=> Dis
                       able  <1=> Enable
  136 00000000         ;//     <o3.3>      POWER-OFF    <0=> Disable  <1=> Enab
                       le



ARM Macro Assembler    Page 5 


  137 00000000         ;//     <o3.2>      IDLE BIT     <0=> Disable  <1=> Enab
                       le
  138 00000000         ;//     <O3.0>      SM_BIT       <0=> Disable  <1=> Enab
                       le
  139 00000000         ;//   </h>
  140 00000000         ;// </e>
  141 00000000 00000001 
                       CLK_SETUP
                               EQU              1
  142 00000000 0005C080 
                       MPLLCON_Val
                               EQU              0x0005C080
  143 00000000 00028080 
                       UPLLCON_Val
                               EQU              0x00028080
  144 00000000 0007FFF0 
                       CLKCON_Val
                               EQU              0x0007FFF0
  145 00000000 00000004 
                       CLKSLOW_Val
                               EQU              0x00000004
  146 00000000 00FFFFFF 
                       LOCKTIME_Val
                               EQU              0x00FFFFFF
  147 00000000 00000000 
                       CLKDIVN_Val
                               EQU              0X00000000
  148 00000000         
  149 00000000         
  150 00000000         
  151 00000000         ;Interrupt  definitions
  152 00000000 4A000014 
                       INTOFFSET
                               EQU              0X4A000014  ;Address of Interru
                                                            pt offset Register
  153 00000000         
  154 00000000         ;//<e> Interrupt Vector Table
  155 00000000         ;//  <o1.0..31> Interrupt Vector address     <0x20-0x3ff
                       fff78>
  156 00000000         ;//            <i> You could define Interuupt Vctor Tabl
                       e address.  
  157 00000000         ;//            <i> The Interrupt Vector Table address mu
                       st be word aligned adress. 
  158 00000000         ;//</e>  
  159 00000000 00000001 
                       IntVT_SETUP
                               EQU              1
  160 00000000 33FFFF20 
                       IntVTAddress
                               EQU              0x33FFFF20
  161 00000000         
  162 00000000         ; Watchdog Timer definitions
  163 00000000 53000000 
                       WT_BASE EQU              0x53000000  ; WT Base Address
  164 00000000 00000000 
                       WTCON_OFS
                               EQU              0x00        ; WTCON Offset
  165 00000000 00000004 
                       WTDAT_OFS



ARM Macro Assembler    Page 6 


                               EQU              0x04        ; WTDAT Offset
  166 00000000 00000008 
                       WTCNT_OFS
                               EQU              0x08        ; WTCNT Offset
  167 00000000         
  168 00000000         ;// <e> Watchdog Timer
  169 00000000         ;//   <o1.5>      Watchdog Timer Enable/Disable
  170 00000000         ;//   <o1.0>      Reset Enable/Disable
  171 00000000         ;//   <o1.2>      Interrupt Enable/Disable
  172 00000000         ;//   <o1.3..4>   Clock Select  
  173 00000000         ;//               <0=> 1/16  <1=> 1/32  <2=> 1/64  <3=> 
                       1/128
  174 00000000         ;//               <i> Clock Division Factor
  175 00000000         ;//   <o1.8..15>  Prescaler Value <0x0-0xFF>
  176 00000000         ;//   <o2.0..15>  Time-out Value  <0x0-0xFFFF>
  177 00000000         ;// </e>
  178 00000000 00000001 
                       WT_SETUP
                               EQU              1
  179 00000000 00008021 
                       WTCON_Val
                               EQU              0x00008021
  180 00000000 00008000 
                       WTDAT_Val
                               EQU              0x00008000
  181 00000000         
  182 00000000         
  183 00000000         ; Memory Controller definitions
  184 00000000 48000000 
                       MC_BASE EQU              0x48000000  ; Memory Controller
                                                             Base Address
  185 00000000         
  186 00000000         ;// <e> Memory Controller
  187 00000000 00000001 
                       MC_SETUP
                               EQU              1
  188 00000000         
  189 00000000         ;//   <h> Bank 0
  190 00000000         ;//     <o0.0..1>   PMC: Page Mode Configuration
  191 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  192 00000000         ;//     <o0.2..3>   Tpac: Page Mode Access Cycle
  193 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  194 00000000         ;//     <o0.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  195 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  196 00000000         ;//     <o0.6..7>   Toch: Chip Select Hold on nOE
  197 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  198 00000000         ;//     <o0.8..10>  Tacc: Access Cycle
  199 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  200 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  201 00000000         ;//     <o0.11..12> Tcos: Chip Select Set-up nOE
  202 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks



ARM Macro Assembler    Page 7 


  203 00000000         ;//     <o0.13..14> Tacs: Address Set-up before nGCSn
  204 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  205 00000000         ;//   </h>
  206 00000000         ;//
  207 00000000         ;//   <h> Bank 1
  208 00000000         ;//     <o8.4..5>   DW: Data Bus Width
  209 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  210 00000000         ;//     <o8.6>      WS: WAIT Status
  211 00000000         ;//                 <0=> WAIT Disable
  212 00000000         ;//                 <1=> WAIT Enable
  213 00000000         ;//     <o8.7>      ST: SRAM Type
  214 00000000         ;//                 <0=> Not using UB/LB
  215 00000000         ;//                 <1=> Using UB/LB
  216 00000000         ;//     <o1.0..1>   PMC: Page Mode Configuration
  217 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  218 00000000         ;//     <o1.2..3>   Tpac: Page Mode Access Cycle
  219 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  220 00000000         ;//     <o1.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  221 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  222 00000000         ;//     <o1.6..7>   Toch: Chip Select Hold on nOE
  223 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  224 00000000         ;//     <o1.8..10>  Tacc: Access Cycle
  225 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  226 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  227 00000000         ;//     <o1.11..12> Tcos: Chip Select Set-up nOE
  228 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  229 00000000         ;//     <o1.13..14> Tacs: Address Set-up before nGCSn
  230 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  231 00000000         ;//   </h>
  232 00000000         ;//
  233 00000000         ;//   <h> Bank 2
  234 00000000         ;//     <o8.8..9>   DW: Data Bus Width
  235 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  236 00000000         ;//     <o8.10>     WS: WAIT Status
  237 00000000         ;//                 <0=> WAIT Disable
  238 00000000         ;//                 <1=> WAIT Enable
  239 00000000         ;//     <o8.11>     ST: SRAM Type
  240 00000000         ;//                 <0=> Not using UB/LB
  241 00000000         ;//                 <1=> Using UB/LB
  242 00000000         ;//     <o2.0..1>   PMC: Page Mode Configuration
  243 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  244 00000000         ;//     <o2.2..3>   Tpac: Page Mode Access Cycle
  245 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  246 00000000         ;//     <o2.4..5>   Tcah: Address Holding Time after nGC
                       Sn



ARM Macro Assembler    Page 8 


  247 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  248 00000000         ;//     <o2.6..7>   Toch: Chip Select Hold on nOE
  249 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  250 00000000         ;//     <o2.8..10>  Tacc: Access Cycle
  251 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  252 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  253 00000000         ;//     <o2.11..12> Tcos: Chip Select Set-up nOE
  254 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  255 00000000         ;//     <o2.13..14> Tacs: Address Set-up before nGCSn
  256 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  257 00000000         ;//   </h>
  258 00000000         ;//
  259 00000000         ;//   <h> Bank 3
  260 00000000         ;//     <o8.12..13> DW: Data Bus Width
  261 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  262 00000000         ;//     <o8.14>     WS: WAIT Status
  263 00000000         ;//                 <0=> WAIT Disable
  264 00000000         ;//                 <1=> WAIT Enable
  265 00000000         ;//     <o8.15>     ST: SRAM Type
  266 00000000         ;//                 <0=> Not using UB/LB
  267 00000000         ;//                 <1=> Using UB/LB
  268 00000000         ;//     <o3.0..1>   PMC: Page Mode Configuration
  269 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  270 00000000         ;//     <o3.2..3>   Tpac: Page Mode Access Cycle
  271 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  272 00000000         ;//     <o3.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  273 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  274 00000000         ;//     <o3.6..7>   Toch: Chip Select Hold on nOE
  275 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  276 00000000         ;//     <o3.8..10>  Tacc: Access Cycle
  277 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  278 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  279 00000000         ;//     <o3.11..12> Tcos: Chip Select Set-up nOE
  280 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  281 00000000         ;//     <o3.13..14> Tacs: Address Set-up before nGCSn
  282 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  283 00000000         ;//   </h>
  284 00000000         ;//
  285 00000000         ;//   <h> Bank 4
  286 00000000         ;//     <o8.16..17> DW: Data Bus Width
  287 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  288 00000000         ;//     <o8.18>     WS: WAIT Status



ARM Macro Assembler    Page 9 


  289 00000000         ;//                 <0=> WAIT Disable
  290 00000000         ;//                 <1=> WAIT Enable
  291 00000000         ;//     <o8.19>     ST: SRAM Type
  292 00000000         ;//                 <0=> Not using UB/LB
  293 00000000         ;//                 <1=> Using UB/LB
  294 00000000         ;//     <o4.0..1>   PMC: Page Mode Configuration
  295 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  296 00000000         ;//     <o4.2..3>   Tpac: Page Mode Access Cycle
  297 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  298 00000000         ;//     <o4.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  299 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  300 00000000         ;//     <o4.6..7>   Toch: Chip Select Hold on nOE
  301 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  302 00000000         ;//     <o4.8..10>  Tacc: Access Cycle
  303 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  304 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  305 00000000         ;//     <o4.11..12> Tcos: Chip Select Set-up nOE
  306 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  307 00000000         ;//     <o4.13..14> Tacs: Address Set-up before nGCSn
  308 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  309 00000000         ;//   </h>
  310 00000000         ;//
  311 00000000         ;//   <h> Bank 5
  312 00000000         ;//     <o8.20..21> DW: Data Bus Width
  313 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  314 00000000         ;//     <o8.22>     WS: WAIT Status
  315 00000000         ;//                 <0=> WAIT Disable
  316 00000000         ;//                 <1=> WAIT Enable
  317 00000000         ;//     <o8.23>     ST: SRAM Type
  318 00000000         ;//                 <0=> Not using UB/LB
  319 00000000         ;//                 <1=> Using UB/LB
  320 00000000         ;//     <o5.0..1>   PMC: Page Mode Configuration
  321 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  322 00000000         ;//     <o5.2..3>   Tpac: Page Mode Access Cycle
  323 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  324 00000000         ;//     <o5.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  325 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  326 00000000         ;//     <o5.6..7>   Toch: Chip Select Hold on nOE
  327 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  328 00000000         ;//     <o5.8..10>  Tacc: Access Cycle
  329 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  330 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks



ARM Macro Assembler    Page 10 


  331 00000000         ;//     <o5.11..12> Tcos: Chip Select Set-up nOE
  332 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  333 00000000         ;//     <o5.13..14> Tacs: Address Set-up before nGCSn
  334 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  335 00000000         ;//   </h>
  336 00000000         ;//
  337 00000000         ;//   <h> Bank 6
  338 00000000         ;//     <o10.0..2>  BK76MAP: Bank 6/7 Memory Map
  339 00000000         ;//                 <0=> 32M  <1=> 64M <2=> 128M <4=> 2M
                          <5=> 4M   <6=> 8M   <7=> 16M
  340 00000000         ;//     <o8.24..25> DW: Data Bus Width
  341 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  342 00000000         ;//     <o8.26>     WS: WAIT Status
  343 00000000         ;//                 <0=> WAIT Disable
  344 00000000         ;//                 <1=> WAIT Enable
  345 00000000         ;//     <o8.27>     ST: SRAM Type
  346 00000000         ;//                 <0=> Not using UB/LB
  347 00000000         ;//                 <1=> Using UB/LB
  348 00000000         ;//     <o6.15..16> MT: Memory Type
  349 00000000         ;//                 <0=> ROM or SRAM
  350 00000000         ;//                 <3=> SDRAM
  351 00000000         ;//     <h> ROM or SRAM
  352 00000000         ;//       <o6.0..1>   PMC: Page Mode Configuration
  353 00000000         ;//                   <0=> 1 Data  <1=> 4 Data  <2=> 8 D
                       ata  <3=> 16 Data
  354 00000000         ;//       <o6.2..3>   Tpac: Page Mode Access Cycle
  355 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  356 00000000         ;//       <o6.4..5>   Tcah: Address Holding Time after n
                       GCSn
  357 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  358 00000000         ;//       <o6.6..7>   Toch: Chip Select Hold on nOE
  359 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  360 00000000         ;//       <o6.8..10>  Tacc: Access Cycle
  361 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks  <3=> 4 clks
  362 00000000         ;//                   <4=> 6 clk   <5=> 8 clks  <6=> 10 
                       clks <7=> 14 clks
  363 00000000         ;//       <o6.11..12> Tcos: Chip Select Set-up nOE
  364 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  365 00000000         ;//       <o6.13..14> Tacs: Address Set-up before nGCSn
  366 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  367 00000000         ;//     </h>
  368 00000000         ;//     <h> SDRAM
  369 00000000         ;//       <o6.0..1>   SCAN: Columnn Address Number
  370 00000000         ;//                   <0=> 8-bit   <1=> 9-bit   <2=> 10-
                       bit  <3=> Rsrvd
  371 00000000         ;//       <o6.2..3>   Trcd: RAS to CAS Delay
  372 00000000         ;//                   <0=> 2 clks  <1=> 3 clks  <2=> 4 c
                       lks  <3=> Rsrvd
  373 00000000         ;//       <o10.4>     SCKEEN: SCLK Selection (Bank 6/7)
  374 00000000         ;//                   <0=> Normal



ARM Macro Assembler    Page 11 


  375 00000000         ;//                   <1=> Reduced Power   
  376 00000000         ;//       <o10.5>     SCLKEN: SDRAM power down mode (Ban
                       k 6/7)
  377 00000000         ;//                   <0=> DISABLE
  378 00000000         ;//                   <1=> ENABLE 
  379 00000000         ;//       <o10.7>     BURST_EN: ARM core burst operation
                        (Bank 6/7)
  380 00000000         ;//                   <0=> DISABLE
  381 00000000         ;//                   <1=> ENABLE 
  382 00000000         ;//       <o11.0..2>  BL: Burst Length
  383 00000000         ;//                   <0=> 1
  384 00000000         ;//       <o11.3>     BT: Burst Type
  385 00000000         ;//                   <0=> Sequential
  386 00000000         ;//       <o11.4..6>  CL: CAS Latency
  387 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks
  388 00000000         ;//       <o11.7..8>  TM: Test Mode
  389 00000000         ;//                   <0=> Mode Register Set
  390 00000000         ;//       <o11.9>     WBL: Write Burst Length
  391 00000000         ;//                   <0=> 0
  392 00000000         ;//     </h>
  393 00000000         ;//   </h>
  394 00000000         ;//
  395 00000000         ;//   <h> Bank 7
  396 00000000         ;//     <o10.0..2>  BK76MAP: Bank 6/7 Memory Map
  397 00000000         ;//                 <0=> 32M  <1=> 64M <2=> 128M <4=> 2M
                          <5=> 4M   <6=> 8M   <7=> 16M
  398 00000000         ;//     <o8.28..29> DW: Data Bus Width
  399 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  400 00000000         ;//     <o8.30>     WS: WAIT Status
  401 00000000         ;//                 <0=> WAIT Disable
  402 00000000         ;//                 <1=> WAIT Enable
  403 00000000         ;//     <o8.31>     ST: SRAM Type
  404 00000000         ;//                 <0=> Not using UB/LB
  405 00000000         ;//                 <1=> Using UB/LB
  406 00000000         ;//     <o7.15..16> MT: Memory Type
  407 00000000         ;//                 <0=> ROM or SRAM
  408 00000000         ;//                 <3=> SDRAM
  409 00000000         ;//     <h> ROM or SRAM
  410 00000000         ;//       <o7.0..1>   PMC: Page Mode Configuration
  411 00000000         ;//                   <0=> 1 Data  <1=> 4 Data  <2=> 8 D
                       ata  <3=> 16 Data
  412 00000000         ;//       <o7.2..3>   Tpac: Page Mode Access Cycle
  413 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  414 00000000         ;//       <o7.4..5>   Tcah: Address Holding Time after n
                       GCSn
  415 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  416 00000000         ;//       <o7.6..7>   Toch: Chip Select Hold on nOE
  417 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  418 00000000         ;//       <o7.8..10>  Tacc: Access Cycle
  419 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks  <3=> 4 clks
  420 00000000         ;//                   <4=> 6 clk   <5=> 8 clks  <6=> 10 
                       clks <7=> 14 clks
  421 00000000         ;//       <o7.11..12> Tcos: Chip Select Set-up nOE



ARM Macro Assembler    Page 12 


  422 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  423 00000000         ;//       <o7.13..14> Tacs: Address Set-up before nGCSn
  424 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  425 00000000         ;//     </h>
  426 00000000         ;//     <h> SDRAM
  427 00000000         ;//       <o7.0..1>   SCAN: Columnn Address Number
  428 00000000         ;//                   <0=> 8-bit   <1=> 9-bit   <2=> 10-
                       bit  <3=> Rsrvd
  429 00000000         ;//       <o7.2..3>   Trcd: RAS to CAS Delay
  430 00000000         ;//                   <0=> 2 clks  <1=> 3 clks  <2=> 4 c
                       lks  <3=> Rsrvd
  431 00000000         ;//       <o10.4>     SCLKEN: SCLK Selection (Bank 6/7)
  432 00000000         ;//                   <0=> Normal
  433 00000000         ;//                   <1=> Reduced Power 
  434 00000000         ;//       <o10.5>     SCLKEN: SDRAM power down mode (Ban
                       k 6/7)
  435 00000000         ;//                   <0=> DISABLE
  436 00000000         ;//                   <1=> ENABLE 
  437 00000000         ;//       <o10.7>     BURST_EN: ARM core burst operation
                        (Bank 6/7)
  438 00000000         ;//                   <0=> DISABLE
  439 00000000         ;//                   <1=> ENABLE 
  440 00000000         ;//       <o12.0..2>  BL: Burst Length
  441 00000000         ;//                   <0=> 1
  442 00000000         ;//       <o12.3>     BT: Burst Type
  443 00000000         ;//                   <0=> Sequential
  444 00000000         ;//       <o12.4..6>  CL: CAS Latency
  445 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks
  446 00000000         ;//       <o12.7..8>  TM: Test Mode
  447 00000000         ;//                   <0=> Mode Register Set
  448 00000000         ;//       <o12.9>     WBL: Write Burst Length
  449 00000000         ;//                   <0=> 0
  450 00000000         ;//     </h>
  451 00000000         ;//   </h>
  452 00000000         ;//
  453 00000000         ;//   <h> Refresh
  454 00000000         ;//     <o9.23>     REFEN: SDRAM Refresh
  455 00000000         ;//                 <0=> Disable <1=> Enable
  456 00000000         ;//     <o9.22>     TREFMD: SDRAM Refresh Mode
  457 00000000         ;//                 <0=> CBR/Auto Refresh
  458 00000000         ;//                 <1=> Self Refresh
  459 00000000         ;//     <o9.20..21> Trp: SDRAM RAS Pre-charge Time
  460 00000000         ;//                 <0=> 2 clks 
  461 00000000         ;//                 <1=> 3 clks 
  462 00000000         ;//                 <2=> 4 clks 
  463 00000000         ;//                 <3=> Rsrvd 
  464 00000000         ;//     <o9.18..19> Tsrc: SDRAM Semi Row cycle time
  465 00000000         ;//                <i> SDRAM Row cycle time: Trc=Tsrc+Tr
                       p
  466 00000000         ;//                 <0=> 4 clks  <1=> 5 clks  <2=> 6 clk
                       s  <3=> 7 clks
  467 00000000         ;//     <o9.0..10>  Refresh Counter <0x0-0x07FF>
  468 00000000         ;//                 <i> Refresh Period = (2^11 - Refresh
                        Count + 1) / HCLK
  469 00000000         ;//   </h>
  470 00000000 00000700 



ARM Macro Assembler    Page 13 


                       BANKCON0_Val
                               EQU              0x00000700
  471 00000000 00000700 
                       BANKCON1_Val
                               EQU              0x00000700
  472 00000000 00000700 
                       BANKCON2_Val
                               EQU              0x00000700
  473 00000000 00000700 
                       BANKCON3_Val
                               EQU              0x00000700
  474 00000000 00000700 
                       BANKCON4_Val
                               EQU              0x00000700
  475 00000000 00000700 
                       BANKCON5_Val
                               EQU              0x00000700
  476 00000000 00018008 
                       BANKCON6_Val
                               EQU              0x00018008
  477 00000000 00018008 
                       BANKCON7_Val
                               EQU              0x00018008
  478 00000000 00000000 
                       BWSCON_Val
                               EQU              0x00000000
  479 00000000 00AC0000 
                       REFRESH_Val
                               EQU              0x00ac0000
  480 00000000 00000000 
                       BANKSIZE_Val
                               EQU              0x00000000
  481 00000000 00000020 
                       MRSRB6_Val
                               EQU              0x00000020
  482 00000000 00000000 
                       MRSRB7_Val
                               EQU              0x00000000
  483 00000000         
  484 00000000         ;// </e> End of MC
  485 00000000         
  486 00000000         
  487 00000000         
  488 00000000         ; I/O Ports definitions
  489 00000000 56000000 
                       PIO_BASE
                               EQU              0x56000000  ; PIO Base Address
  490 00000000 00000000 
                       PCONA_OFS
                               EQU              0x00        ; PCONA Offset
  491 00000000 00000010 
                       PCONB_OFS
                               EQU              0x10        ; PCONB Offset
  492 00000000 00000020 
                       PCONC_OFS
                               EQU              0x20        ; PCONC Offset
  493 00000000 00000030 
                       PCOND_OFS
                               EQU              0x30        ; PCOND Offset



ARM Macro Assembler    Page 14 


  494 00000000 00000040 
                       PCONE_OFS
                               EQU              0x40        ; PCONE Offset
  495 00000000 00000050 
                       PCONF_OFS
                               EQU              0x50        ; PCONF Offset
  496 00000000 00000060 
                       PCONG_OFS
                               EQU              0x60        ; PCONG Offset
  497 00000000 00000070 
                       PCONH_OFS
                               EQU              0x70        ; PCONH Offset
  498 00000000 000000D0 
                       PCONJ_OFS
                               EQU              0xD0        ; PCONJ Offset
  499 00000000 00000018 
                       PUPB_OFS
                               EQU              0x18        ; PUPB Offset
  500 00000000 00000028 
                       PUPC_OFS
                               EQU              0x28        ; PUPC Offset
  501 00000000 00000038 
                       PUPD_OFS
                               EQU              0x38        ; PUPD Offset
  502 00000000 00000048 
                       PUPE_OFS
                               EQU              0x48        ; PUPE Offset
  503 00000000 00000058 
                       PUPF_OFS
                               EQU              0x58        ; PUPF Offset
  504 00000000 00000068 
                       PUPG_OFS
                               EQU              0x68        ; PUPG Offset
  505 00000000 00000078 
                       PUPH_OFS
                               EQU              0x78        ; PUPH Offset
  506 00000000 000000D8 
                       PUPJ_OFS
                               EQU              0xD8        ; PUPJ Offset
  507 00000000         
  508 00000000         
  509 00000000         ;// <e> I/O Configuration
  510 00000000 00000001 
                       PIO_SETUP
                               EQU              1
  511 00000000         
  512 00000000         ;//   <e> Port A
  513 00000000         ;//     <o1.0>      PA0  <0=> Output   <1=> ADDR0
  514 00000000         ;//     <o1.1>      PA1  <0=> Output   <1=> ADDR16
  515 00000000         ;//     <o1.2>      PA2  <0=> Output   <1=> ADDR17
  516 00000000         ;//     <o1.3>      PA3  <0=> Output   <1=> ADDR18
  517 00000000         ;//     <o1.4>      PA4  <0=> Output   <1=> ADDR19
  518 00000000         ;//     <o1.5>      PA5  <0=> Output   <1=> ADDR20
  519 00000000         ;//     <o1.6>      PA6  <0=> Output   <1=> ADDR21
  520 00000000         ;//     <o1.7>      PA7  <0=> Output   <1=> ADDR22
  521 00000000         ;//     <o1.8>      PA8  <0=> Output   <1=> ADDR23
  522 00000000         ;//     <o1.9>      PA9  <0=> Output   <1=> ADDR24
  523 00000000         ;//     <o1.10>      PA0  <0=> Output   <1=> ADDR25
  524 00000000         ;//     <o1.11>      PA1  <0=> Output   <1=> ADDR26



ARM Macro Assembler    Page 15 


  525 00000000         ;//     <o1.12>      PA2  <0=> Output   <1=> nGCS[1]
  526 00000000         ;//     <o1.13>      PA3  <0=> Output   <1=> nGCS[2]
  527 00000000         ;//     <o1.14>      PA4  <0=> Output   <1=> nGCS[3]
  528 00000000         ;//     <o1.15>      PA5  <0=> Output   <1=> nGCS[4]
  529 00000000         ;//     <o1.16>      PA6  <0=> Output   <1=> nGCS[5]
  530 00000000         ;//     <o1.17>      PA7  <0=> Output   <1=> CLE
  531 00000000         ;//     <o1.18>      PA8  <0=> Output   <1=> ALE
  532 00000000         ;//     <o1.19>      PA9  <0=> Output   <1=> nFWE
  533 00000000         ;//     <o1.20>      PA0  <0=> Output   <1=> nFRE
  534 00000000         ;//     <o1.21>      PA1  <0=> Output   <1=> nRSTOUT
  535 00000000         ;//     <o1.22>      PA2  <0=> Output   <1=> nFCE
  536 00000000         ;//   </e>
  537 00000000 00000000 
                       PIOA_SETUP
                               EQU              0
  538 00000000 000003FF 
                       PCONA_Val
                               EQU              0x000003FF
  539 00000000         
  540 00000000         ;//   <e> Port B
  541 00000000         ;//     <o1.0..1>        PB0  <0=> Input   <1=> Output  
                       <2=> TOUT0    <3=> Reserved 
  542 00000000         ;//     <o1.2..3>        PB1  <0=> Input   <1=> Output  
                       <2=> TOUT1    <3=> Reserved 
  543 00000000         ;//     <o1.4..5>        PB2  <0=> Input   <1=> Output  
                       <2=> TOUT2    <3=> Reserved 
  544 00000000         ;//     <o1.6..7>        PB3  <0=> Input   <1=> Output  
                       <2=> TOUT3    <3=> Reserved 
  545 00000000         ;//     <o1.8..9>        PB4  <0=> Input   <1=> Output  
                       <2=> TCLK[0]  <3=> Reserved 
  546 00000000         ;//     <o1.10..11>      PB5  <0=> Input   <1=> Output  
                       <2=> nXBACK   <3=> Reserved 
  547 00000000         ;//     <o1.12..13>      PB6  <0=> Input   <1=> Output  
                       <2=> nXBREQ   <3=> Reserved 
  548 00000000         ;//     <o1.14..15>      PB7  <0=> Input   <1=> Output  
                       <2=> nXDACK1  <3=> Reserved 
  549 00000000         ;//     <o1.16..17>      PB8  <0=> Input   <1=> Output  
                       <2=> nXDREQ1  <3=> Reserved 
  550 00000000         ;//     <o1.18..19>      PB9  <0=> Input   <1=> Output  
                       <2=> nXDACK0  <3=> Reserved 
  551 00000000         ;//     <o1.20..21>      PB10 <0=> Input   <1=> Output  
                       <2=> nXDREQ0  <3=> Reserved 
  552 00000000         ;//     <h> Pull-up Resistors                           
                                    
  553 00000000         ;//       <o2.0>    PB0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  554 00000000         ;//       <o2.1>    PB1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  555 00000000         ;//       <o2.2>    PB2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  556 00000000         ;//       <o2.3>    PB3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  557 00000000         ;//       <o2.4>    PB4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  558 00000000         ;//       <o2.5>    PB5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  559 00000000         ;//       <o2.6>    PB6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  560 00000000         ;//       <o2.7>    PB7 Pull-up        <0=> Enabled  <1=



ARM Macro Assembler    Page 16 


                       > Disabled   
  561 00000000         ;//       <o2.8>    PB8 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  562 00000000         ;//       <o2.9>    PB9 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  563 00000000         ;//       <o2.10>   PB10 Pull-up       <0=> Enabled  <1=
                       > Disabled   
  564 00000000         ;//     </h>                                            
                                    
  565 00000000         ;//   </e>
  566 00000000 00000000 
                       PIOB_SETUP
                               EQU              0
  567 00000000 000007FF 
                       PCONB_Val
                               EQU              0x000007FF
  568 00000000 00000000 
                       PUPB_Val
                               EQU              0x00000000
  569 00000000         
  570 00000000         ;//   <e> Port C
  571 00000000         ;//     <o1.0..1>          PC0  <0=> Input    <1=> Outpu
                       t  <2=> LEND          <3=> Reserved 
  572 00000000         ;//     <o1.2..3>          PC1  <0=> Input    <1=> Outpu
                       t  <2=> VCLK          <3=> Reserved 
  573 00000000         ;//     <o1.4..5>          PC2  <0=> Input    <1=> Outpu
                       t  <2=> VLINE         <3=> Reserved 
  574 00000000         ;//     <o1.6..7>          PC3  <0=> Input    <1=> Outpu
                       t  <2=> VFRAME        <3=> Reserved 
  575 00000000         ;//     <o1.8..9>          PC4  <0=> Input    <1=> Outpu
                       t  <2=> VM            <3=> Reserved 
  576 00000000         ;//     <o1.10..11>        PC5  <0=> Input    <1=> Outpu
                       t  <2=> LCDVF2     <3=> Reserved 
  577 00000000         ;//     <o1.12..13>        PC6  <0=> Input    <1=> Outpu
                       t  <2=> LCDVF1    <3=> Reserved 
  578 00000000         ;//     <o1.14..15>        PC7  <0=> Input    <1=> Outpu
                       t  <2=> LCDVF0   <3=> Reserved 
  579 00000000         ;//     <o1.16..17>        PC8  <0=> Input    <1=> Outpu
                       t  <2=> VD[0]         <3=> Reserved 
  580 00000000         ;//     <o1.18..19>        PC9  <0=> Input    <1=> Outpu
                       t  <2=> VD[1]         <3=> Reserved 
  581 00000000         ;//     <o1.20..21>        PC10 <0=> Input    <1=> Outpu
                       t  <2=> VD[2]         <3=> Reserved 
  582 00000000         ;//     <o1.22..23>        PC11  <0=> Input   <1=> Outpu
                       t  <2=> VD[3]         <3=> Reserved 
  583 00000000         ;//     <o1.24..25>        PC12  <0=> Input   <1=> Outpu
                       t  <2=> VD[4]         <3=> Reserved 
  584 00000000         ;//     <o1.26..27>        PC13  <0=> Input   <1=> Outpu
                       t  <2=> VD[5]         <3=> Reserved 
  585 00000000         ;//     <o1.28..29>        PC14  <0=> Input   <1=> Outpu
                       t  <2=> VD[6]         <3=> Reserved 
  586 00000000         ;//     <o1.30..31>        PC15  <0=> Input   <1=> Outpu
                       t  <2=> VD[7]         <3=> Reserved 
  587 00000000         ;//     <h> Pull-up Resistors                           
                                    
  588 00000000         ;//       <o2.0>     PC0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  589 00000000         ;//       <o2.1>     PC1 Pull-up         <0=> Enabled  <
                       1=> Disabled   



ARM Macro Assembler    Page 17 


  590 00000000         ;//       <o2.2>     PC2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  591 00000000         ;//       <o2.3>     PC3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  592 00000000         ;//       <o2.4>     PC4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  593 00000000         ;//       <o2.5>     PC5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  594 00000000         ;//       <o2.6>     PC6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  595 00000000         ;//       <o2.7>     PC7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  596 00000000         ;//       <o2.8>     PC8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  597 00000000         ;//       <o2.9>     PC9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  598 00000000         ;//       <o2.10>    PC10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  599 00000000         ;//       <o2.11>    PC11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  600 00000000         ;//       <o2.12>    PC12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  601 00000000         ;//       <o2.13>    PC13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  602 00000000         ;//       <o2.14>    PC14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  603 00000000         ;//       <o2.15>    PC15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  604 00000000         ;//     </h>                                            
                                    
  605 00000000         ;//   </e>
  606 00000000 00000000 
                       PIOC_SETUP
                               EQU              0
  607 00000000 AAAAAAAA 
                       PCONC_Val
                               EQU              0xAAAAAAAA
  608 00000000 00000000 
                       PUPC_Val
                               EQU              0x00000000
  609 00000000         
  610 00000000         ;//   <e> Port D
  611 00000000         ;//     <o1.0..1>          PD0  <0=> Input    <1=> Outpu
                       t  <2=> VD[8]         <3=> Reserved 
  612 00000000         ;//     <o1.2..3>          PD1  <0=> Input    <1=> Outpu
                       t  <2=> VD[9]         <3=> Reserved 
  613 00000000         ;//     <o1.4..5>          PD2  <0=> Input    <1=> Outpu
                       t  <2=> VD[10]         <3=> Reserved 
  614 00000000         ;//     <o1.6..7>          PD3  <0=> Input    <1=> Outpu
                       t  <2=> VD[11]         <3=> Reserved 
  615 00000000         ;//     <o1.8..9>          PD4  <0=> Input    <1=> Outpu
                       t  <2=> VD[12]         <3=> Reserved 
  616 00000000         ;//     <o1.10..11>        PD5  <0=> Input    <1=> Outpu
                       t  <2=> VD[13]         <3=> Reserved 
  617 00000000         ;//     <o1.12..13>        PD6  <0=> Input    <1=> Outpu
                       t  <2=> VD[14]         <3=> Reserved 
  618 00000000         ;//     <o1.14..15>        PD7  <0=> Input    <1=> Outpu
                       t  <2=> VD[15]         <3=> Reserved 
  619 00000000         ;//     <o1.16..17>        PD8  <0=> Input    <1=> Outpu



ARM Macro Assembler    Page 18 


                       t  <2=> VD[16]         <3=> Reserved  
  620 00000000         ;//     <o1.18..19>        PD9  <0=> Input    <1=> Outpu
                       t  <2=> VD[17]         <3=> Reserved 
  621 00000000         ;//     <o1.20..21>        PD10 <0=> Input    <1=> Outpu
                       t  <2=> VD[18]         <3=> Reserved 
  622 00000000         ;//     <o1.22..23>        PD11  <0=> Input   <1=> Outpu
                       t  <2=> VD[19]         <3=> Reserved 
  623 00000000         ;//     <o1.24..25>        PD12  <0=> Input   <1=> Outpu
                       t  <2=> VD[20]         <3=> Reserved 
  624 00000000         ;//     <o1.26..27>        PD13  <0=> Input   <1=> Outpu
                       t  <2=> VD[21]         <3=> Reserved 
  625 00000000         ;//     <o1.28..29>        PD14  <0=> Input   <1=> Outpu
                       t  <2=> VD[22]          <3=> nSS1
  626 00000000         ;//     <o1.30..31>        PD15  <0=> Input   <1=> Outpu
                       t  <2=> VD[23]          <3=> nSS0 
  627 00000000         ;//     <h> Pull-up Resistors                           
                                    
  628 00000000         ;//       <o2.0>     PD0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  629 00000000         ;//       <o2.1>     PD1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  630 00000000         ;//       <o2.2>     PD2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  631 00000000         ;//       <o2.3>     PD3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  632 00000000         ;//       <o2.4>     PD4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  633 00000000         ;//       <o2.5>     PD5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  634 00000000         ;//       <o2.6>     PD6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  635 00000000         ;//       <o2.7>     PD7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  636 00000000         ;//       <o2.8>     PD8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  637 00000000         ;//       <o2.9>     PD9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  638 00000000         ;//       <o2.10>    PD10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  639 00000000         ;//       <o2.11>    PD11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  640 00000000         ;//       <o2.12>    PD12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  641 00000000         ;//       <o2.13>    PD13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  642 00000000         ;//       <o2.14>    PD14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  643 00000000         ;//       <o2.15>    PD15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  644 00000000         ;//     </h>         
  645 00000000         ;//   </e>
  646 00000000 00000000 
                       PIOD_SETUP
                               EQU              0
  647 00000000 00000000 
                       PCOND_Val
                               EQU              0x00000000
  648 00000000 00000000 
                       PUPD_Val



ARM Macro Assembler    Page 19 


                               EQU              0x00000000
  649 00000000         
  650 00000000         ;//   <e> Port E
  651 00000000         ;//     <o1.0..1>          PE0  <0=> Input    <1=> Outpu
                       t  <2=> I2SLRCK       <3=> Reserved 
  652 00000000         ;//     <o1.2..3>          PE1  <0=> Input    <1=> Outpu
                       t  <2=> I2SSCLK       <3=> Reserved  
  653 00000000         ;//     <o1.4..5>          PE2  <0=> Input    <1=> Outpu
                       t  <2=> CDCLK         <3=> Reserved 
  654 00000000         ;//     <o1.6..7>          PE3  <0=> Input    <1=> Outpu
                       t  <2=> I2SDI         <3=> nSS0 
  655 00000000         ;//     <o1.8..9>          PE4  <0=> Input    <1=> Outpu
                       t  <2=> I2SDO         <3=> I2SSDI 
  656 00000000         ;//     <o1.10..11>        PE5  <0=> Input    <1=> Outpu
                       t  <2=> SDCLK         <3=> Reserved 
  657 00000000         ;//     <o1.12..13>        PE6  <0=> Input    <1=> Outpu
                       t  <2=> SDCMD         <3=> Reserved 
  658 00000000         ;//     <o1.14..15>        PE7  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT0        <3=> Reserved 
  659 00000000         ;//     <o1.16..17>        PE8  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT1        <3=> Reserved
  660 00000000         ;//     <o1.18..19>        PE9  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT2        <3=> Reserved
  661 00000000         ;//     <o1.20..21>        PE10 <0=> Input    <1=> Outpu
                       t  <2=> SDDAT3        <3=> Reserved
  662 00000000         ;//     <o1.22..23>        PE11  <0=> Input   <1=> Outpu
                       t  <2=> SPIMISO0      <3=> Reserved 
  663 00000000         ;//     <o1.24..25>        PE12  <0=> Input   <1=> Outpu
                       t  <2=> SPIMOSI0      <3=> Reserved 
  664 00000000         ;//     <o1.26..27>        PE13  <0=> Input   <1=> Outpu
                       t  <2=> SPICLK0       <3=> Reserved 
  665 00000000         ;//     <o1.28..29>        PE14  <0=> Input   <1=> Outpu
                       t  <2=> IICSCL        <3=> Reserved
  666 00000000         ;//     <o1.30..31>        PE15  <0=> Input   <1=> Outpu
                       t  <2=> IICSDA        <3=> Reserved
  667 00000000         ;//     <h> Pull-up Resistors                           
                                                  
  668 00000000         ;//       <o2.0>     PE0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  669 00000000         ;//       <o2.1>     PE1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  670 00000000         ;//       <o2.2>     PE2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  671 00000000         ;//       <o2.3>     PE3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  672 00000000         ;//       <o2.4>     PE4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  673 00000000         ;//       <o2.5>     PE5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  674 00000000         ;//       <o2.6>     PE6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  675 00000000         ;//       <o2.7>     PE7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  676 00000000         ;//       <o2.8>     PE8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  677 00000000         ;//       <o2.9>     PE9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  678 00000000         ;//       <o2.10>    PE10 Pull-up        <0=> Enabled  <
                       1=> Disabled   



ARM Macro Assembler    Page 20 


  679 00000000         ;//       <o2.11>    PE11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  680 00000000         ;//       <o2.12>    PE12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  681 00000000         ;//       <o2.13>    PE13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  682 00000000         ;//       <o2.14>    PE14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  683 00000000         ;//       <o2.15>    PE15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  684 00000000         ;//     </h>         
  685 00000000         ;//   </e>
  686 00000000 00000000 
                       PIOE_SETUP
                               EQU              0
  687 00000000 00000000 
                       PCONE_Val
                               EQU              0x00000000
  688 00000000 00000000 
                       PUPE_Val
                               EQU              0x00000000
  689 00000000         
  690 00000000         ;//   <e> Port F
  691 00000000         ;//     <o1.0..1>        PF0  <0=> Input   <1=> Output  
                       <2=> EINT[0]  <3=> Reserved 
  692 00000000         ;//     <o1.2..3>        PF1  <0=> Input   <1=> Output  
                       <2=> EINT[1]  <3=> Reserved 
  693 00000000         ;//     <o1.4..5>        PF2  <0=> Input   <1=> Output  
                       <2=> EINT[2]  <3=> Reserved 
  694 00000000         ;//     <o1.6..7>        PF3  <0=> Input   <1=> Output  
                       <2=> EINT[3]  <3=> Reserved 
  695 00000000         ;//     <o1.8..9>        PF4  <0=> Input   <1=> Output  
                       <2=> EINT[4]  <3=> Reserved 
  696 00000000         ;//     <o1.10..11>      PF5  <0=> Input   <1=> Output  
                       <2=> EINT[5]  <3=> Reserved 
  697 00000000         ;//     <o1.12..13>      PF6  <0=> Input   <1=> Output  
                       <2=> EINT[6]  <3=> Reserved 
  698 00000000         ;//     <o1.14..15>      PF7  <0=> Input   <1=> Output  
                       <2=> EINT[7]  <3=> Reserved 
  699 00000000         ;//     <h> Pull-up Resistors                           
                                    
  700 00000000         ;//       <o2.0>    PF0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  701 00000000         ;//       <o2.1>    PF1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  702 00000000         ;//       <o2.2>    PF2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  703 00000000         ;//       <o2.3>    PF3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  704 00000000         ;//       <o2.4>    PF4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  705 00000000         ;//       <o2.5>    PF5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  706 00000000         ;//       <o2.6>    PF6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  707 00000000         ;//       <o2.7>    PF7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  708 00000000         ;//     </h> 
  709 00000000         ;//   </e>



ARM Macro Assembler    Page 21 


  710 00000000 00000001 
                       PIOF_SETUP
                               EQU              1
  711 00000000 0000511A 
                       PCONF_Val
                               EQU              0x0000511A
  712 00000000 00000000 
                       PUPF_Val
                               EQU              0x00000000
  713 00000000         
  714 00000000         ;//   <e> Port G
  715 00000000         ;//     <o1.0..1>          PG0  <0=> Input    <1=> Outpu
                       t  <2=> EINT[8]   <3=> Reserved 
  716 00000000         ;//     <o1.2..3>          PG1  <0=> Input    <1=> Outpu
                       t  <2=> EINT[9]   <3=> Reserved 
  717 00000000         ;//     <o1.4..5>          PG2  <0=> Input    <1=> Outpu
                       t  <2=> EINT[10]   <3=> nSS0 
  718 00000000         ;//     <o1.6..7>          PG3  <0=> Input    <1=> Outpu
                       t  <2=> EINT[11]   <3=> nSS1 
  719 00000000         ;//     <o1.8..9>          PG4  <0=> Input    <1=> Outpu
                       t  <2=> EINT[12]   <3=> LCD_PWRDN 
  720 00000000         ;//     <o1.10..11>        PG5  <0=> Input    <1=> Outpu
                       t  <2=> EINT[13]   <3=> SPIMISO1 
  721 00000000         ;//     <o1.12..13>        PG6  <0=> Input    <1=> Outpu
                       t  <2=> EINT[14]   <3=> SPIMOSI1
  722 00000000         ;//     <o1.14..15>        PG7  <0=> Input    <1=> Outpu
                       t  <2=> EINT[15]   <3=> SPICLK1 
  723 00000000         ;//     <o1.16..17>        PG8  <0=> Input    <1=> Outpu
                       t  <2=> EINT[16]   <3=> Reserved 
  724 00000000         ;//     <o1.18..19>        PG9  <0=> Input    <1=> Outpu
                       t  <2=> EINT[17]   <3=> Reserved 
  725 00000000         ;//     <o1.20..21>        PG10 <0=> Input    <1=> Outpu
                       t  <2=> EINT[18]   <3=> Reserved 
  726 00000000         ;//     <o1.22..23>        PG11  <0=> Input   <1=> Outpu
                       t  <2=> EINT[19]   <3=> TCLK1
  727 00000000         ;//     <o1.24..25>        PG12  <0=> Input   <1=> Outpu
                       t  <2=> EINT[20]   <3=> XMON
  728 00000000         ;//     <o1.26..27>        PG13  <0=> Input   <1=> Outpu
                       t  <2=> EINT[21]   <3=> nXPON 
  729 00000000         ;//     <o1.28..29>        PG14  <0=> Input   <1=> Outpu
                       t  <2=> EINT[22]   <3=> YMON
  730 00000000         ;//     <o1.30..31>        PG15  <0=> Input   <1=> Outpu
                       t  <2=> EINT[23]   <3=> nYPON
  731 00000000         ;//     <h> Pull-up Resistors                           
                                    
  732 00000000         ;//       <o2.0>     PG0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  733 00000000         ;//       <o2.1>     PG1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  734 00000000         ;//       <o2.2>     PG2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  735 00000000         ;//       <o2.3>     PG3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  736 00000000         ;//       <o2.4>     PG4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  737 00000000         ;//       <o2.5>     PG5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  738 00000000         ;//       <o2.6>     PG6 Pull-up         <0=> Enabled  <
                       1=> Disabled   



ARM Macro Assembler    Page 22 


  739 00000000         ;//       <o2.7>     PG7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  740 00000000         ;//       <o2.8>     PG8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  741 00000000         ;//       <o2.9>     PG9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  742 00000000         ;//       <o2.10>    PG10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  743 00000000         ;//       <o2.11>    PG11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  744 00000000         ;//       <o2.12>    PG12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  745 00000000         ;//       <o2.13>    PG13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  746 00000000         ;//       <o2.14>    PG14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  747 00000000         ;//       <o2.15>    PG15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  748 00000000         ;//     </h>                                            
                               
  749 00000000         ;//   </e>
  750 00000000 00000000 
                       PIOG_SETUP
                               EQU              0
  751 00000000 00000000 
                       PCONG_Val
                               EQU              0x00000000
  752 00000000 00000000 
                       PUPG_Val
                               EQU              0x00000000
  753 00000000         
  754 00000000         ;//   <e> Port H
  755 00000000         ;//     <o1.0..1>        PH0  <0=> Input   <1=> Output  
                       <2=> nCTS0    <3=> Reserved 
  756 00000000         ;//     <o1.2..3>        PH1  <0=> Input   <1=> Output  
                       <2=> nRTS0    <3=> Reserved 
  757 00000000         ;//     <o1.4..5>        PH2  <0=> Input   <1=> Output  
                       <2=> TXD[0]    <3=> Reserved 
  758 00000000         ;//     <o1.6..7>        PH3  <0=> Input   <1=> Output  
                       <2=> RXD[0]    <3=> Reserved 
  759 00000000         ;//     <o1.8..9>        PH4  <0=> Input   <1=> Output  
                       <2=> TXD[1]  <3=> Reserved 
  760 00000000         ;//     <o1.10..11>      PH5  <0=> Input   <1=> Output  
                       <2=> RXD[1]   <3=> Reserved 
  761 00000000         ;//     <o1.12..13>      PH6  <0=> Input   <1=> Output  
                       <2=> TXD[2]   <3=> nRTS1
  762 00000000         ;//     <o1.14..15>      PH7  <0=> Input   <1=> Output  
                       <2=> RXD[2]  <3=> nCTS1 
  763 00000000         ;//     <o1.16..17>      PH8  <0=> Input   <1=> Output  
                       <2=> UCLK    <3=> Reserved 
  764 00000000         ;//     <o1.18..19>      PH9  <0=> Input   <1=> Output  
                       <2=> CLKOUT0  <3=> Reserved 
  765 00000000         ;//     <o1.20..21>      PH10 <0=> Input   <1=> Output  
                       <2=> CLKOUT1  <3=> Reserved 
  766 00000000         ;//     <h> Pull-up Resistors                           
                                    
  767 00000000         ;//       <o2.0>    PH0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  768 00000000         ;//       <o2.1>    PH1 Pull-up        <0=> Enabled  <1=



ARM Macro Assembler    Page 23 


                       > Disabled   
  769 00000000         ;//       <o2.2>    PH2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  770 00000000         ;//       <o2.3>    PH3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  771 00000000         ;//       <o2.4>    PH4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  772 00000000         ;//       <o2.5>    PH5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  773 00000000         ;//       <o2.6>    PH6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  774 00000000         ;//       <o2.7>    PH7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  775 00000000         ;//       <o2.8>    PH8 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  776 00000000         ;//       <o2.9>    PH9 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  777 00000000         ;//       <o2.10>   PH10 Pull-up       <0=> Enabled  <1=
                       > Disabled   
  778 00000000         ;//     </h>                                            
                                    
  779 00000000         ;//   </e>
  780 00000000 00000000 
                       PIOH_SETUP
                               EQU              0
  781 00000000 000007FF 
                       PCONH_Val
                               EQU              0x000007FF
  782 00000000 00000000 
                       PUPH_Val
                               EQU              0x00000000
  783 00000000         
  784 00000000         ;// </e>
  785 00000000         
  786 00000000         
  787 00000000         
  788 00000000         
  789 00000000                 PRESERVE8
  790 00000000         
  791 00000000         
  792 00000000         ; Area Definition and Entry Point
  793 00000000         ;  Startup Code must be linked first at Address at which
                        it expects to run.
  794 00000000         
  795 00000000                 AREA             RESET, CODE, READONLY
  796 00000000                 ARM
  797 00000000         
  798 00000000         
  799 00000000         ; Exception Vectors
  800 00000000         ;  Mapped to Address 0.
  801 00000000         ;  Absolute addressing mode must be used.
  802 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
  803 00000000         
  804 00000000 E59FF03C 
                       Vectors LDR              PC, Reset_Addr
  805 00000004 E59FF03C        LDR              PC, Undef_Addr
  806 00000008 E59FF03C        LDR              PC, SWI_Addr
  807 0000000C E59FF03C        LDR              PC, PAbt_Addr



ARM Macro Assembler    Page 24 


  808 00000010 E59FF03C        LDR              PC, DAbt_Addr
  809 00000014 E1A00000        NOP                          ; Reserved Vector 
  810 00000018 E59FF03C        LDR              PC, IRQ_Addr
  811 0000001C E59FF03C        LDR              PC, FIQ_Addr
  812 00000020         
  813 00000020         
  814 00000020                 IF               IntVT_SETUP <> 0
  815 00000020         
  816 00000020         ;Interrupt Vector Table Address                
  817 00000020 33FFFF20 
                       HandleEINT0
                               EQU              IntVTAddress
  818 00000020 33FFFF24 
                       HandleEINT1
                               EQU              IntVTAddress +4
  819 00000020 33FFFF28 
                       HandleEINT2
                               EQU              IntVTAddress +4*2
  820 00000020 33FFFF2C 
                       HandleEINT3
                               EQU              IntVTAddress +4*3
  821 00000020 33FFFF30 
                       HandleEINT4_7
                               EQU              IntVTAddress +4*4
  822 00000020 33FFFF34 
                       HandleEINT8_23
                               EQU              IntVTAddress +4*5
  823 00000020 33FFFF38 
                       HandleReserved
                               EQU              IntVTAddress +4*6
  824 00000020 33FFFF3C 
                       HandleBATFLT
                               EQU              IntVTAddress +4*7
  825 00000020 33FFFF40 
                       HandleTICK
                               EQU              IntVTAddress +4*8
  826 00000020 33FFFF44 
                       HandleWDT
                               EQU              IntVTAddress +4*9
  827 00000020 33FFFF48 
                       HandleTIMER0
                               EQU              IntVTAddress +4*10
  828 00000020 33FFFF4C 
                       HandleTIMER1
                               EQU              IntVTAddress +4*11
  829 00000020 33FFFF50 
                       HandleTIMER2
                               EQU              IntVTAddress +4*12
  830 00000020 33FFFF54 
                       HandleTIMER3
                               EQU              IntVTAddress +4*13
  831 00000020 33FFFF58 
                       HandleTIMER4
                               EQU              IntVTAddress +4*14
  832 00000020 33FFFF5C 
                       HandleUART2
                               EQU              IntVTAddress +4*15
  833 00000020 33FFFF60 
                       HandleLCD



ARM Macro Assembler    Page 25 


                               EQU              IntVTAddress +4*16
  834 00000020 33FFFF64 
                       HandleDMA0
                               EQU              IntVTAddress +4*17
  835 00000020 33FFFF68 
                       HandleDMA1
                               EQU              IntVTAddress +4*18
  836 00000020 33FFFF6C 
                       HandleDMA2
                               EQU              IntVTAddress +4*19
  837 00000020 33FFFF70 
                       HandleDMA3
                               EQU              IntVTAddress +4*20
  838 00000020 33FFFF74 
                       HandleMMC
                               EQU              IntVTAddress +4*21
  839 00000020 33FFFF78 
                       HandleSPI0
                               EQU              IntVTAddress +4*22
  840 00000020 33FFFF7C 
                       HandleUART1
                               EQU              IntVTAddress +4*23
  841 00000020         ;HandleReserved    EQU    IntVTAddress +4*24
  842 00000020 33FFFF84 
                       HandleUSBD
                               EQU              IntVTAddress +4*25
  843 00000020 33FFFF88 
                       HandleUSBH
                               EQU              IntVTAddress +4*26
  844 00000020 33FFFF8C 
                       HandleIIC
                               EQU              IntVTAddress +4*27
  845 00000020 33FFFF90 
                       HandleUART0
                               EQU              IntVTAddress +4*28
  846 00000020 33FFFFBC 
                       HandleSPI1
                               EQU              IntVTAddress +4*39
  847 00000020 33FFFF98 
                       HandleRTC
                               EQU              IntVTAddress +4*30
  848 00000020 33FFFF9C 
                       HandleADC
                               EQU              IntVTAddress +4*31
  849 00000020         
  850 00000020         IRQ_Entry
  851 00000020 E24DD004        sub              sp,sp,#4    ;reserved for PC
  852 00000024 E92D0300        stmfd            sp!,{r8-r9}
  853 00000028         
  854 00000028 E59F914C        ldr              r9,=INTOFFSET
  855 0000002C E5999000        ldr              r9,[r9]
  856 00000030 E59F8148        ldr              r8,=HandleEINT0
  857 00000034 E0888109        add              r8,r8,r9,lsl #2
  858 00000038 E5988000        ldr              r8,[r8]
  859 0000003C E58D8008        str              r8,[sp,#8]
  860 00000040 E8BD8300        ldmfd            sp!,{r8-r9,pc}
  861 00000044         
  862 00000044                 ENDIF
  863 00000044         



ARM Macro Assembler    Page 26 


  864 00000044 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
  865 00000048 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
  866 0000004C 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
  867 00000050 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
  868 00000054 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
  869 00000058 00000000        DCD              0           ; Reserved Address 
                                                            
  870 0000005C 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
  871 00000060 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
  872 00000064         
  873 00000064 EAFFFFFE 
                       Undef_Handler
                               B                Undef_Handler
  874 00000068 EAFFFFFE 
                       SWI_Handler
                               B                SWI_Handler
  875 0000006C EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler
  876 00000070 EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler
  877 00000074         
  878 00000074                 IF               IntVT_SETUP <> 1
  880                          ENDIF
  881 00000074         
  882 00000074                 IF               IntVT_SETUP <> 0
  883 00000074 EAFFFFE9 
                       IRQ_Handler
                               B                IRQ_Entry
  884 00000078                 ENDIF
  885 00000078         
  886 00000078 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
  887 0000007C         
  888 0000007C         
  889 0000007C         
  890 0000007C         ; Memory Controller Configuration
  891 0000007C                 IF               MC_SETUP <> 0
  892 0000007C         MC_CFG
  893 0000007C 00000000        DCD              BWSCON_Val
  894 00000080 00000700        DCD              BANKCON0_Val
  895 00000084 00000700        DCD              BANKCON1_Val
  896 00000088 00000700        DCD              BANKCON2_Val



ARM Macro Assembler    Page 27 


  897 0000008C 00000700        DCD              BANKCON3_Val
  898 00000090 00000700        DCD              BANKCON4_Val
  899 00000094 00000700        DCD              BANKCON5_Val
  900 00000098 00018008        DCD              BANKCON6_Val
  901 0000009C 00018008        DCD              BANKCON7_Val
  902 000000A0 00AC0000        DCD              REFRESH_Val
  903 000000A4 00000000        DCD              BANKSIZE_Val
  904 000000A8 00000020        DCD              MRSRB6_Val
  905 000000AC 00000000        DCD              MRSRB7_Val
  906 000000B0                 ENDIF
  907 000000B0         
  908 000000B0         
  909 000000B0         ; Clock Management Configuration
  910 000000B0                 IF               CLK_SETUP <> 0
  911 000000B0         CLK_CFG
  912 000000B0 00FFFFFF        DCD              LOCKTIME_Val
  913 000000B4 00000000        DCD              CLKDIVN_Val
  914 000000B8 0005C080        DCD              MPLLCON_Val
  915 000000BC 00028080        DCD              UPLLCON_Val
  916 000000C0 00000004        DCD              CLKSLOW_Val
  917 000000C4 0007FFF0        DCD              CLKCON_Val
  918 000000C8                 ENDIF
  919 000000C8         
  920 000000C8         
  921 000000C8         ; Reset Handler
  922 000000C8         
  923 000000C8                 EXPORT           Reset_Handler
  924 000000C8         Reset_Handler
  925 000000C8         
  926 000000C8                 IF               WT_SETUP <> 0
  927 000000C8 E3A00453        LDR              R0, =WT_BASE
  928 000000CC E59F10B0        LDR              R1, =WTCON_Val
  929 000000D0 E3A02902        LDR              R2, =WTDAT_Val
  930 000000D4 E5802008        STR              R2, [R0, #WTCNT_OFS]
  931 000000D8 E5802004        STR              R2, [R0, #WTDAT_OFS]
  932 000000DC E5801000        STR              R1, [R0, #WTCON_OFS]
  933 000000E0                 ENDIF
  934 000000E0         
  935 000000E0         
  936 000000E0                 IF               CLK_SETUP <> 0
  937 000000E0 E3A00313        LDR              R0, =CLK_BASE
  938 000000E4 E24F803C        ADR              R8, CLK_CFG
  939 000000E8 E898007E        LDMIA            R8, {R1-R6}
  940 000000EC E5801000        STR              R1, [R0, #LOCKTIME_OFS]
  941 000000F0 E5802014        STR              R2, [R0, #CLKDIVN_OFS]
  942 000000F4 E5803004        STR              R3, [R0, #MPLLCON_OFS]
  943 000000F8 E5804008        STR              R4, [R0, #UPLLCON_OFS]
  944 000000FC E5805010        STR              R5, [R0, #CLKSLOW_OFS]
  945 00000100 E580600C        STR              R6, [R0, #CLKCON_OFS]
  946 00000104                 ENDIF
  947 00000104         
  948 00000104         
  949 00000104                 IF               MC_SETUP <> 0
  950 00000104 E24FE090        ADR              R14, MC_CFG
  951 00000108 E89E1FFF        LDMIA            R14, {R0-R12}
  952 0000010C E3A0E312        LDR              R14, =MC_BASE
  953 00000110 E88E1FFF        STMIA            R14, {R0-R12}
  954 00000114                 ENDIF
  955 00000114         



ARM Macro Assembler    Page 28 


  956 00000114         
  957 00000114                 IF               PIO_SETUP <> 0
  958 00000114 E3A0E456        LDR              R14, =PIO_BASE
  959 00000118         
  960 00000118                 IF               PIOA_SETUP <> 0
  963                          ENDIF
  964 00000118         
  965 00000118                 IF               PIOB_SETUP <> 0
  970                          ENDIF
  971 00000118         
  972 00000118                 IF               PIOC_SETUP <> 0
  977                          ENDIF
  978 00000118         
  979 00000118                 IF               PIOD_SETUP <> 0
  984                          ENDIF
  985 00000118         
  986 00000118                 IF               PIOE_SETUP <> 0
  991                          ENDIF
  992 00000118         
  993 00000118                 IF               PIOF_SETUP <> 0
  994 00000118 E59F0068        LDR              R0, =PCONF_Val
  995 0000011C E3A01000        LDR              R1, =PUPF_Val
  996 00000120 E58E0050        STR              R0, [R14, #PCONF_OFS]
  997 00000124 E58E1058        STR              R1, [R14, #PUPF_OFS]
  998 00000128                 ENDIF
  999 00000128         
 1000 00000128                 IF               PIOG_SETUP <> 0
 1005                          ENDIF
 1006 00000128         
 1007 00000128                 IF               PIOH_SETUP <> 0
 1012                          ENDIF
 1013 00000128         
 1014 00000128                 ENDIF
 1015 00000128         
 1016 00000128         
 1017 00000128         ; Setup Stack for each mode
 1018 00000128         
 1019 00000128 E59F005C        LDR              R0, =Stack_Top
 1020 0000012C         
 1021 0000012C         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
 1022 0000012C E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
 1023 00000130 E1A0D000        MOV              SP, R0
 1024 00000134 E2400000        SUB              R0, R0, #UND_Stack_Size
 1025 00000138         
 1026 00000138         ;  Enter Abort Mode and set its Stack Pointer
 1027 00000138 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
 1028 0000013C E1A0D000        MOV              SP, R0
 1029 00000140 E2400000        SUB              R0, R0, #ABT_Stack_Size
 1030 00000144         
 1031 00000144         ;  Enter FIQ Mode and set its Stack Pointer
 1032 00000144 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
 1033 00000148 E1A0D000        MOV              SP, R0
 1034 0000014C E2400000        SUB              R0, R0, #FIQ_Stack_Size
 1035 00000150         
 1036 00000150         ;  Enter IRQ Mode and set its Stack Pointer



ARM Macro Assembler    Page 29 


 1037 00000150 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
 1038 00000154 E1A0D000        MOV              SP, R0
 1039 00000158 E2400080        SUB              R0, R0, #IRQ_Stack_Size
 1040 0000015C         
 1041 0000015C         ;  Enter Supervisor Mode and set its Stack Pointer
 1042 0000015C E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
 1043 00000160 E1A0D000        MOV              SP, R0
 1044 00000164 E2400008        SUB              R0, R0, #SVC_Stack_Size
 1045 00000168         
 1046 00000168         ;  Enter User Mode and set its Stack Pointer
 1047 00000168 E321F010        MSR              CPSR_c, #Mode_USR
 1048 0000016C E1A0D000        MOV              SP, R0
 1049 00000170 E24DAB01        SUB              SL, SP, #USR_Stack_Size
 1050 00000174         
 1051 00000174         
 1052 00000174         ; Enter the C code
 1053 00000174         
 1054 00000174                 IMPORT           __main
 1055 00000174 E59F0014        LDR              R0, =__main
 1056 00000178 E12FFF10        BX               R0
 1057 0000017C         
 1058 0000017C         
 1059 0000017C         ; User Initial Stack & Heap
 1060 0000017C 4A000014 
              33FFFF20 
              00008021 
              0000511A 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
 1061 00000000         
 1062 00000000                 IMPORT           __use_two_region_memory
 1063 00000000                 EXPORT           __user_initial_stackheap
 1064 00000000         __user_initial_stackheap
 1065 00000000         
 1066 00000000 E59F000C        LDR              R0, =  Heap_Mem
 1067 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
 1068 00000008 E59F2004        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
 1069 0000000C E59F3008        LDR              R3, = Stack_Mem
 1070 00000010 E12FFF1E        BX               LR
 1071 00000014         
 1072 00000014         
 1073 00000014                 END
              00000000 
              00000400 
              00000000 
Command Line: --debug --xref --cpu=ARM920T --apcs=interwork --depend=.\s3c2410a
.d -o.\s3c2410a.o -I"C:\Program Files (x86)\keil\ARM\RV31\INC" -I"C:\Program Fi
les (x86)\keil\ARM\CMSIS\Include" -I"C:\Program Files (x86)\keil\ARM\Inc\Samsun
g" --list=.\s3c2410a.lst S3C2410A.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 50 in file S3C2410A.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 51 in file S3C2410A.s
   Uses
      At line 53 in file S3C2410A.s
      At line 1067 in file S3C2410A.s
      At line 1069 in file S3C2410A.s

Stack_Top 00000488

Symbol: Stack_Top
   Definitions
      At line 53 in file S3C2410A.s
   Uses
      At line 1019 in file S3C2410A.s
Comment: Stack_Top used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 62 in file S3C2410A.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 63 in file S3C2410A.s
   Uses
      At line 1066 in file S3C2410A.s
      At line 1068 in file S3C2410A.s

2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

CLK_CFG 000000B0

Symbol: CLK_CFG
   Definitions
      At line 911 in file S3C2410A.s
   Uses
      At line 938 in file S3C2410A.s
Comment: CLK_CFG used once
DAbt_Addr 00000054

Symbol: DAbt_Addr
   Definitions
      At line 868 in file S3C2410A.s
   Uses
      At line 808 in file S3C2410A.s
Comment: DAbt_Addr used once
DAbt_Handler 00000070

Symbol: DAbt_Handler
   Definitions
      At line 876 in file S3C2410A.s
   Uses
      At line 868 in file S3C2410A.s
      At line 876 in file S3C2410A.s

FIQ_Addr 00000060

Symbol: FIQ_Addr
   Definitions
      At line 871 in file S3C2410A.s
   Uses
      At line 811 in file S3C2410A.s
Comment: FIQ_Addr used once
FIQ_Handler 00000078

Symbol: FIQ_Handler
   Definitions
      At line 886 in file S3C2410A.s
   Uses
      At line 871 in file S3C2410A.s
      At line 886 in file S3C2410A.s

IRQ_Addr 0000005C

Symbol: IRQ_Addr
   Definitions
      At line 870 in file S3C2410A.s
   Uses
      At line 810 in file S3C2410A.s
Comment: IRQ_Addr used once
IRQ_Entry 00000020

Symbol: IRQ_Entry
   Definitions
      At line 850 in file S3C2410A.s
   Uses
      At line 883 in file S3C2410A.s
Comment: IRQ_Entry used once
IRQ_Handler 00000074



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: IRQ_Handler
   Definitions
      At line 883 in file S3C2410A.s
   Uses
      At line 870 in file S3C2410A.s
Comment: IRQ_Handler used once
MC_CFG 0000007C

Symbol: MC_CFG
   Definitions
      At line 892 in file S3C2410A.s
   Uses
      At line 950 in file S3C2410A.s
Comment: MC_CFG used once
PAbt_Addr 00000050

Symbol: PAbt_Addr
   Definitions
      At line 867 in file S3C2410A.s
   Uses
      At line 807 in file S3C2410A.s
Comment: PAbt_Addr used once
PAbt_Handler 0000006C

Symbol: PAbt_Handler
   Definitions
      At line 875 in file S3C2410A.s
   Uses
      At line 867 in file S3C2410A.s
      At line 875 in file S3C2410A.s

RESET 00000000

Symbol: RESET
   Definitions
      At line 795 in file S3C2410A.s
   Uses
      None
Comment: RESET unused
Reset_Addr 00000044

Symbol: Reset_Addr
   Definitions
      At line 864 in file S3C2410A.s
   Uses
      At line 804 in file S3C2410A.s
Comment: Reset_Addr used once
Reset_Handler 000000C8

Symbol: Reset_Handler
   Definitions
      At line 924 in file S3C2410A.s
   Uses
      At line 864 in file S3C2410A.s
      At line 923 in file S3C2410A.s

SWI_Addr 0000004C




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

Symbol: SWI_Addr
   Definitions
      At line 866 in file S3C2410A.s
   Uses
      At line 806 in file S3C2410A.s
Comment: SWI_Addr used once
SWI_Handler 00000068

Symbol: SWI_Handler
   Definitions
      At line 874 in file S3C2410A.s
   Uses
      At line 866 in file S3C2410A.s
      At line 874 in file S3C2410A.s

Undef_Addr 00000048

Symbol: Undef_Addr
   Definitions
      At line 865 in file S3C2410A.s
   Uses
      At line 805 in file S3C2410A.s
Comment: Undef_Addr used once
Undef_Handler 00000064

Symbol: Undef_Handler
   Definitions
      At line 873 in file S3C2410A.s
   Uses
      At line 865 in file S3C2410A.s
      At line 873 in file S3C2410A.s

Vectors 00000000

Symbol: Vectors
   Definitions
      At line 804 in file S3C2410A.s
   Uses
      None
Comment: Vectors unused
19 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 1060 in file S3C2410A.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 1064 in file S3C2410A.s
   Uses
      At line 1063 in file S3C2410A.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 42 in file S3C2410A.s
   Uses
      At line 48 in file S3C2410A.s
      At line 1029 in file S3C2410A.s

BANKCON0_Val 00000700

Symbol: BANKCON0_Val
   Definitions
      At line 470 in file S3C2410A.s
   Uses
      At line 894 in file S3C2410A.s
Comment: BANKCON0_Val used once
BANKCON1_Val 00000700

Symbol: BANKCON1_Val
   Definitions
      At line 471 in file S3C2410A.s
   Uses
      At line 895 in file S3C2410A.s
Comment: BANKCON1_Val used once
BANKCON2_Val 00000700

Symbol: BANKCON2_Val
   Definitions
      At line 472 in file S3C2410A.s
   Uses
      At line 896 in file S3C2410A.s
Comment: BANKCON2_Val used once
BANKCON3_Val 00000700

Symbol: BANKCON3_Val
   Definitions
      At line 473 in file S3C2410A.s
   Uses
      At line 897 in file S3C2410A.s
Comment: BANKCON3_Val used once
BANKCON4_Val 00000700

Symbol: BANKCON4_Val
   Definitions
      At line 474 in file S3C2410A.s
   Uses
      At line 898 in file S3C2410A.s
Comment: BANKCON4_Val used once
BANKCON5_Val 00000700

Symbol: BANKCON5_Val
   Definitions
      At line 475 in file S3C2410A.s
   Uses
      At line 899 in file S3C2410A.s
Comment: BANKCON5_Val used once
BANKCON6_Val 00018008




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: BANKCON6_Val
   Definitions
      At line 476 in file S3C2410A.s
   Uses
      At line 900 in file S3C2410A.s
Comment: BANKCON6_Val used once
BANKCON7_Val 00018008

Symbol: BANKCON7_Val
   Definitions
      At line 477 in file S3C2410A.s
   Uses
      At line 901 in file S3C2410A.s
Comment: BANKCON7_Val used once
BANKSIZE_Val 00000000

Symbol: BANKSIZE_Val
   Definitions
      At line 480 in file S3C2410A.s
   Uses
      At line 903 in file S3C2410A.s
Comment: BANKSIZE_Val used once
BWSCON_Val 00000000

Symbol: BWSCON_Val
   Definitions
      At line 478 in file S3C2410A.s
   Uses
      At line 893 in file S3C2410A.s
Comment: BWSCON_Val used once
CAMDIVN_OFS 00000018

Symbol: CAMDIVN_OFS
   Definitions
      At line 76 in file S3C2410A.s
   Uses
      None
Comment: CAMDIVN_OFS unused
CLKCON_OFS 0000000C

Symbol: CLKCON_OFS
   Definitions
      At line 73 in file S3C2410A.s
   Uses
      At line 945 in file S3C2410A.s
Comment: CLKCON_OFS used once
CLKCON_Val 0007FFF0

Symbol: CLKCON_Val
   Definitions
      At line 144 in file S3C2410A.s
   Uses
      At line 917 in file S3C2410A.s
Comment: CLKCON_Val used once
CLKDIVN_OFS 00000014

Symbol: CLKDIVN_OFS
   Definitions
      At line 75 in file S3C2410A.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 941 in file S3C2410A.s
Comment: CLKDIVN_OFS used once
CLKDIVN_Val 00000000

Symbol: CLKDIVN_Val
   Definitions
      At line 147 in file S3C2410A.s
   Uses
      At line 913 in file S3C2410A.s
Comment: CLKDIVN_Val used once
CLKSLOW_OFS 00000010

Symbol: CLKSLOW_OFS
   Definitions
      At line 74 in file S3C2410A.s
   Uses
      At line 944 in file S3C2410A.s
Comment: CLKSLOW_OFS used once
CLKSLOW_Val 00000004

Symbol: CLKSLOW_Val
   Definitions
      At line 145 in file S3C2410A.s
   Uses
      At line 916 in file S3C2410A.s
Comment: CLKSLOW_Val used once
CLK_BASE 4C000000

Symbol: CLK_BASE
   Definitions
      At line 69 in file S3C2410A.s
   Uses
      At line 937 in file S3C2410A.s
Comment: CLK_BASE used once
CLK_SETUP 00000001

Symbol: CLK_SETUP
   Definitions
      At line 141 in file S3C2410A.s
   Uses
      At line 910 in file S3C2410A.s
      At line 936 in file S3C2410A.s

FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size
   Definitions
      At line 43 in file S3C2410A.s
   Uses
      At line 48 in file S3C2410A.s
      At line 1034 in file S3C2410A.s

F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 28 in file S3C2410A.s
   Uses



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      At line 1022 in file S3C2410A.s
      At line 1027 in file S3C2410A.s
      At line 1032 in file S3C2410A.s
      At line 1037 in file S3C2410A.s
      At line 1042 in file S3C2410A.s

HandleADC 33FFFF9C

Symbol: HandleADC
   Definitions
      At line 848 in file S3C2410A.s
   Uses
      None
Comment: HandleADC unused
HandleBATFLT 33FFFF3C

Symbol: HandleBATFLT
   Definitions
      At line 824 in file S3C2410A.s
   Uses
      None
Comment: HandleBATFLT unused
HandleDMA0 33FFFF64

Symbol: HandleDMA0
   Definitions
      At line 834 in file S3C2410A.s
   Uses
      None
Comment: HandleDMA0 unused
HandleDMA1 33FFFF68

Symbol: HandleDMA1
   Definitions
      At line 835 in file S3C2410A.s
   Uses
      None
Comment: HandleDMA1 unused
HandleDMA2 33FFFF6C

Symbol: HandleDMA2
   Definitions
      At line 836 in file S3C2410A.s
   Uses
      None
Comment: HandleDMA2 unused
HandleDMA3 33FFFF70

Symbol: HandleDMA3
   Definitions
      At line 837 in file S3C2410A.s
   Uses
      None
Comment: HandleDMA3 unused
HandleEINT0 33FFFF20

Symbol: HandleEINT0
   Definitions
      At line 817 in file S3C2410A.s



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 856 in file S3C2410A.s
Comment: HandleEINT0 used once
HandleEINT1 33FFFF24

Symbol: HandleEINT1
   Definitions
      At line 818 in file S3C2410A.s
   Uses
      None
Comment: HandleEINT1 unused
HandleEINT2 33FFFF28

Symbol: HandleEINT2
   Definitions
      At line 819 in file S3C2410A.s
   Uses
      None
Comment: HandleEINT2 unused
HandleEINT3 33FFFF2C

Symbol: HandleEINT3
   Definitions
      At line 820 in file S3C2410A.s
   Uses
      None
Comment: HandleEINT3 unused
HandleEINT4_7 33FFFF30

Symbol: HandleEINT4_7
   Definitions
      At line 821 in file S3C2410A.s
   Uses
      None
Comment: HandleEINT4_7 unused
HandleEINT8_23 33FFFF34

Symbol: HandleEINT8_23
   Definitions
      At line 822 in file S3C2410A.s
   Uses
      None
Comment: HandleEINT8_23 unused
HandleIIC 33FFFF8C

Symbol: HandleIIC
   Definitions
      At line 844 in file S3C2410A.s
   Uses
      None
Comment: HandleIIC unused
HandleLCD 33FFFF60

Symbol: HandleLCD
   Definitions
      At line 833 in file S3C2410A.s
   Uses
      None
Comment: HandleLCD unused



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

HandleMMC 33FFFF74

Symbol: HandleMMC
   Definitions
      At line 838 in file S3C2410A.s
   Uses
      None
Comment: HandleMMC unused
HandleRTC 33FFFF98

Symbol: HandleRTC
   Definitions
      At line 847 in file S3C2410A.s
   Uses
      None
Comment: HandleRTC unused
HandleReserved 33FFFF38

Symbol: HandleReserved
   Definitions
      At line 823 in file S3C2410A.s
   Uses
      None
Comment: HandleReserved unused
HandleSPI0 33FFFF78

Symbol: HandleSPI0
   Definitions
      At line 839 in file S3C2410A.s
   Uses
      None
Comment: HandleSPI0 unused
HandleSPI1 33FFFFBC

Symbol: HandleSPI1
   Definitions
      At line 846 in file S3C2410A.s
   Uses
      None
Comment: HandleSPI1 unused
HandleTICK 33FFFF40

Symbol: HandleTICK
   Definitions
      At line 825 in file S3C2410A.s
   Uses
      None
Comment: HandleTICK unused
HandleTIMER0 33FFFF48

Symbol: HandleTIMER0
   Definitions
      At line 827 in file S3C2410A.s
   Uses
      None
Comment: HandleTIMER0 unused
HandleTIMER1 33FFFF4C

Symbol: HandleTIMER1



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 828 in file S3C2410A.s
   Uses
      None
Comment: HandleTIMER1 unused
HandleTIMER2 33FFFF50

Symbol: HandleTIMER2
   Definitions
      At line 829 in file S3C2410A.s
   Uses
      None
Comment: HandleTIMER2 unused
HandleTIMER3 33FFFF54

Symbol: HandleTIMER3
   Definitions
      At line 830 in file S3C2410A.s
   Uses
      None
Comment: HandleTIMER3 unused
HandleTIMER4 33FFFF58

Symbol: HandleTIMER4
   Definitions
      At line 831 in file S3C2410A.s
   Uses
      None
Comment: HandleTIMER4 unused
HandleUART0 33FFFF90

Symbol: HandleUART0
   Definitions
      At line 845 in file S3C2410A.s
   Uses
      None
Comment: HandleUART0 unused
HandleUART1 33FFFF7C

Symbol: HandleUART1
   Definitions
      At line 840 in file S3C2410A.s
   Uses
      None
Comment: HandleUART1 unused
HandleUART2 33FFFF5C

Symbol: HandleUART2
   Definitions
      At line 832 in file S3C2410A.s
   Uses
      None
Comment: HandleUART2 unused
HandleUSBD 33FFFF84

Symbol: HandleUSBD
   Definitions
      At line 842 in file S3C2410A.s
   Uses



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

      None
Comment: HandleUSBD unused
HandleUSBH 33FFFF88

Symbol: HandleUSBH
   Definitions
      At line 843 in file S3C2410A.s
   Uses
      None
Comment: HandleUSBH unused
HandleWDT 33FFFF44

Symbol: HandleWDT
   Definitions
      At line 826 in file S3C2410A.s
   Uses
      None
Comment: HandleWDT unused
Heap_Size 00000000

Symbol: Heap_Size
   Definitions
      At line 60 in file S3C2410A.s
   Uses
      At line 63 in file S3C2410A.s
      At line 1068 in file S3C2410A.s

INTOFFSET 4A000014

Symbol: INTOFFSET
   Definitions
      At line 152 in file S3C2410A.s
   Uses
      At line 854 in file S3C2410A.s
Comment: INTOFFSET used once
IRQ_Stack_Size 00000080

Symbol: IRQ_Stack_Size
   Definitions
      At line 44 in file S3C2410A.s
   Uses
      At line 48 in file S3C2410A.s
      At line 1039 in file S3C2410A.s

I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 27 in file S3C2410A.s
   Uses
      At line 1022 in file S3C2410A.s
      At line 1027 in file S3C2410A.s
      At line 1032 in file S3C2410A.s
      At line 1037 in file S3C2410A.s
      At line 1042 in file S3C2410A.s

IntVTAddress 33FFFF20

Symbol: IntVTAddress



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 160 in file S3C2410A.s
   Uses
      At line 817 in file S3C2410A.s
      At line 818 in file S3C2410A.s
      At line 819 in file S3C2410A.s
      At line 820 in file S3C2410A.s
      At line 821 in file S3C2410A.s
      At line 822 in file S3C2410A.s
      At line 823 in file S3C2410A.s
      At line 824 in file S3C2410A.s
      At line 825 in file S3C2410A.s
      At line 826 in file S3C2410A.s
      At line 827 in file S3C2410A.s
      At line 828 in file S3C2410A.s
      At line 829 in file S3C2410A.s
      At line 830 in file S3C2410A.s
      At line 831 in file S3C2410A.s
      At line 832 in file S3C2410A.s
      At line 833 in file S3C2410A.s
      At line 834 in file S3C2410A.s
      At line 835 in file S3C2410A.s
      At line 836 in file S3C2410A.s
      At line 837 in file S3C2410A.s
      At line 838 in file S3C2410A.s
      At line 839 in file S3C2410A.s
      At line 840 in file S3C2410A.s
      At line 842 in file S3C2410A.s
      At line 843 in file S3C2410A.s
      At line 844 in file S3C2410A.s
      At line 845 in file S3C2410A.s
      At line 846 in file S3C2410A.s
      At line 847 in file S3C2410A.s
      At line 848 in file S3C2410A.s

IntVT_SETUP 00000001

Symbol: IntVT_SETUP
   Definitions
      At line 159 in file S3C2410A.s
   Uses
      At line 814 in file S3C2410A.s
      At line 878 in file S3C2410A.s
      At line 882 in file S3C2410A.s

LOCKTIME_OFS 00000000

Symbol: LOCKTIME_OFS
   Definitions
      At line 70 in file S3C2410A.s
   Uses
      At line 940 in file S3C2410A.s
Comment: LOCKTIME_OFS used once
LOCKTIME_Val 00FFFFFF

Symbol: LOCKTIME_Val
   Definitions
      At line 146 in file S3C2410A.s
   Uses



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

      At line 912 in file S3C2410A.s
Comment: LOCKTIME_Val used once
MC_BASE 48000000

Symbol: MC_BASE
   Definitions
      At line 184 in file S3C2410A.s
   Uses
      At line 952 in file S3C2410A.s
Comment: MC_BASE used once
MC_SETUP 00000001

Symbol: MC_SETUP
   Definitions
      At line 187 in file S3C2410A.s
   Uses
      At line 891 in file S3C2410A.s
      At line 949 in file S3C2410A.s

MPLLCON_OFS 00000004

Symbol: MPLLCON_OFS
   Definitions
      At line 71 in file S3C2410A.s
   Uses
      At line 942 in file S3C2410A.s
Comment: MPLLCON_OFS used once
MPLLCON_Val 0005C080

Symbol: MPLLCON_Val
   Definitions
      At line 142 in file S3C2410A.s
   Uses
      At line 914 in file S3C2410A.s
Comment: MPLLCON_Val used once
MRSRB6_Val 00000020

Symbol: MRSRB6_Val
   Definitions
      At line 481 in file S3C2410A.s
   Uses
      At line 904 in file S3C2410A.s
Comment: MRSRB6_Val used once
MRSRB7_Val 00000000

Symbol: MRSRB7_Val
   Definitions
      At line 482 in file S3C2410A.s
   Uses
      At line 905 in file S3C2410A.s
Comment: MRSRB7_Val used once
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 23 in file S3C2410A.s
   Uses
      At line 1027 in file S3C2410A.s
Comment: Mode_ABT used once



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 20 in file S3C2410A.s
   Uses
      At line 1032 in file S3C2410A.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 21 in file S3C2410A.s
   Uses
      At line 1037 in file S3C2410A.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 22 in file S3C2410A.s
   Uses
      At line 1042 in file S3C2410A.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 25 in file S3C2410A.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 24 in file S3C2410A.s
   Uses
      At line 1022 in file S3C2410A.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 19 in file S3C2410A.s
   Uses
      At line 1047 in file S3C2410A.s
Comment: Mode_USR used once
PCONA_OFS 00000000

Symbol: PCONA_OFS
   Definitions
      At line 490 in file S3C2410A.s
   Uses
      None
Comment: PCONA_OFS unused
PCONA_Val 000003FF

Symbol: PCONA_Val



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 538 in file S3C2410A.s
   Uses
      None
Comment: PCONA_Val unused
PCONB_OFS 00000010

Symbol: PCONB_OFS
   Definitions
      At line 491 in file S3C2410A.s
   Uses
      None
Comment: PCONB_OFS unused
PCONB_Val 000007FF

Symbol: PCONB_Val
   Definitions
      At line 567 in file S3C2410A.s
   Uses
      None
Comment: PCONB_Val unused
PCONC_OFS 00000020

Symbol: PCONC_OFS
   Definitions
      At line 492 in file S3C2410A.s
   Uses
      None
Comment: PCONC_OFS unused
PCONC_Val AAAAAAAA

Symbol: PCONC_Val
   Definitions
      At line 607 in file S3C2410A.s
   Uses
      None
Comment: PCONC_Val unused
PCOND_OFS 00000030

Symbol: PCOND_OFS
   Definitions
      At line 493 in file S3C2410A.s
   Uses
      None
Comment: PCOND_OFS unused
PCOND_Val 00000000

Symbol: PCOND_Val
   Definitions
      At line 647 in file S3C2410A.s
   Uses
      None
Comment: PCOND_Val unused
PCONE_OFS 00000040

Symbol: PCONE_OFS
   Definitions
      At line 494 in file S3C2410A.s
   Uses



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

      None
Comment: PCONE_OFS unused
PCONE_Val 00000000

Symbol: PCONE_Val
   Definitions
      At line 687 in file S3C2410A.s
   Uses
      None
Comment: PCONE_Val unused
PCONF_OFS 00000050

Symbol: PCONF_OFS
   Definitions
      At line 495 in file S3C2410A.s
   Uses
      At line 996 in file S3C2410A.s
Comment: PCONF_OFS used once
PCONF_Val 0000511A

Symbol: PCONF_Val
   Definitions
      At line 711 in file S3C2410A.s
   Uses
      At line 994 in file S3C2410A.s
Comment: PCONF_Val used once
PCONG_OFS 00000060

Symbol: PCONG_OFS
   Definitions
      At line 496 in file S3C2410A.s
   Uses
      None
Comment: PCONG_OFS unused
PCONG_Val 00000000

Symbol: PCONG_Val
   Definitions
      At line 751 in file S3C2410A.s
   Uses
      None
Comment: PCONG_Val unused
PCONH_OFS 00000070

Symbol: PCONH_OFS
   Definitions
      At line 497 in file S3C2410A.s
   Uses
      None
Comment: PCONH_OFS unused
PCONH_Val 000007FF

Symbol: PCONH_Val
   Definitions
      At line 781 in file S3C2410A.s
   Uses
      None
Comment: PCONH_Val unused
PCONJ_OFS 000000D0



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols


Symbol: PCONJ_OFS
   Definitions
      At line 498 in file S3C2410A.s
   Uses
      None
Comment: PCONJ_OFS unused
PIOA_SETUP 00000000

Symbol: PIOA_SETUP
   Definitions
      At line 537 in file S3C2410A.s
   Uses
      At line 960 in file S3C2410A.s
Comment: PIOA_SETUP used once
PIOB_SETUP 00000000

Symbol: PIOB_SETUP
   Definitions
      At line 566 in file S3C2410A.s
   Uses
      At line 965 in file S3C2410A.s
Comment: PIOB_SETUP used once
PIOC_SETUP 00000000

Symbol: PIOC_SETUP
   Definitions
      At line 606 in file S3C2410A.s
   Uses
      At line 972 in file S3C2410A.s
Comment: PIOC_SETUP used once
PIOD_SETUP 00000000

Symbol: PIOD_SETUP
   Definitions
      At line 646 in file S3C2410A.s
   Uses
      At line 979 in file S3C2410A.s
Comment: PIOD_SETUP used once
PIOE_SETUP 00000000

Symbol: PIOE_SETUP
   Definitions
      At line 686 in file S3C2410A.s
   Uses
      At line 986 in file S3C2410A.s
Comment: PIOE_SETUP used once
PIOF_SETUP 00000001

Symbol: PIOF_SETUP
   Definitions
      At line 710 in file S3C2410A.s
   Uses
      At line 993 in file S3C2410A.s
Comment: PIOF_SETUP used once
PIOG_SETUP 00000000

Symbol: PIOG_SETUP
   Definitions



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

      At line 750 in file S3C2410A.s
   Uses
      At line 1000 in file S3C2410A.s
Comment: PIOG_SETUP used once
PIOH_SETUP 00000000

Symbol: PIOH_SETUP
   Definitions
      At line 780 in file S3C2410A.s
   Uses
      At line 1007 in file S3C2410A.s
Comment: PIOH_SETUP used once
PIO_BASE 56000000

Symbol: PIO_BASE
   Definitions
      At line 489 in file S3C2410A.s
   Uses
      At line 958 in file S3C2410A.s
Comment: PIO_BASE used once
PIO_SETUP 00000001

Symbol: PIO_SETUP
   Definitions
      At line 510 in file S3C2410A.s
   Uses
      At line 957 in file S3C2410A.s
Comment: PIO_SETUP used once
PUPB_OFS 00000018

Symbol: PUPB_OFS
   Definitions
      At line 499 in file S3C2410A.s
   Uses
      None
Comment: PUPB_OFS unused
PUPB_Val 00000000

Symbol: PUPB_Val
   Definitions
      At line 568 in file S3C2410A.s
   Uses
      None
Comment: PUPB_Val unused
PUPC_OFS 00000028

Symbol: PUPC_OFS
   Definitions
      At line 500 in file S3C2410A.s
   Uses
      None
Comment: PUPC_OFS unused
PUPC_Val 00000000

Symbol: PUPC_Val
   Definitions
      At line 608 in file S3C2410A.s
   Uses
      None



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

Comment: PUPC_Val unused
PUPD_OFS 00000038

Symbol: PUPD_OFS
   Definitions
      At line 501 in file S3C2410A.s
   Uses
      None
Comment: PUPD_OFS unused
PUPD_Val 00000000

Symbol: PUPD_Val
   Definitions
      At line 648 in file S3C2410A.s
   Uses
      None
Comment: PUPD_Val unused
PUPE_OFS 00000048

Symbol: PUPE_OFS
   Definitions
      At line 502 in file S3C2410A.s
   Uses
      None
Comment: PUPE_OFS unused
PUPE_Val 00000000

Symbol: PUPE_Val
   Definitions
      At line 688 in file S3C2410A.s
   Uses
      None
Comment: PUPE_Val unused
PUPF_OFS 00000058

Symbol: PUPF_OFS
   Definitions
      At line 503 in file S3C2410A.s
   Uses
      At line 997 in file S3C2410A.s
Comment: PUPF_OFS used once
PUPF_Val 00000000

Symbol: PUPF_Val
   Definitions
      At line 712 in file S3C2410A.s
   Uses
      At line 995 in file S3C2410A.s
Comment: PUPF_Val used once
PUPG_OFS 00000068

Symbol: PUPG_OFS
   Definitions
      At line 504 in file S3C2410A.s
   Uses
      None
Comment: PUPG_OFS unused
PUPG_Val 00000000




ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

Symbol: PUPG_Val
   Definitions
      At line 752 in file S3C2410A.s
   Uses
      None
Comment: PUPG_Val unused
PUPH_OFS 00000078

Symbol: PUPH_OFS
   Definitions
      At line 505 in file S3C2410A.s
   Uses
      None
Comment: PUPH_OFS unused
PUPH_Val 00000000

Symbol: PUPH_Val
   Definitions
      At line 782 in file S3C2410A.s
   Uses
      None
Comment: PUPH_Val unused
PUPJ_OFS 000000D8

Symbol: PUPJ_OFS
   Definitions
      At line 506 in file S3C2410A.s
   Uses
      None
Comment: PUPJ_OFS unused
REFRESH_Val 00AC0000

Symbol: REFRESH_Val
   Definitions
      At line 479 in file S3C2410A.s
   Uses
      At line 902 in file S3C2410A.s
Comment: REFRESH_Val used once
SVC_Stack_Size 00000008

Symbol: SVC_Stack_Size
   Definitions
      At line 41 in file S3C2410A.s
   Uses
      At line 48 in file S3C2410A.s
      At line 1044 in file S3C2410A.s

Stack_Size 00000488

Symbol: Stack_Size
   Definitions
      At line 48 in file S3C2410A.s
   Uses
      At line 51 in file S3C2410A.s
      At line 53 in file S3C2410A.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 40 in file S3C2410A.s
   Uses
      At line 48 in file S3C2410A.s
      At line 1024 in file S3C2410A.s

UPLLCON_OFS 00000008

Symbol: UPLLCON_OFS
   Definitions
      At line 72 in file S3C2410A.s
   Uses
      At line 943 in file S3C2410A.s
Comment: UPLLCON_OFS used once
UPLLCON_Val 00028080

Symbol: UPLLCON_Val
   Definitions
      At line 143 in file S3C2410A.s
   Uses
      At line 915 in file S3C2410A.s
Comment: UPLLCON_Val used once
USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 45 in file S3C2410A.s
   Uses
      At line 48 in file S3C2410A.s
      At line 1049 in file S3C2410A.s
      At line 1067 in file S3C2410A.s

WTCNT_OFS 00000008

Symbol: WTCNT_OFS
   Definitions
      At line 166 in file S3C2410A.s
   Uses
      At line 930 in file S3C2410A.s
Comment: WTCNT_OFS used once
WTCON_OFS 00000000

Symbol: WTCON_OFS
   Definitions
      At line 164 in file S3C2410A.s
   Uses
      At line 932 in file S3C2410A.s
Comment: WTCON_OFS used once
WTCON_Val 00008021

Symbol: WTCON_Val
   Definitions
      At line 179 in file S3C2410A.s
   Uses
      At line 928 in file S3C2410A.s
Comment: WTCON_Val used once
WTDAT_OFS 00000004

Symbol: WTDAT_OFS



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 165 in file S3C2410A.s
   Uses
      At line 931 in file S3C2410A.s
Comment: WTDAT_OFS used once
WTDAT_Val 00008000

Symbol: WTDAT_Val
   Definitions
      At line 180 in file S3C2410A.s
   Uses
      At line 929 in file S3C2410A.s
Comment: WTDAT_Val used once
WT_BASE 53000000

Symbol: WT_BASE
   Definitions
      At line 163 in file S3C2410A.s
   Uses
      At line 927 in file S3C2410A.s
Comment: WT_BASE used once
WT_SETUP 00000001

Symbol: WT_SETUP
   Definitions
      At line 178 in file S3C2410A.s
   Uses
      At line 926 in file S3C2410A.s
Comment: WT_SETUP used once
130 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

__main 00000000

Symbol: __main
   Definitions
      At line 1054 in file S3C2410A.s
   Uses
      At line 1055 in file S3C2410A.s
Comment: __main used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory
   Definitions
      At line 1062 in file S3C2410A.s
   Uses
      None
Comment: __use_two_region_memory unused
2 symbols
492 symbols in table
