[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19372       tick       6376801          8764          1913       6376801 
      2  19372       tick       6606515          4218          1204       6606515 
      3  19372       tick       6597007          4411          1247       6597007 
      4  19372       tick       6608232          4116          1130       6608232 
      5  19372       tick       6598318          4014          1128       6598318 
      6  19372       tick       6618522          3696          1056       6618522 
      7  19372       tick       6518414          4074          1214       6518414 
      8  19372       tick       6612259          3938          1045       6612259 
      9  19372       tick       6610445          3929          1097       6610445 
     10  19372       tick       6599080          3996          1131       6599080 
     11  19372       tick       6611604          3970          1192       6611604 
     12  19372       tick       6616495          3668          1041       6616495 
     13  19372       tick       6559249          8225          2309       6559249 
     14  19372       tick       6549080          4076          1156       6549080 
     15  19372       tick       6612181          4098          1175       6612181 
     16  19372       tick       6602053          3884          1102       6602053 
     17  19372       tick       6591344          3855          1064       6591344 
     18  19372       tick       6612669          4071          1234       6612669 
     19  19372       tick       6606078          4148          1157       6606078 
     20  19372       tick       6608046          3814          1086       6608046 
     21  19372       tick       6568460          4098          1071       6568460 
     22  19372       exit       5357204          3923           996       5357204 
