; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 8
4 input 3 data_in
5 input 1 dsr
6 input 1 eoc
7 const 3 00000000
8 state 3 out_reg
9 init 3 8 7
10 sort bitvec 32
11 uext 10 8 24
12 const 10 00000000000000000000000000000000
13 eq 1 11 12
14 const 1 0
15 state 1 tre
16 init 1 15 14
17 uext 10 15 31
18 const 10 00000000000000000000000000000001
19 eq 1 17 18
20 or 1 13 19
21 not 1 20
22 output 21 prop_neg
23 const 1 1
24 not 1 20
25 and 1 23 24
26 bad 25
27 state 1 S1
28 init 1 27 14
29 state 1 S2
30 init 1 29 14
31 input 1
32 uext 1 31 0 add_mpx2
33 sort bitvec 4
34 input 33
35 uext 33 34 0 canale
36 input 1
37 uext 1 36 0 confirm
38 input 33
39 uext 33 38 0 conta_tmp
40 input 1
41 uext 1 40 0 data_out
42 input 1
43 uext 1 42 0 error
44 state 1 itfc_state
45 init 1 44 14
46 state 1 load
47 init 1 46 14
48 input 1
49 uext 1 48 0 load_dato
50 input 1
51 uext 1 50 0 mpx
52 input 1
53 uext 1 52 0 mux_en
54 state 1 next_bit
55 init 1 54 23
56 uext 1 20 0 prop
57 input 1
58 uext 1 57 0 rdy
59 state 1 send
60 init 1 59 14
61 state 1 send_data
62 init 1 61 14
63 state 1 send_en
64 init 1 63 14
65 state 1 shot
66 init 1 65 14
67 input 1
68 uext 1 67 0 soc
69 sort bitvec 10
70 const 69 0000000000
71 state 69 tx_conta
72 init 69 71 70
73 state 1 tx_end
74 init 1 73 14
75 input 3
76 ite 1 73 23 15
77 not 1 76
78 ite 3 77 4 8
79 ite 3 46 78 75
80 ite 3 46 79 8
81 next 3 8 80
82 input 1
83 ite 1 77 23 76
84 ite 1 46 83 82
85 ite 1 46 84 76
86 next 1 15 85
87 ite 1 27 14 23
88 next 1 27 87
89 input 1
90 ite 1 61 23 14
91 eq 1 29 14
92 ite 1 91 90 89
93 ite 1 29 14 92
94 next 1 29 93
95 input 1
96 ite 1 65 23 14
97 eq 1 44 14
98 ite 1 97 96 95
99 ite 1 44 14 98
100 next 1 44 99
101 input 1
102 ite 1 65 23 46
103 eq 1 44 14
104 ite 1 103 102 101
105 ite 1 44 14 104
106 next 1 46 105
107 input 1
108 input 1
109 input 1
110 eq 1 54 14
111 ite 1 110 23 23
112 uext 10 71 22
113 const 10 00000000000000000000000001101000
114 ugt 1 112 113
115 ite 1 114 111 109
116 ite 1 63 115 108
117 ite 1 114 116 54
118 ite 1 63 117 107
119 ite 1 63 118 54
120 next 1 54 119
121 ite 1 44 23 59
122 next 1 59 121
123 ite 1 27 61 61
124 next 1 61 123
125 ite 1 73 14 63
126 input 1
127 not 1 85
128 not 1 5
129 or 1 127 128
130 ite 1 129 125 23
131 ite 1 59 130 126
132 ite 1 59 131 125
133 next 1 63 132
134 ite 1 29 23 65
135 next 1 65 134
136 input 69
137 uext 10 71 22
138 add 10 137 18
139 slice 69 138 9 0
140 ite 69 114 70 139
141 ite 69 63 140 136
142 ite 69 63 141 71
143 next 69 71 142
144 input 1
145 input 1
146 input 1
147 eq 1 54 14
148 ite 1 147 14 14
149 ite 1 114 148 146
150 ite 1 63 149 145
151 ite 1 114 150 14
152 ite 1 63 151 144
153 ite 1 63 152 14
154 next 1 73 153
; end of yosys output
