// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sha_stream_sha_stream,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.178714,HLS_SYN_LAT=130355,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1840,HLS_SYN_LUT=4051,HLS_VERSION=2023_2}" *)

module sha_stream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indata_address0,
        indata_ce0,
        indata_q0,
        in_i_address0,
        in_i_ce0,
        in_i_q0,
        outdata_address0,
        outdata_ce0,
        outdata_we0,
        outdata_d0
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] indata_address0;
output   indata_ce0;
input  [7:0] indata_q0;
output  [0:0] in_i_address0;
output   in_i_ce0;
input  [31:0] in_i_q0;
output  [2:0] outdata_address0;
output   outdata_ce0;
output   outdata_we0;
output  [31:0] outdata_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_i_ce0;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [13:0] local_indata_address0;
reg    local_indata_ce0;
reg    local_indata_we0;
wire   [7:0] local_indata_q0;
reg   [13:0] local_indata_address1;
reg    local_indata_ce1;
wire   [7:0] local_indata_q1;
reg   [31:0] sha_info_count_lo;
reg   [31:0] sha_info_count_hi;
reg   [3:0] sha_info_data_address0;
reg    sha_info_data_ce0;
reg    sha_info_data_we0;
reg   [31:0] sha_info_data_d0;
wire   [31:0] sha_info_data_q0;
reg    sha_info_data_ce1;
reg    sha_info_data_we1;
reg   [2:0] sha_info_digest_address0;
reg    sha_info_digest_ce0;
reg    sha_info_digest_we0;
reg   [31:0] sha_info_digest_d0;
wire   [31:0] sha_info_digest_q0;
reg   [2:0] sha_info_digest_address1;
reg    sha_info_digest_ce1;
reg    sha_info_digest_we1;
reg   [31:0] sha_info_digest_d1;
wire   [31:0] sha_info_digest_q1;
reg   [7:0] reg_449;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
reg   [7:0] reg_453;
wire   [0:0] trunc_ln216_fu_477_p1;
reg   [0:0] trunc_ln216_reg_1061;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln216_fu_487_p2;
reg   [1:0] add_ln216_reg_1069;
reg   [31:0] lo_bit_count_reg_1079;
reg   [31:0] hi_bit_count_reg_1085;
wire   [6:0] zext_ln174_fu_508_p1;
reg   [6:0] zext_ln174_reg_1090;
wire   [0:0] icmp_ln181_fu_533_p2;
reg   [0:0] icmp_ln181_reg_1095;
wire   [3:0] add_ln61_fu_539_p2;
reg   [3:0] add_ln61_reg_1099;
wire   [13:0] tmp_9_fu_545_p3;
reg   [13:0] tmp_9_reg_1105;
wire    ap_CS_fsm_state5;
reg   [31:0] i_reg_1117;
wire   [0:0] icmp_ln162_fu_628_p2;
reg   [0:0] icmp_ln162_reg_1128;
wire   [13:0] trunc_ln162_fu_650_p1;
reg   [13:0] trunc_ln162_reg_1137;
wire    ap_CS_fsm_state6;
wire   [13:0] select_ln72_1_fu_684_p3;
reg   [13:0] select_ln72_1_reg_1142;
wire   [30:0] m_1_fu_739_p3;
reg   [30:0] m_1_reg_1147;
wire   [4:0] add_ln79_1_fu_753_p2;
reg   [4:0] add_ln79_1_reg_1155;
wire    ap_CS_fsm_state7;
wire   [13:0] add_ln73_fu_763_p2;
reg   [13:0] add_ln73_reg_1160;
wire   [6:0] add_ln79_fu_794_p2;
reg   [6:0] add_ln79_reg_1176;
wire   [31:0] add_ln167_fu_800_p2;
reg   [31:0] add_ln167_reg_1181;
wire   [31:0] add_ln162_fu_806_p2;
reg   [31:0] add_ln162_reg_1186;
wire   [4:0] add_ln79_3_fu_869_p2;
reg   [4:0] add_ln79_3_reg_1204;
wire    ap_CS_fsm_state11;
wire   [13:0] add_ln73_1_fu_879_p2;
reg   [13:0] add_ln73_1_reg_1209;
wire   [31:0] add_ln79_2_fu_910_p2;
reg   [31:0] add_ln79_2_reg_1225;
wire   [6:0] select_ln58_fu_1029_p3;
reg   [6:0] select_ln58_reg_1240;
wire    ap_CS_fsm_state14;
wire   [3:0] m_fu_1047_p2;
reg   [3:0] m_reg_1245;
wire    ap_CS_fsm_state16;
wire    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start;
wire    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done;
wire    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_idle;
wire    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_ready;
wire   [13:0] grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_indata_address0;
wire    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_indata_ce0;
wire   [13:0] grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_address0;
wire    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_ce0;
wire    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_we0;
wire   [7:0] grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_d0;
wire    grp_sha_transform_fu_403_ap_start;
wire    grp_sha_transform_fu_403_ap_done;
wire    grp_sha_transform_fu_403_ap_idle;
wire    grp_sha_transform_fu_403_ap_ready;
wire   [3:0] grp_sha_transform_fu_403_sha_info_data_address0;
wire    grp_sha_transform_fu_403_sha_info_data_ce0;
wire   [2:0] grp_sha_transform_fu_403_sha_info_digest_address0;
wire    grp_sha_transform_fu_403_sha_info_digest_ce0;
wire    grp_sha_transform_fu_403_sha_info_digest_we0;
wire   [31:0] grp_sha_transform_fu_403_sha_info_digest_d0;
wire   [2:0] grp_sha_transform_fu_403_sha_info_digest_address1;
wire    grp_sha_transform_fu_403_sha_info_digest_ce1;
wire    grp_sha_transform_fu_403_sha_info_digest_we1;
wire   [31:0] grp_sha_transform_fu_403_sha_info_digest_d1;
wire    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start;
wire    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done;
wire    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_idle;
wire    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_ready;
wire   [3:0] grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_address0;
wire    grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_ce0;
wire    grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_we0;
wire   [31:0] grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_d0;
wire    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start;
wire    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done;
wire    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_idle;
wire    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_ready;
wire   [3:0] grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_address0;
wire    grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_ce0;
wire    grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_we0;
wire   [31:0] grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_d0;
wire    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start;
wire    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_done;
wire    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_idle;
wire    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_ready;
wire   [3:0] grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_address0;
wire    grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_ce0;
wire    grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_we0;
wire   [31:0] grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_d0;
wire    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start;
wire    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_done;
wire    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_idle;
wire    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_ready;
wire   [2:0] grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_address0;
wire    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_ce0;
wire    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_we0;
wire   [31:0] grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_d0;
wire   [2:0] grp_sha_stream_Pipeline_sha_stream_label2_fu_433_sha_info_digest_address0;
wire    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_sha_info_digest_ce0;
reg   [31:0] count_assign_1_reg_327;
wire    ap_CS_fsm_state10;
reg   [31:0] idx_reg_337;
reg   [6:0] idx25_reg_349;
wire   [0:0] icmp_ln162_1_fu_644_p2;
wire    ap_CS_fsm_state9;
reg   [4:0] idx27_reg_360;
reg   [31:0] idx30_reg_372;
wire    ap_CS_fsm_state13;
reg   [4:0] idx32_reg_383;
reg    grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_sha_transform_fu_403_ap_start_reg;
wire   [0:0] icmp_ln79_fu_747_p2;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state24;
reg    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln216_fu_493_p1;
wire   [0:0] icmp_ln216_fu_481_p2;
wire   [63:0] zext_ln179_fu_518_p1;
wire   [63:0] zext_ln73_fu_773_p1;
wire   [63:0] zext_ln82_fu_789_p1;
wire   [63:0] zext_ln83_fu_822_p1;
wire   [63:0] zext_ln84_fu_837_p1;
wire   [63:0] zext_ln79_fu_842_p1;
wire   [63:0] zext_ln73_1_fu_889_p1;
wire   [0:0] icmp_ln79_1_fu_864_p2;
wire   [63:0] zext_ln82_1_fu_905_p1;
wire   [63:0] zext_ln83_1_fu_930_p1;
wire   [63:0] zext_ln84_1_fu_945_p1;
wire   [63:0] zext_ln79_2_fu_950_p1;
wire   [31:0] add_ln155_fu_558_p2;
wire   [31:0] add_ln156_fu_570_p2;
wire   [31:0] add_ln159_fu_606_p2;
wire   [0:0] icmp_ln155_fu_564_p2;
reg   [31:0] ap_sig_allocacmp_sha_info_count_hi_load_1;
reg   [1:0] j_fu_182;
wire   [31:0] tmp_fu_847_p5;
wire   [31:0] tmp_1_fu_955_p5;
wire    ap_CS_fsm_state22;
wire   [5:0] count_fu_498_p4;
wire   [6:0] count_1_fu_512_p2;
wire   [3:0] trunc_ln_fu_523_p4;
wire   [31:0] shl_ln155_fu_552_p2;
wire   [2:0] lshr_ln_fu_588_p4;
wire   [31:0] zext_ln159_fu_598_p1;
wire   [25:0] tmp_3_fu_618_p4;
wire   [25:0] tmp_4_fu_634_p4;
wire   [7:0] tmp_s_fu_657_p4;
wire   [5:0] trunc_ln162_1_fu_654_p1;
wire   [31:0] zext_ln72_fu_674_p1;
wire   [13:0] and_ln_fu_666_p3;
wire   [31:0] select_ln72_fu_678_p3;
wire   [31:0] sub_ln76_fu_699_p2;
wire   [29:0] tmp_6_fu_705_p4;
wire   [30:0] zext_ln76_fu_715_p1;
wire   [29:0] tmp_7_fu_725_p4;
wire   [0:0] tmp_5_fu_691_p3;
wire   [30:0] sub_ln76_1_fu_719_p2;
wire   [30:0] zext_ln76_1_fu_735_p1;
wire   [13:0] zext_ln79_1_fu_759_p1;
wire   [13:0] add_ln73_2_fu_768_p2;
wire   [13:0] or_ln82_fu_778_p2;
wire   [13:0] add_ln82_fu_784_p2;
wire   [13:0] or_ln83_fu_812_p2;
wire   [13:0] add_ln83_fu_817_p2;
wire   [13:0] or_ln84_fu_827_p2;
wire   [13:0] add_ln84_fu_832_p2;
wire   [30:0] zext_ln79_3_fu_860_p1;
wire   [13:0] trunc_ln79_fu_875_p1;
wire   [13:0] add_ln73_3_fu_884_p2;
wire   [13:0] or_ln82_1_fu_894_p2;
wire   [13:0] add_ln82_1_fu_900_p2;
wire   [13:0] or_ln83_1_fu_920_p2;
wire   [13:0] add_ln83_1_fu_925_p2;
wire   [13:0] or_ln84_1_fu_935_p2;
wire   [13:0] add_ln84_1_fu_940_p2;
wire   [6:0] sub_ln58_fu_968_p2;
wire   [6:0] sub_ln58_1_fu_981_p2;
wire   [4:0] trunc_ln58_2_fu_987_p4;
wire  signed [5:0] sext_ln58_fu_997_p1;
wire   [6:0] zext_ln58_fu_1001_p1;
wire   [4:0] trunc_ln58_3_fu_1011_p4;
wire  signed [5:0] sext_ln58_1_fu_1021_p1;
wire   [0:0] tmp_2_fu_973_p3;
wire   [6:0] sub_ln58_2_fu_1005_p2;
wire   [6:0] zext_ln58_1_fu_1025_p1;
wire   [3:0] trunc_ln1_fu_1038_p4;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_block_state21_on_subcall_done;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 sha_info_count_lo = 32'd0;
#0 sha_info_count_hi = 32'd0;
#0 grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg = 1'b0;
#0 grp_sha_transform_fu_403_ap_start_reg = 1'b0;
#0 grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg = 1'b0;
#0 grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg = 1'b0;
#0 grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg = 1'b0;
#0 grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start_reg = 1'b0;
#0 j_fu_182 = 2'd0;
end

sha_stream_local_indata_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
local_indata_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_indata_address0),
    .ce0(local_indata_ce0),
    .we0(local_indata_we0),
    .d0(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_d0),
    .q0(local_indata_q0),
    .address1(local_indata_address1),
    .ce1(local_indata_ce1),
    .q1(local_indata_q1)
);

sha_stream_sha_info_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sha_info_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sha_info_data_address0),
    .ce0(sha_info_data_ce0),
    .we0(sha_info_data_we0),
    .d0(sha_info_data_d0),
    .q0(sha_info_data_q0),
    .address1(4'd14),
    .ce1(sha_info_data_ce1),
    .we1(sha_info_data_we1),
    .d1(hi_bit_count_reg_1085)
);

sha_stream_sha_info_digest_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
sha_info_digest_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sha_info_digest_address0),
    .ce0(sha_info_digest_ce0),
    .we0(sha_info_digest_we0),
    .d0(sha_info_digest_d0),
    .q0(sha_info_digest_q0),
    .address1(sha_info_digest_address1),
    .ce1(sha_info_digest_ce1),
    .we1(sha_info_digest_we1),
    .d1(sha_info_digest_d1),
    .q1(sha_info_digest_q1)
);

sha_stream_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1 grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start),
    .ap_done(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done),
    .ap_idle(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_idle),
    .ap_ready(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_ready),
    .indata_address0(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_indata_address0),
    .indata_ce0(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_indata_ce0),
    .indata_q0(indata_q0),
    .local_indata_address0(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_address0),
    .local_indata_ce0(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_ce0),
    .local_indata_we0(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_we0),
    .local_indata_d0(grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_d0)
);

sha_stream_sha_transform grp_sha_transform_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha_transform_fu_403_ap_start),
    .ap_done(grp_sha_transform_fu_403_ap_done),
    .ap_idle(grp_sha_transform_fu_403_ap_idle),
    .ap_ready(grp_sha_transform_fu_403_ap_ready),
    .sha_info_data_address0(grp_sha_transform_fu_403_sha_info_data_address0),
    .sha_info_data_ce0(grp_sha_transform_fu_403_sha_info_data_ce0),
    .sha_info_data_q0(sha_info_data_q0),
    .sha_info_digest_address0(grp_sha_transform_fu_403_sha_info_digest_address0),
    .sha_info_digest_ce0(grp_sha_transform_fu_403_sha_info_digest_ce0),
    .sha_info_digest_we0(grp_sha_transform_fu_403_sha_info_digest_we0),
    .sha_info_digest_d0(grp_sha_transform_fu_403_sha_info_digest_d0),
    .sha_info_digest_q0(sha_info_digest_q0),
    .sha_info_digest_address1(grp_sha_transform_fu_403_sha_info_digest_address1),
    .sha_info_digest_ce1(grp_sha_transform_fu_403_sha_info_digest_ce1),
    .sha_info_digest_we1(grp_sha_transform_fu_403_sha_info_digest_we1),
    .sha_info_digest_d1(grp_sha_transform_fu_403_sha_info_digest_d1),
    .sha_info_digest_q1(sha_info_digest_q1)
);

sha_stream_sha_stream_Pipeline_local_memset_label12 grp_sha_stream_Pipeline_local_memset_label12_fu_411(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start),
    .ap_done(grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done),
    .ap_idle(grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_idle),
    .ap_ready(grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_ready),
    .select_ln58(select_ln58_reg_1240),
    .add_ln61(add_ln61_reg_1099),
    .sha_info_data_address0(grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_address0),
    .sha_info_data_ce0(grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_ce0),
    .sha_info_data_we0(grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_we0),
    .sha_info_data_d0(grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_d0)
);

sha_stream_sha_stream_Pipeline_local_memset_label1 grp_sha_stream_Pipeline_local_memset_label1_fu_419(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start),
    .ap_done(grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done),
    .ap_idle(grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_idle),
    .ap_ready(grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_ready),
    .m(m_reg_1245),
    .add_ln61(add_ln61_reg_1099),
    .sha_info_data_address0(grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_address0),
    .sha_info_data_ce0(grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_ce0),
    .sha_info_data_we0(grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_we0),
    .sha_info_data_d0(grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_d0)
);

sha_stream_sha_stream_Pipeline_local_memset_label11 grp_sha_stream_Pipeline_local_memset_label11_fu_427(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start),
    .ap_done(grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_done),
    .ap_idle(grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_idle),
    .ap_ready(grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_ready),
    .sha_info_data_address0(grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_address0),
    .sha_info_data_ce0(grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_ce0),
    .sha_info_data_we0(grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_we0),
    .sha_info_data_d0(grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_d0)
);

sha_stream_sha_stream_Pipeline_sha_stream_label2 grp_sha_stream_Pipeline_sha_stream_label2_fu_433(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start),
    .ap_done(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_done),
    .ap_idle(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_idle),
    .ap_ready(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_ready),
    .outdata_address0(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_address0),
    .outdata_ce0(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_ce0),
    .outdata_we0(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_we0),
    .outdata_d0(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_d0),
    .sha_info_digest_address0(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_sha_info_digest_address0),
    .sha_info_digest_ce0(grp_sha_stream_Pipeline_sha_stream_label2_fu_433_sha_info_digest_ce0),
    .sha_info_digest_q0(sha_info_digest_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg <= 1'b1;
        end else if ((grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_ready == 1'b1)) begin
            grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg <= 1'b1;
        end else if ((grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_ready == 1'b1)) begin
            grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg <= 1'b1;
        end else if ((grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_ready == 1'b1)) begin
            grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg <= 1'b1;
        end else if ((grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_ready == 1'b1)) begin
            grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start_reg <= 1'b1;
        end else if ((grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_ready == 1'b1)) begin
            grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha_transform_fu_403_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | ((icmp_ln79_fu_747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)))) begin
            grp_sha_transform_fu_403_ap_start_reg <= 1'b1;
        end else if ((grp_sha_transform_fu_403_ap_ready == 1'b1)) begin
            grp_sha_transform_fu_403_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha_transform_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        count_assign_1_reg_327 <= add_ln167_reg_1181;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        count_assign_1_reg_327 <= in_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        idx25_reg_349 <= add_ln79_reg_1176;
    end else if (((icmp_ln162_1_fu_644_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        idx25_reg_349 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        idx27_reg_360 <= add_ln79_1_reg_1155;
    end else if (((icmp_ln162_1_fu_644_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        idx27_reg_360 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        idx30_reg_372 <= add_ln79_2_reg_1225;
    end else if (((icmp_ln162_1_fu_644_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        idx30_reg_372 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        idx32_reg_383 <= add_ln79_3_reg_1204;
    end else if (((icmp_ln162_1_fu_644_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        idx32_reg_383 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha_transform_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        idx_reg_337 <= add_ln162_reg_1186;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        idx_reg_337 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_182 <= 2'd0;
    end else if (((icmp_ln79_1_fu_864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        j_fu_182 <= add_ln216_reg_1069;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sha_info_count_hi <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sha_info_count_hi <= add_ln159_fu_606_p2;
    end else if (((icmp_ln155_fu_564_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        sha_info_count_hi <= add_ln156_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sha_info_count_lo <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sha_info_count_lo <= add_ln155_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln162_reg_1186 <= add_ln162_fu_806_p2;
        add_ln167_reg_1181 <= add_ln167_fu_800_p2;
        add_ln73_reg_1160 <= add_ln73_fu_763_p2;
        add_ln79_1_reg_1155 <= add_ln79_1_fu_753_p2;
        add_ln79_reg_1176 <= add_ln79_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln216_reg_1069 <= add_ln216_fu_487_p2;
        add_ln61_reg_1099 <= add_ln61_fu_539_p2;
        hi_bit_count_reg_1085 <= sha_info_count_hi;
        icmp_ln181_reg_1095 <= icmp_ln181_fu_533_p2;
        lo_bit_count_reg_1079 <= sha_info_count_lo;
        trunc_ln216_reg_1061 <= trunc_ln216_fu_477_p1;
        zext_ln174_reg_1090[5 : 0] <= zext_ln174_fu_508_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln73_1_reg_1209 <= add_ln73_1_fu_879_p2;
        add_ln79_2_reg_1225 <= add_ln79_2_fu_910_p2;
        add_ln79_3_reg_1204 <= add_ln79_3_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_reg_1117 <= in_i_q0;
        icmp_ln162_reg_1128 <= icmp_ln162_fu_628_p2;
        tmp_9_reg_1105[13] <= tmp_9_fu_545_p3[13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m_1_reg_1147 <= m_1_fu_739_p3;
        select_ln72_1_reg_1142[13 : 6] <= select_ln72_1_fu_684_p3[13 : 6];
        trunc_ln162_reg_1137 <= trunc_ln162_fu_650_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        m_reg_1245 <= m_fu_1047_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_449 <= local_indata_q1;
        reg_453 <= local_indata_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        select_ln58_reg_1240 <= select_ln58_fu_1029_p3;
    end
end

always @ (*) begin
    if ((grp_sha_transform_fu_403_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_sha_transform_fu_403_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state21_on_subcall_done)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_sha_transform_fu_403_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln155_fu_564_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_sig_allocacmp_sha_info_count_hi_load_1 = add_ln156_fu_570_p2;
    end else begin
        ap_sig_allocacmp_sha_info_count_hi_load_1 = sha_info_count_hi;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_i_ce0 = 1'b1;
    end else begin
        in_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        local_indata_address0 = zext_ln84_1_fu_945_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        local_indata_address0 = zext_ln82_1_fu_905_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_indata_address0 = zext_ln84_fu_837_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        local_indata_address0 = zext_ln82_fu_789_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_indata_address0 = grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_address0;
    end else begin
        local_indata_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        local_indata_address1 = zext_ln83_1_fu_930_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        local_indata_address1 = zext_ln73_1_fu_889_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_indata_address1 = zext_ln83_fu_822_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        local_indata_address1 = zext_ln73_fu_773_p1;
    end else begin
        local_indata_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        local_indata_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_indata_ce0 = grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_ce0;
    end else begin
        local_indata_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        local_indata_ce1 = 1'b1;
    end else begin
        local_indata_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        local_indata_we0 = grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_local_indata_we0;
    end else begin
        local_indata_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        sha_info_data_address0 = 4'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sha_info_data_address0 = zext_ln79_2_fu_950_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sha_info_data_address0 = zext_ln79_fu_842_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sha_info_data_address0 = zext_ln179_fu_518_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln181_reg_1095 == 1'd1))) begin
        sha_info_data_address0 = grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sha_info_data_address0 = grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sha_info_data_address0 = grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_address0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_data_address0 = grp_sha_transform_fu_403_sha_info_data_address0;
    end else begin
        sha_info_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4))) begin
        sha_info_data_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln181_reg_1095 == 1'd1))) begin
        sha_info_data_ce0 = grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sha_info_data_ce0 = grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sha_info_data_ce0 = grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_ce0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_data_ce0 = grp_sha_transform_fu_403_sha_info_data_ce0;
    end else begin
        sha_info_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        sha_info_data_ce1 = 1'b1;
    end else begin
        sha_info_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        sha_info_data_d0 = lo_bit_count_reg_1079;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sha_info_data_d0 = tmp_1_fu_955_p5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sha_info_data_d0 = tmp_fu_847_p5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sha_info_data_d0 = 32'd128;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln181_reg_1095 == 1'd1))) begin
        sha_info_data_d0 = grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sha_info_data_d0 = grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sha_info_data_d0 = grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_d0;
    end else begin
        sha_info_data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | ((icmp_ln216_fu_481_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        sha_info_data_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln181_reg_1095 == 1'd1))) begin
        sha_info_data_we0 = grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sha_info_data_we0 = grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sha_info_data_we0 = grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_we0;
    end else begin
        sha_info_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        sha_info_data_we1 = 1'b1;
    end else begin
        sha_info_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sha_info_digest_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sha_info_digest_address0 = 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        sha_info_digest_address0 = 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        sha_info_digest_address0 = grp_sha_stream_Pipeline_sha_stream_label2_fu_433_sha_info_digest_address0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_address0 = grp_sha_transform_fu_403_sha_info_digest_address0;
    end else begin
        sha_info_digest_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sha_info_digest_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sha_info_digest_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_address1 = grp_sha_transform_fu_403_sha_info_digest_address1;
    end else begin
        sha_info_digest_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sha_info_digest_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        sha_info_digest_ce0 = grp_sha_stream_Pipeline_sha_stream_label2_fu_433_sha_info_digest_ce0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_ce0 = grp_sha_transform_fu_403_sha_info_digest_ce0;
    end else begin
        sha_info_digest_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        sha_info_digest_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_ce1 = grp_sha_transform_fu_403_sha_info_digest_ce1;
    end else begin
        sha_info_digest_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sha_info_digest_d0 = 32'd271733878;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sha_info_digest_d0 = 32'd2562383102;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        sha_info_digest_d0 = 32'd1732584193;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_d0 = grp_sha_transform_fu_403_sha_info_digest_d0;
    end else begin
        sha_info_digest_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sha_info_digest_d1 = 32'd3285377520;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sha_info_digest_d1 = 32'd4023233417;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_d1 = grp_sha_transform_fu_403_sha_info_digest_d1;
    end else begin
        sha_info_digest_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sha_info_digest_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_we0 = grp_sha_transform_fu_403_sha_info_digest_we0;
    end else begin
        sha_info_digest_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        sha_info_digest_we1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        sha_info_digest_we1 = grp_sha_transform_fu_403_sha_info_digest_we1;
    end else begin
        sha_info_digest_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln216_fu_481_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln181_fu_533_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln216_fu_481_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln181_fu_533_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln162_1_fu_644_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln79_fu_747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_sha_transform_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln79_1_fu_864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_sha_transform_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_sha_transform_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln155_fu_558_p2 = (sha_info_count_lo + shl_ln155_fu_552_p2);

assign add_ln156_fu_570_p2 = (sha_info_count_hi + 32'd1);

assign add_ln159_fu_606_p2 = (ap_sig_allocacmp_sha_info_count_hi_load_1 + zext_ln159_fu_598_p1);

assign add_ln162_fu_806_p2 = (idx_reg_337 + 32'd64);

assign add_ln167_fu_800_p2 = ($signed(count_assign_1_reg_327) + $signed(32'd4294967232));

assign add_ln216_fu_487_p2 = (j_fu_182 + 2'd1);

assign add_ln61_fu_539_p2 = (trunc_ln_fu_523_p4 + 4'd1);

assign add_ln73_1_fu_879_p2 = (trunc_ln79_fu_875_p1 + select_ln72_1_reg_1142);

assign add_ln73_2_fu_768_p2 = (tmp_9_reg_1105 + add_ln73_fu_763_p2);

assign add_ln73_3_fu_884_p2 = (tmp_9_reg_1105 + add_ln73_1_fu_879_p2);

assign add_ln73_fu_763_p2 = (zext_ln79_1_fu_759_p1 + trunc_ln162_reg_1137);

assign add_ln79_1_fu_753_p2 = (idx27_reg_360 + 5'd1);

assign add_ln79_2_fu_910_p2 = (idx30_reg_372 + 32'd4);

assign add_ln79_3_fu_869_p2 = (idx32_reg_383 + 5'd1);

assign add_ln79_fu_794_p2 = (idx25_reg_349 + 7'd4);

assign add_ln82_1_fu_900_p2 = (tmp_9_reg_1105 + or_ln82_1_fu_894_p2);

assign add_ln82_fu_784_p2 = (tmp_9_reg_1105 + or_ln82_fu_778_p2);

assign add_ln83_1_fu_925_p2 = (tmp_9_reg_1105 + or_ln83_1_fu_920_p2);

assign add_ln83_fu_817_p2 = (tmp_9_reg_1105 + or_ln83_fu_812_p2);

assign add_ln84_1_fu_940_p2 = (tmp_9_reg_1105 + or_ln84_1_fu_935_p2);

assign add_ln84_fu_832_p2 = (tmp_9_reg_1105 + or_ln84_fu_827_p2);

assign and_ln_fu_666_p3 = {{tmp_s_fu_657_p4}, {6'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state21_on_subcall_done = ((grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_done == 1'b0) & (icmp_ln181_reg_1095 == 1'd1));
end

assign count_1_fu_512_p2 = (zext_ln174_fu_508_p1 + 7'd1);

assign count_fu_498_p4 = {{sha_info_count_lo[8:3]}};

assign grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start = grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg;

assign grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start = grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg;

assign grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start = grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg;

assign grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start = grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg;

assign grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start = grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start_reg;

assign grp_sha_transform_fu_403_ap_start = grp_sha_transform_fu_403_ap_start_reg;

assign icmp_ln155_fu_564_p2 = ((add_ln155_fu_558_p2 < sha_info_count_lo) ? 1'b1 : 1'b0);

assign icmp_ln162_1_fu_644_p2 = (($signed(tmp_4_fu_634_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_628_p2 = (($signed(tmp_3_fu_618_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln181_fu_533_p2 = ((count_1_fu_512_p2 > 7'd56) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_481_p2 = ((j_fu_182 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_864_p2 = (($signed(zext_ln79_3_fu_860_p1) < $signed(m_1_reg_1147)) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_747_p2 = ((idx27_reg_360 == 5'd16) ? 1'b1 : 1'b0);

assign in_i_address0 = zext_ln216_fu_493_p1;

assign indata_address0 = grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_indata_address0;

assign indata_ce0 = grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_indata_ce0;

assign lshr_ln_fu_588_p4 = {{in_i_q0[31:29]}};

assign m_1_fu_739_p3 = ((tmp_5_fu_691_p3[0:0] == 1'b1) ? sub_ln76_1_fu_719_p2 : zext_ln76_1_fu_735_p1);

assign m_fu_1047_p2 = (trunc_ln1_fu_1038_p4 ^ 4'd15);

assign or_ln82_1_fu_894_p2 = (14'd1 | add_ln73_1_fu_879_p2);

assign or_ln82_fu_778_p2 = (14'd1 | add_ln73_fu_763_p2);

assign or_ln83_1_fu_920_p2 = (14'd2 | add_ln73_1_reg_1209);

assign or_ln83_fu_812_p2 = (14'd2 | add_ln73_reg_1160);

assign or_ln84_1_fu_935_p2 = (14'd3 | add_ln73_1_reg_1209);

assign or_ln84_fu_827_p2 = (14'd3 | add_ln73_reg_1160);

assign outdata_address0 = grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_address0;

assign outdata_ce0 = grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_ce0;

assign outdata_d0 = grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_d0;

assign outdata_we0 = grp_sha_stream_Pipeline_sha_stream_label2_fu_433_outdata_we0;

assign select_ln58_fu_1029_p3 = ((tmp_2_fu_973_p3[0:0] == 1'b1) ? sub_ln58_2_fu_1005_p2 : zext_ln58_1_fu_1025_p1);

assign select_ln72_1_fu_684_p3 = ((icmp_ln162_reg_1128[0:0] == 1'b1) ? and_ln_fu_666_p3 : 14'd0);

assign select_ln72_fu_678_p3 = ((icmp_ln162_reg_1128[0:0] == 1'b1) ? zext_ln72_fu_674_p1 : i_reg_1117);

assign sext_ln58_1_fu_1021_p1 = $signed(trunc_ln58_3_fu_1011_p4);

assign sext_ln58_fu_997_p1 = $signed(trunc_ln58_2_fu_987_p4);

assign shl_ln155_fu_552_p2 = in_i_q0 << 32'd3;

assign sub_ln58_1_fu_981_p2 = (7'd0 - sub_ln58_fu_968_p2);

assign sub_ln58_2_fu_1005_p2 = (7'd0 - zext_ln58_fu_1001_p1);

assign sub_ln58_fu_968_p2 = (7'd55 - zext_ln174_reg_1090);

assign sub_ln76_1_fu_719_p2 = (31'd0 - zext_ln76_fu_715_p1);

assign sub_ln76_fu_699_p2 = (32'd0 - select_ln72_fu_678_p3);

assign tmp_1_fu_955_p5 = {{{{local_indata_q0}, {local_indata_q1}}, {reg_453}}, {reg_449}};

assign tmp_2_fu_973_p3 = sub_ln58_fu_968_p2[32'd6];

assign tmp_3_fu_618_p4 = {{in_i_q0[31:6]}};

assign tmp_4_fu_634_p4 = {{count_assign_1_reg_327[31:6]}};

assign tmp_5_fu_691_p3 = select_ln72_fu_678_p3[32'd31];

assign tmp_6_fu_705_p4 = {{sub_ln76_fu_699_p2[31:2]}};

assign tmp_7_fu_725_p4 = {{select_ln72_fu_678_p3[31:2]}};

assign tmp_9_fu_545_p3 = {{trunc_ln216_reg_1061}, {13'd0}};

assign tmp_fu_847_p5 = {{{{local_indata_q0}, {local_indata_q1}}, {reg_453}}, {reg_449}};

assign tmp_s_fu_657_p4 = {{i_reg_1117[13:6]}};

assign trunc_ln162_1_fu_654_p1 = i_reg_1117[5:0];

assign trunc_ln162_fu_650_p1 = idx_reg_337[13:0];

assign trunc_ln1_fu_1038_p4 = {{lo_bit_count_reg_1079[8:5]}};

assign trunc_ln216_fu_477_p1 = j_fu_182[0:0];

assign trunc_ln58_2_fu_987_p4 = {{sub_ln58_1_fu_981_p2[6:2]}};

assign trunc_ln58_3_fu_1011_p4 = {{sub_ln58_fu_968_p2[6:2]}};

assign trunc_ln79_fu_875_p1 = idx30_reg_372[13:0];

assign trunc_ln_fu_523_p4 = {{sha_info_count_lo[6:3]}};

assign zext_ln159_fu_598_p1 = lshr_ln_fu_588_p4;

assign zext_ln174_fu_508_p1 = count_fu_498_p4;

assign zext_ln179_fu_518_p1 = count_fu_498_p4;

assign zext_ln216_fu_493_p1 = j_fu_182;

assign zext_ln58_1_fu_1025_p1 = $unsigned(sext_ln58_1_fu_1021_p1);

assign zext_ln58_fu_1001_p1 = $unsigned(sext_ln58_fu_997_p1);

assign zext_ln72_fu_674_p1 = trunc_ln162_1_fu_654_p1;

assign zext_ln73_1_fu_889_p1 = add_ln73_3_fu_884_p2;

assign zext_ln73_fu_773_p1 = add_ln73_2_fu_768_p2;

assign zext_ln76_1_fu_735_p1 = tmp_7_fu_725_p4;

assign zext_ln76_fu_715_p1 = tmp_6_fu_705_p4;

assign zext_ln79_1_fu_759_p1 = idx25_reg_349;

assign zext_ln79_2_fu_950_p1 = idx32_reg_383;

assign zext_ln79_3_fu_860_p1 = idx32_reg_383;

assign zext_ln79_fu_842_p1 = idx27_reg_360;

assign zext_ln82_1_fu_905_p1 = add_ln82_1_fu_900_p2;

assign zext_ln82_fu_789_p1 = add_ln82_fu_784_p2;

assign zext_ln83_1_fu_930_p1 = add_ln83_1_fu_925_p2;

assign zext_ln83_fu_822_p1 = add_ln83_fu_817_p2;

assign zext_ln84_1_fu_945_p1 = add_ln84_1_fu_940_p2;

assign zext_ln84_fu_837_p1 = add_ln84_fu_832_p2;

always @ (posedge ap_clk) begin
    zext_ln174_reg_1090[6] <= 1'b0;
    tmp_9_reg_1105[12:0] <= 13'b0000000000000;
    select_ln72_1_reg_1142[5:0] <= 6'b000000;
end

endmodule //sha_stream
