// Yara Rahahleh 
module mux24b
(input wire [7:0] a,
 input wire [7:0] b,
 input wire s,
 output reg [7:0] y
);
		
always @(*)
if(s == 0)
	   y = a;
	else
	   y = b;   

endmodule
 

