[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of AC7020C production of ALINX from the text:ZYNQ7000FPGA\nCoreBoard\nAC7010C/AC7020C\nUserManual\n\nAC7010C/AC7020CUserManual\n2/40 www.alinx.com\nVersionRecord\nRevision Date ReleaseBy Description\nRev1.0 2022-09-07\nAC7010C/AC7020CUserManual\n3/40 www.alinx.com\nTableofContents\nVersionRecord.............................................................................................2\nPart1:Introduction.......................................................................................5\nPart2:Dimensionalstructure.......................................................................8\nPart3:PowerSupply....................................................................................8\nPart4:ZYNQChip......................................................................................10\nPart4.1:JTAGInterface.....................................................................13\nPart4.2:FPGAPowerSystem...........................................................14\nPart4.3:ZYNQbootconfiguration.....................................................15\nPart5:ClockConfiguration........................................................................15\nPart5.1:PSsystemclocksource.......................................................15\nPart5.2:PLsystemclocksource.......................................................16\nPart6：ZYNQProcessorSystem(PS)peripherals..................................16\nPart6.1:QSPIFlash...........................................................................17\nPart6.2:DDR3DRAM........................................................................18\nPart6.3:GigabitEthernetInterface....................................................23\nPart6.4:USB2.0Interface..................................................................25\nPart6.5:USBtoSerialPort................................................................27\nPart6.6:SDCardSlot........................................................................28\nPart6.7:UserLEDs............................................................................29\nPart6.8:ResetKey.............................................................................30\nPart7：ZYNQPLPeripherals...................................................................31\nPart7.1:UserLEDs............................................................................31\nPart7.2:ExpansionPortJ10..............................................................32\nPart7.3:ExpansionPortJ11..............................................................34\nPart7.4:ExpansionPortJ12..............................................................37\nAC7010C/AC7020CUserManual\n4/40 www.alinx.com\nThetwocoreboardsoftheALINXXILINXZYNQ7000development\nplatformwereofficiallyreleasedin2022,models:AC7010CandAC7020C\n(industrialgrade).TheirdevelopmentplatformisthesolutionforXILINX's\nZynq7000SOCchip.ItusesARM+FPGASOCtechnologytointegrate\ndual-coreARMCortex-A9andFPGAprogrammablelogiconasinglechip.The\nAC7010CcoreboardusesXilinx'sZynq7000seriesXC7Z010-1CLG400Cas\nthecoreprocessor,andtheAC7020Ccoreboardusestheindustrialgrade\nXC7Z020-2CLG400Ichip.ExtensiveperipheralinterfacessuchasGigabit\nEthernet,USB2.0,serialport,SDcard,etc.areextendedontheARMside.In\naddition,thecoreboardexpandsalargenumberofIOstotheouterthree\nconnectors,including94IOportsofthePL(47pairsofLVDSdifferential)and8\nMIOportsofthePS.ForuserswhoneedalotofIO,thiscoreboardwillbea\ngoodchoice,anditisalsoverysuitableforsecondarydevelopment.\nThedesignofthecoreboardadherestothedesignconceptof“exquisite,\npracticalandconcise”.Itisnotonlysuitableforthesoftwareverificationofthe\nsoftwarestaff,butalsosuitableforthehardwaredesignofhardware\ndevelopers,thatis,thesystemcooperationofsoftwareandhardware,and\nacceleratedthedevelopmentprocessoftheproject.\nAC7010C/AC7020CUserManual\n5/40 www.alinx.com\nPart1:Introduction\nHere,abriefintroductiontotheZYNQ7000coreboard\nAC7010C/AC7020Cisprovided.\nThecoreboardusesXilinx'sZynq7000seriesofchips,theAC7010Cuses\ntheZynq7000'sXC7Z010-1CLG400Cchip,andtheAC7020Cusesthe\nZynq7000'sXC7Z020-2CLG400Ichip,bothofwhichare400-pinFBGA\npackages.TheZYNQ7000chipcanbedividedintoaprocessorsystempart\nprocessorsystem(PS)andaprogrammablelogicpartProgrammableLogic\n(PL).\nAC7010C/AC7020CUserManual\n6/40 www.alinx.com\nOntheAC7010C/AC7020Ccoreboard,thePSpartoftheZYNQ7000is\nequippedwithawealthofexternalinterfacesanddevicesforuserconvenience\nandfunctionverification.TheIOportsonthePLsideareallledtothe2.54mm\nconnectorontheboardforuserexpansion.Inaddition,thereisa7x2JTAG\nconnectoronthecoreboardthatcanbedownloadedanddebuggedviathe\nALINXXilinxUSBCableDownloader.Figure1-2showsthestructureofthe\nentireAC7010C/AC7020Csystem:\nFigure1-1:TheSchematicDiagramoftheAC7010C/AC7020C\nThroughthisdiagram,youcanseetheinterfacesandfunctionsthatthe\nAC7010C/AC7020CFPGACoreBoardcontains:\n\uf0d8DC5Vpowerinput,maximumcurrentdoesnotexceed500mA\n\uf0d8XilinxARM+FPGAchipZynq-7000XC7Z010-1CLG400CforAC7010C,\nZynq-7000XC7Z020-2CLG400IforAC7020C\n\uf0d8DDR3\nTwolarge-capacity2Gbit(Atotalof4Gbit)high-speedDDR3SDRAMs\ncanbeusedasacacheforZYNQchipdataorasamemoryforthe\noperatingsystem\nAC7010C/AC7020CUserManual\n7/40 www.alinx.com\n\uf0d8QSPIFLASH\nA256MbitQSPIFLASHmemorychipcanbeusedasaUbootfilefor\nZYNQchips,storageofsystemfilesanduserdata;\n\uf0d8GigabitEthernetInterface\n1-channel10/100M/1000MEthernetRJ45interfaceforEthernetdata\nexchangewithcomputersorothernetworkdevices.\n\uf0d8USB2.0HOSTInterface\n1-channelUSBHOSTinterface,toconnectwithexternalUSBslave\ndevices,suchasconnectingamouse,keyboard,USBflashdriveetc.\nTheUSBinterfaceusesaflatUSBinterface(USBTypeA).\n\uf0d8USBOTGInterface\n1-channelhigh-speedUSB2.0OTGinterfaceforOTGcommunication\nwithPCorUSBdevices\n\uf0d8USBUartInterface\n1-channelUSBUartinterfaceforserialcommunicationwithPCor\nexternaldevices\n\uf0d8LEDLight\n2LEDs,1PScontrolLED,1PLcontrolLED.\n\uf0d8Key\n1resetbuttonforCPUreset\n\uf0d8Clock\nAnon-board33.333Mhzactivecrystaloscillatorprovidesastableclock\nsourceforthePSsystem,a50MHzactivecrystaloscillatorthat\nprovidesadditionalclockingforthePLlogic\n\uf0d83-way40-pinexpansionport(0.1inchSpacing)\n3-way40-pin0.1inchspacingexpansionportforextendingtheIOsof\nZYNQPLandPLparts,andcanbeconnecttovariousALINXmodules\n(binocularcamera,TFTLCDscreen,high-speedADmodule,etc.)\n\uf0d814-pinJTAGInterface(0.08inchSpacing)\nAC7010C/AC7020CUserManual\n8/40 www.alinx.com\nUsedtodebuganddownloadtheZYNQsystem\n\uf0d8MicroSDcardholder\n1-channelMicroSDcardholder,toinsertSDcardforstoresoperating\nsystemimagesandfilesystems.\nPart2:Dimensionalstructure\nThesizeofthedevelopmentboardis2.95inchx2.52inch,andthePCBis\ndesignedwithan8-layerboard.Thereare4screwpositioningholesaroundthe\nboardforfixingthedevelopmentboard.Theholesdiameterofthepositioning\nholeis0.09inch,andthedxfstructurediagramisprovidedinthedocuments.\nFigure2-1:FPGASizeDimension\nPart3:PowerSupply\nThepowerinputvoltageofthedevelopmentboardisDC5V,The\nschematicdiagramofthepowersupplydesignontheAX7010FPGA\nAC7010C/AC7020CUserManual\n9/40 www.alinx.com\ndevelopmentboardisshowninFigure3-1\nPowerinput:ThecoreboardsupplyvoltageisDC5V.Whenthecoreboard\nworksalone,connecttheUSBcabletotheUSBportofthecomputertosupply\npowertothecoreboard.Whenworkingwithcarrierboardtogether,thecore\nboardcanalsobepoweredthroughthecarrierboard.Ifthe\nAC7010C/AC7020Ccoreboardispoweredbythecarrierboard,removethe\n0Ωresistor(R161)ontheboard.Pleasedonotuseotherspecificationsofthe\npowersupplytoavoiddamagetothecoreboard.Thepowersupplydesignon\nthecoreboardisasfollows:\nFigure3-1:PowerSupplySchematic\nThedevelopmentboardispoweredby+5V,andisconvertedinto+1.5V,\n+1.8V,+1.0Vthree-waypowersupplythroughthreeDC/DCpowersupplychip\nTLV62130RGT.Eachoutputcurrentcanbeupto3A.The3.3V,VCCIO34and\nAC7010C/AC7020CUserManual\n10/40 www.alinx.com\nVCCI35powersuppliesaregeneratedbythethreeLDOs“SPX3819M5-3-3”,\ntheVCCIO34ispoweredbytheBANK34ofZYNQ,andtheVCCIO35is\npoweredbytheBANK35ofZYNQ.ByreplacingwithotherLDOchips,BANK34\nandBANK35IOadaptstodifferentvoltagestandards.+1.5VGeneratesVTT\nandVREFvoltagesrequiredbyDDR3viaTI'sTPS51200\nThefunctionsofeachpowerdistributionareshowninthefollowingtable\nbelow:\nPowerSupply Function\n+1.0V ZYNQCoreVoltage\n+1.5V DDR3,ZYNQBank502\n+1.8VZYNQauxiliaryvoltage,ZYNQPLL,ZYNQBANK501,VCCIO,\nEthernet,USB2.0\n+3.3VZYNQVCCIO,GigabitEthernet,SerialPort,HDMI,RTC,\nFLASH,EEPROMSDCard\nVREF,VTT DDR3\nVCCIO34 ZYNQBank34\nVCCIO35 ZYNQBank35\nBecausethepowersupplyofthePSandPLpartsofZYNQhasthe\npower-onsequencerequirements,inthecircuitdesign,wehavedesigned\naccordingtothepowerrequirementsofZYQN.Thepower-onsequenceis\n+1.0V->+1.8V->+1.5V->(3.3V,VCCIO34,VCCIO35).Figure3-2showsthe\ncircuitdesignofthepowersupply:\nInthePCBdesign,an8-layerPCBisused,andaseparatepowersupply\nlayerandGNDlayerarereserved,sothatthepowersupplyoftheentire\ndevelopmentboardhasverygoodstability.\nPart4:ZYNQChip\nTheCoredevelopmentboardusesXilinx'sZynq7000serieschip,\nAC7010CchipmodelisXC7Z010-1CLG400C(AC7020Cchipmodelis\nXC7Z020-2CLG400I).Thechip'sPSsystemintegratestwoARMCortexTM-A9\nprocessors,AMBA®interconnects,internalmemory,externalmemory\nAC7010C/AC7020CUserManual\n11/40 www.alinx.com\ninterfacesandperipherals.TheseperipheralsmainlyincludeUSBbusinterface,\nEthernetinterface,SD/SDIOinterface,I2Cbusinterface,CANbusinterface,\nUARTinterface,GPIOetc.ThePScanoperateindependentlyandstartupat\npoweruporreset.Figure4-1detailedtheOverallBlockDiagramofthe\nZYNQ7000Chip.\nFigure4-1:OverallBlockDiagramoftheZYNQ7000Chip\nThemainparametersofthePSsystempartareasfollows:\n\uf0d8ARMdual-coreCortexA9-basedapplicationprocessor,ARM-v7\narchitecture,upto800MHz\n\uf0d832KBlevel1instructionanddatacacheperCPU,512KBlevel2cache\n2CPUshares\n\uf0d8On-chipbootROMand256KBon-chipRAM\n\uf0d8Externalstorageinterface,support16/32bitDDR2,DDR3interface\n\uf0d8TwoGigabitNICsupport:divergent-aggregateDMA,GMII,RGMII,\nSGMIIinterface\n\uf0d8TwoUSB2.0OTGinterfaces,eachsupportingupto12nodes\n\uf0d8TwoCAN2.0Bbusinterfaces\nAC7010C/AC7020CUserManual\n12/40 www.alinx.com\n\uf0d8TwoSDcard,SDIO,MMCcompatiblecontrollers\n\uf0d82SPIs,2UARTs,2I2Cinterfaces\n\uf0d84setsof32bitGPIO,54(32+22)asPSsystemIO,64connectedtoPL\n\uf0d8HighbandwidthconnectionwithinPSandPStoPL\nThemainparametersofthePLlogicpartareasfollows:\n\uf0d8LogicCells:28K\n\uf0d8Look-up-tables(LUTs):17600\n\uf0d8Flip-flops:35200\n\uf0d818x25MACCs：80\n\uf0d8BlockRAM：240KB\n\uf0d8TwoADconvertersforon-chipvoltage,temperaturesensingandup\nto17externaldifferentialinputchannels,1MBPS\nXC7Z010-1CLG400C(orXC7Z020-2CLG400I)chip,packageisBGA,400\npins,thepinpitchis0.024inch.Again,let'stalkabouttheBGApin.Whenwe\nusetheBGApackagechip,thepinnamebecomesintheformofletters+\nnumbers,suchasE3,G3,etc.,Therefore,whenwelookattheschematic,we\nseetheformoftheletter+number,whichrepresentsthepinoftheBGA.\nFigure4-2detailedtheXC7Z010chipontheCoreBoardAC7010C.\nAC7010C/AC7020CUserManual\n13/40 www.alinx.com\nFigure4-2:TheXC7Z010chipontheCoreBoardAC7010C\nPart4.1:JTAGInterface\nFirst,let'stalkabouttheJTAGdebuginterface(J14)ofthe\nAC7010C/AC7020Ccoreboard.UserscandebuganddownloadtheZYNQ\nprogrambyconnectingtheALINXXilinxUSBCabledownloader.Figure4-3\nshowstheschematicpartoftheJTAGport,whichinvolvesfoursignals,TCK,\nTMS,TDO,andTDI.ThesefoursignalsareconnectedtotheJTAGpinsof\nBANK0oftheZynq7010(Zynq7020)chip(TCK_0,TMS_0,TDO_0andTDI_0)\nFigure4-3:TheJTAGportschematic\nTheJTAGinterfaceusesa14-pin0.06inchstandardconnector,and\nFigure4-4detailedJTAGinterfaceonthecoreboard.\nFigure4-4:TheJTAGontheFPGACoreBoard\nAC7010C/AC7020CUserManual\n14/40 www.alinx.com\nPart4.2:FPGAPowerSystem\nThepowersupplyoftheZYNQchipisdividedintothePSsystempartand\nthePLlogicpart,andthetwopartsofthepowersupplyworkindependently.\nThepowersupplyofthePSsystempartandthepowersupplyofthePLlogic\nparthaveapower-onsequence.Theabnormalpower-onsequencemaycause\ntheARMsystemandtheFPGAsystemtonotworkproperly.\nThepowersupplyforthePSsectionisVCCPINT,VCCPAUX,VCCPLL,\nandPSVCCO.VCCPINTisthePScorepowersupplypin,connectedto1.0V;\nVCCPAUXisthePSsystemauxiliarypowersupplypin,connectedto1.8V;\nVCCPLListhePSinternalclockPLLpowersupplypin,alsoconnectedto1.8V;\nPSVCCOisBANKvoltage,IncludingVCCO_MIO0,VCCO_MIO1and\nVCCO_DDR,dependingontheconnectedperipherals,theconnectedpower\nsupplywillbedifferent.OntheAC7010C/AC7020CFPGACoreBoard,\nVCC_MIO0isconnectedto3.3V,VCCO_MIO1isconnectedto1.8V,and\nVCCO_DDRisconnectedto1.5V.ThePSsystemrequiresthatthepower-up\nsequencebeVCCPINTfirst,thenVCCPAUXandVCCPLL,andfinallyPS\nVCCO.Theorderofpoweroutagesisreversed.\nThepowersupplyforthePLsectionisVCCINT,VCCBRAM,VCCAUXand\nVCCO.VCCPINTistheFPGAcorepowersupplypin,connectedto1.0V;\nVCCBRAMisthepowersupplypinoftheFPGABlockRAM,connectedto1.0V;\nVCCAUXistheFPGAauxiliarypowersupplypin,connectedto1.8V;VCCOis\nthevoltageofeachBANKofPL,includingBANK13,BANK34,BANK35,onthe\nAC7010C/AC7020CFPGACoreboard,thevoltageofBANKisconnectedto\n3.3V.ThevoltageofBANK34andBANK35canbeadjustedbyreplacingthe\nLDOchip.ThePLsystemrequiresthatthepower-upsequencebeVCCINT\nfirst,thenVCCBRAM,thenVCCAUX,andfinallyVCCO.IfVCCINTand\nVCCBRAMhavethesamevoltage,theycanbepoweredupatthesametime.\nTheorderofpoweroutagesisreversed.\nAC7010C/AC7020CUserManual\n15/40 www.alinx.com\nPart4.3:ZYNQbootconfiguration\nTheAC7010C/AC7020CFPGACoreboardsupportsthreebootmodes.\nThethreebootmodesareJTAGdebugmode,QSPIFLASHandSDcardboot\nmode.AftertheZYNQ7000chipispoweredup,itwilldetectthelevelofthe\nrespondingMIOporttodeterminewhichstartupmode.Userscanselect\ndifferentstartupmodesthroughtheJ13jumperontheFPGAdevelopment\nboard.TheJ13startupmodeconfigurationisshowninTable4-1.\nJ13 Jumpcapposition Startmode\nConnectthelefttwopins SDCard\nConnectthemiddletwopins QSPIFLASH\nTwopinsconnectedtotheright JTAG\nTable4-1:J13startupmodeconfiguration\nPart5:ClockConfiguration\nTheAC7010C/AC7020CcoreboardprovidesanactiveclockforthePS\nsystem,andtheclockofthePLlogicpartcanbegeneratedbythePLLofthe\nPSpart.Alternatively,the50Mhzcrystaloscillatorcanbeusedtoprovidea\nclocksourcetoachieveseparateoperationofthePSsystemandPLlogic.\nPart5.1:PSsystemclocksource\nTheZYNQchipprovidesa33.333MHzclockinputtothePSsectionvia\ntheX1crystalontheFPGAcoreboard.Theinputoftheclockisconnectedto\nthepinofthePS_CLK_500oftheBANK500oftheZYNQchip.Theschematic\ndiagramisshowninFigure5-1:\n\nAC7010C/AC7020CUserManual\n16/40 www.alinx.com\nFigure5-1:ActivecrystaloscillatortothePSsection\nPSClockPinAssignment\nSignalName ZYNQPin\nPS_CLK_500 E7\nPart5.2:PLsystemclocksource\nTheAC7010C/AC7020CFPGAcoreboard,ThePLsystemclockonthe\nAC7010C/AC7020Ccoreboardispoweredbya50MHzactivecrystal.This\n50MhzclockcanbeusedtodriveuserlogicintheFPGA.Theschematic\ndiagramoftheclocksourceisshowninFigure5-3.\nFigure5-3:PLsystemclocksource\nPLClockpinassignment:\nSignalName ZYNQPin\n500_CLK U18\nPart6：ZYNQProcessorSystem(PS)peripherals\nZYNQiscomposedofthePSpartoftheARMsystemandthePLpartof\ntheFPGAlogic.SomeperipheralsontheFPGAcoreboardareconnectedto\ntheIOofthePS,andsomeperipheralsareconnectedtotheIOofthePL.First\nAC7010C/AC7020CUserManual\n17/40 www.alinx.com\nintroducetheperipheralsconnectedtothePSpart.\nPart6.1:QSPIFlash\nTheAC7010C/AC7020CFPGAcoreboardisequippedwitha256MBit\nQuad-SPIFLASHchip,modelW25Q256,whichusesthe3.3VCMOSvoltage\nstandard.Duetothenon-volatilenatureofQSPIFLASH,itcanbeusedasa\nbootdeviceforthesystemtostorethebootimageofthesystem.These\nimagesmainlyincludeFPGAbitfiles,ARMapplicationcode,andotheruser\ndatafiles.ThespecificmodelsandrelatedparametersofQSPIFLASHare\nshowninTable6-1.\nPosition Model Capacity Factory\nU6 W25Q256BV 32MByte Winbond\nTable6-1:QSPIFLASHSpecification\nQSPIFLASHisconnectedtotheGPIOportoftheBANK500inthePS\nsectionoftheZYNQchip.Inthesystemdesign,theGPIOportfunctionsof\nthesePSportsneedtobeconfiguredastheQSPIFLASHinterface.Figure6-1\nshowstheQSPIFlashintheschematic.\n\nAC7010C/AC7020CUserManual\n18/40 www.alinx.com\nFigure6-1:QSPIFlashConnectionDiagram\nFigure6-2:QSPIFlashonAC7010C/AC7020CFPGACore\nBoard\nConfigurechippinassignments:\nSignalName ZYNQPinName ZYNQPinNumber\nQSPI_SCK PS_MIO6_500 A5\nQSPI_CS PS_MIO1_500 A7\nQSPI_D0 PS_MIO2_500 B8\nQSPI_D1 PS_MIO3_500 D6\nQSPI_D2 PS_MIO4_500 B7\nQSPI_D3 PS_MIO5_500 A6\nPart6.2:DDR3DRAM\nTheAC7010CFPGAcoreboardisequippedwithtwoSKHynix2Gbit\nAC7010C/AC7020CUserManual\n19/40 www.alinx.com\nDDR3chips(total4Gbit),modelH5TQ2G63FFR-RDC(compatiblewith\nMT41J128M16HA-125).TheAC7020CFPGAcoreboardisequippedwithtwo\nSKHynix4GbitDDR3chips(total8Gbit),modelH5TQ4G63AFR-PBI\n(compatiblewithMT41J256M16RE-125).\nThebuswidthofDDRis32bitsintotal,andthemaximumoperatingspeed\nofDDR3SDRAMis533MHz(datarate1066Mbps).TheDDR3memory\nsystemisdirectlyconnectedtothememoryinterfaceoftheBANK502ofthe\nZYNQProcessingSystem(PS).ThespecificconfigurationofDDR3SDRAMis\nshowninTable6-2.\nCoreBoard BitNumber ChipModel Capacity Factory\nAC7010C U8,U9 H5TQ2G63FFR-RDC 128Mx16bit SKhynix\nAC7020C U8,U9 H5TQ4G63AFR-PBI 256Mx16bit SKhynix\nTable6-2:DDR3SDRAMConfiguration\nThehardwaredesignofDDR3requiresstrictconsiderationofsignal\nintegrity.Wehavefullyconsideredthematchingresistor/terminalresistance,\ntraceimpedancecontrol,andtracelengthcontrolincircuitdesignandPCB\ndesigntoensurehigh-speedandstableoperationofDDR3.\nAC7010C/AC7020CUserManual\n20/40 www.alinx.com\nFigure6-2:TheSchematicPartofDDR3DRAM\nFigure6-3:TwoDDR3DRAMsontheFPGACoreBoard\n\nAC7010C/AC7020CUserManual\n21/40 www.alinx.com\nDDR3PinAssignment:\nSignalName ZYNQPinName ZYNQPinNumber\nDDR3_DQS0_P PS_DDR_DQS_P0_502 C2\nDDR3_DQS0_N PS_DDR_DQS_N0_502 B2\nDDR3_DQS1_P PS_DDR_DQS_P1_502 G2\nDDR3_DQS1_N PS_DDR_DQS_N1_502 F2\nDDR3_DQS2_P PS_DDR_DQS_P2_502 R2\nDDR3_DQS2_N PS_DDR_DQS_N2_502 T2\nDDR3_DQS3_P PS_DDR_DQS_P3_502 W5\nDDR3_DQS4_N PS_DDR_DQS_N3_502 W4\nDDR3_DQ[0] PS_DDR_DQ0_502 C3\nDDR3_DQ[1] PS_DDR_DQ1_502 B3\nDDR3_DQ[2] PS_DDR_DQ2_502 A2\nDDR3_DQ[3] PS_DDR_DQ3_502 A4\nDDR3_DQ[4] PS_DDR_DQ4_502 D3\nDDR3_DQ[5] PS_DDR_DQ5_502 D1\nDDR3_DQ[6] PS_DDR_DQ6_502 C1\nDDR3_DQ[7] PS_DDR_DQ7_502 E1\nDDR3_DQ[8] PS_DDR_DQ8_502 E2\nDDR3_DQ[9] PS_DDR_DQ9_502 E3\nDDR3_DQ[10] PS_DDR_DQ10_502 G3\nDDR3_DQ[11] PS_DDR_DQ11_502 H3\nDDR3_DQ[12] PS_DDR_DQ12_502 J3\nDDR3_DQ[13] PS_DDR_DQ13_502 H2\nDDR3_DQ[14] PS_DDR_DQ14_502 H1\nDDR3_DQ[15] PS_DDR_DQ15_502 J1\nDDR3_DQ[16] PS_DDR_DQ16_502 P1\nDDR3_DQ[17] PS_DDR_DQ17_502 P3\nDDR3_DQ[18] PS_DDR_DQ18_502 R3\nDDR3_DQ[19] PS_DDR_DQ19_502 R1\nDDR3_DQ[20] PS_DDR_DQ20_502 T4\nDDR3_DQ[21] PS_DDR_DQ21_502 U4\nDDR3_DQ[22] PS_DDR_DQ22_502 U2\nDDR3_DQ[23] PS_DDR_DQ23_502 U3\nDDR3_DQ[24] PS_DDR_DQ24_502 V1\nDDR3_DQ[25] PS_DDR_DQ25_502 Y3\nAC7010C/AC7020CUserManual\n22/40 www.alinx.com\nDDR3_DQ[26] PS_DDR_DQ26_502 W1\nDDR3_DQ[27] PS_DDR_DQ27_502 Y4\nDDR3_DQ[28] PS_DDR_DQ28_502 Y2\nDDR3_DQ[29] PS_DDR_DQ29_502 W3\nDDR3_DQ[30] PS_DDR_DQ30_502 V2\nDDR3_DQ[31] PS_DDR_DQ31_502 V3\nDDR3_DM0 PS_DDR_DM0_502 A1\nDDR3_DM1 PS_DDR_DM1_502 F1\nDDR3_DM2 PS_DDR_DM2_502 T1\nDDR3_DM3 PS_DDR_DM3_502 Y1\nDDR3_A[0] PS_DDR_A0_502 N2\nDDR3_A[1] PS_DDR_A1_502 K2\nDDR3_A[2] PS_DDR_A2_502 M3\nDDR3_A[3] PS_DDR_A3_502 K3\nDDR3_A[4] PS_DDR_A4_502 M4\nDDR3_A[5] PS_DDR_A5_502 L1\nDDR3_A[6] PS_DDR_A6_502 L4\nDDR3_A[7] PS_DDR_A7_502 K4\nDDR3_A[8] PS_DDR_A8_502 K1\nDDR3_A[9] PS_DDR_A9_502 J4\nDDR3_A[10] PS_DDR_A10_502 F5\nDDR3_A[11] PS_DDR_A11_502 G4\nDDR3_A[12] PS_DDR_A12_502 E4\nDDR3_A[13] PS_DDR_A13_502 D4\nDDR3_A[14] PS_DDR_A14_502 F4\nDDR3_BA[0] PS_DDR_BA0_502 L5\nDDR3_BA[1] PS_DDR_BA1_502 R4\nDDR3_BA[2] PS_DDR_BA2_502 J5\nDDR3_S0 PS_DDR_CS_B_502 N1\nDDR3_RAS PS_DDR_RAS_B_502 P4\nDDR3_CAS PS_DDR_CAS_B_502 P5\nDDR3_WE PS_DDR_WE_B_502 M5\nDDR3_ODT PS_DDR_ODT_502 N5\nDDR3_RESET PS_DDR_DRST_B_502 B4\nDDR3_CLK_P PS_DDR_CKP_502 L2\nDDR3_CLK_N PS_DDR_CKN_502 M2\nAC7010C/AC7020CUserManual\n23/40 www.alinx.com\nDDR3_CKE PS_DDR_CKE_502 N3\nPart6.3:GigabitEthernetInterface\nTheAC7010C/AC7020CFPGAcoreboardprovidesnetwork\ncommunicationservicestousersthroughJLSemiJL2121-N040IEthernet\nGPHYchip.heEthernetPHYchiponthePSsideisconnectedtotheGPIO\ninterfaceoftheBANK501ofthePSsideofZYNQ.TheEthernetPHYchipon\nthePLsideisconnectedtotheIOoftheBANK35.TheJL2121-N040Ichip\nsupports10/100/1000Mbpsnetworktransmissionrateandcommunicateswith\ntheMAClayeroftheZynq7000PSsystemthroughtheRGMIIinterface.\nJL2121-N040IsupportsMDI/MDXadaptation,variousspeedself-adjustment,\nMaster/Slaveadaptation,andsupportsMDIObusforPHYregister\nmanagement.TheJL2121-N040Ipower-onwilldetectthelevelstatusofsome\nspecificIOstodeterminetheirworkingmode.\nTable6-2describesthedefaultsetupinformationaftertheGPHYchipis\npoweredup.\nConfigurationPinInstructions Configurationvalue\nRXD3_ADR0\nRXC_ADR1\nRXCTL_ADR2MDIO/MDCModePHYaddress PHYAddress001\nRXD1_TXDLY TXclock2nsdelay delay\nRXD0_RXDLY RXclock2nsdelay delay\nTable6-2:PHYchipdefaultconfigurationvalue\nWhenthenetworkisconnectedtoGigabitEthernet,thedata\ntransmissionofZYNQandPHYchipJL2121-N040Iiscommunicatedthrough\ntheRGMIIbus,thetransmissionclockis125Mhz,andthedataissampledon\ntherisingedgeandfallingsamplesoftheclock.\nWhenthenetworkisconnectedto100MEthernet,thedatatransmissionof\nZYNQandPHYchipJL2121-N040IiscommunicatedthroughRMIIbus,and\nAC7010C/AC7020CUserManual\n24/40 www.alinx.com\nthetransmissionclockis25Mhz.Dataissampledontherisingedgeandfalling\nsamplesoftheclock.\nFigure6-4:TheconnectionoftheZYNQandGPHYchip\nTheGigabitEthernetpinassignmentsareasfollows：\nSignalName ZYNQPinName ZYNQPinNumber Description\nETH_GCLK PS_MIO16_501 A19 RGMIITransmitClock\nETH_TXD0 PS_MIO17_501 E14 Transmitdatabit0\nETH_TXD1 PS_MIO18_501 B18 Transmitdatabit1\nETH_TXD2 PS_MIO19_501 D10 Transmitdatabit2\nETH_TXD3 PS_MIO20_501 A17 Transmitdatabit3\nETH_TXCTL PS_MIO21_501 F14 Transmitenablesignal\nETH_RXCK PS_MIO22_501 B17 RGMIIReceiveClock\nETH_RXD0 PS_MIO23_501 D11 ReceivedataBit0\nETH_RXD1 PS_MIO24_501 A16 ReceivedataBit1\nETH_RXD2 PS_MIO25_501 F15 ReceivedataBit2\nETH_RXD3 PS_MIO26_501 A15 ReceivedataBit3\nETH_RXCTL PS_MIO27_501 D13 Receivedatavalidsignal\nETH_MDC PS_MIO52_501 C10 MDIO Management\nclock\nETH_MDIO PS_MIO53_501 C11 MDIOManagementdata\nAC7010C/AC7020CUserManual\n25/40 www.alinx.com\nPart6.4:USB2.0Interface\nTheUSB2.0transceiverusedintheAC7010C/AC7020Cisa1.8V,\nhigh-speedUSB3320C-EZKthatsupportstheULPIstandardinterface.\nZYNQ'sUSBbusinterfaceisconnectedtotheUSB3320C-EZKtransceiverfor\nhigh-speedUSB2.0HostmodeandSlavemodedatacommunication.The\nUSB3320C'sUSBdataandcontrolsignalsareconnectedtotheIOportofthe\nBANK501onthePSsideoftheZYNQchip.A24MHzcrystalprovidesthe\nsystemclockfortheUSB3320C.\nThecoreboardprovidesuserswithtwoUSBports,oneistheHostUSB\nportandtheotheristheOTGUSBport.TheyareaflatUSBinterface(USB\nTypeA)andamicroUSBinterface(MicroUSB),whichareconvenientfor\nuserstoconnectdifferentUSBperipherals.UserscanswitchbetweenHost\nandOTGthroughJ5andJ6jumpersonthecoreboard.Table6-3showsthe\nmodeswitchinginstructions:\nJ5,J6Status USBMode Instruction\nJ5andJ6installation\njumpercapsHOSTMode FPGAcoreboardasthemaindevice,USBportto\nconnectthemouse,keyboard,USBandotherslave\nperipherals\nJ5andJ6not\ninstallationjumper\ncapsOTGMode FPGAcoreboardasaslavedevice,USBportto\nconnecttothecomputer\nTable6-3:TheUSBinterfacemodeswitchinginstructions\n\nAC7010C/AC7020CUserManual\n26/40 www.alinx.com\nFigure6-6:TheconnectionbetweenZynq7000andUSBchip\nFigure6-7showsthephysicaldiagramoftheUSB2.0part.U11is\nUSB3320C,J3istheHostUSBinterface,andJ4istheOTGUSBinterface.\nJumpercapsJ5andJ6areusedforHostandOTGmodeselection.\nFigure6-7:TheUSB3320CchipontheFPGABoard\nUSB2.0PinAssignment：\nSignalName ZYNQPinNameZYNQPinNumber Description\nOTG_DATA4 PS_MIO28_501 C16 USBDataBit4\nOTG_DIR PS_MIO29_501 C13 USBDataDirectionSignal\nOTG_STP PS_MIO30_501 C15 USBStopSignal\nOTG_NXT PS_MIO31_501 E16 USBNextDataSignal\nOTG_DATA0 PS_MIO32_501 A14 USBDataBit0\nOTG_DATA1 PS_MIO33_501 D15 USBDataBit1\nOTG_DATA2 PS_MIO34_501 A12 USBDataBit2\nOTG_DATA3 PS_MIO35_501 F12 USBDataBit3\nOTG_CLK PS_MIO36_501 A11 USBClockSignal\nOTG_DATA5 PS_MIO37_501 A10 USBDataBit5\nOTG_DATA6 PS_MIO38_501 E13 USBDataBit6\nOTG_DATA7 PS_MIO39_501 C18 USBDataBit7\nOTG_RESETN PS_MIO46_501 D16 USBResetSignal\nAC7010C/AC7020CUserManual\n27/40 www.alinx.com\nPart6.5:USBtoSerialPort\nTheAC7100/AC7200FPGAdevelopmentboardusestheUSBtoUART\nchipofSiliconLabsCP2102GM.TheUSBinterfaceusestheMicroUSB\ninterface.UserscanconnecttothePCforserialcommunicationusingaMicro\nUSBcable.\nTheTX/RXsignaloftheUARTisconnectedtothesignalofthePS\nBANK501oftheZYNQEPP.SincetheVCCMIOoftheBANKissetto1.8V,the\ndataleveloftheCP2102GMis3.3V,whichisconnectedbytheTXS0102DCUR\nlevelconversionchip.Figure6-8detailedtheschematicdiagramofthe\nCP2102GMandZYNQconnections\nFigure6-8:CP2102GMConnectionDiagram\nAC7010C/AC7020CUserManual\n28/40 www.alinx.com\nFigure6-9:CP2102GMchipontheFPGACoreBoard\nUSBtoserialportZYNQpinassignment:\nSignalname ZYNQPinName ZYNQPin\nNumberDescription\nUART_TX PS_MIO48_501 B12 Uartdatainput\nUART_RX PS_MIO49_501 C12 Uartdataoutput\nSiliconLabsprovidesvirtualCOMport(VCP)driversforhostPCs.These\ndriversallowtheCP2102GMUSB-UARTbridgedevicetobedisplayedasa\nCOMportincommunicationsapplicationsoftware,suchasTeraTermor\nHyperTerminal.TheVCPdevicedrivermustbeinstalledbeforethePChost\nestablishescommunicationwiththeAC7010C/AC7020CFPGAcoreboard.\nPart6.6:SDCardSlot\nTheAC7010C/AC7020CcoreboardcontainsaMicroSDcardinterfaceto\nprovideuseraccesstotheSDcardmemory,theBOOTprogramforstoringthe\nZYNQchip,theLinuxoperatingsystemkernel,thefilesystemandotheruser\ndatafiles.\nTheSDIOsignalisconnectedtotheIOsignalofthePSBANK501of\nZYNQ.SincetheVCCMIOoftheBANKissetto1.8V,butthedatalevelofthe\nSDcardis3.3V,connectedthroughtheTXS02612levelshifter.Theschematic\noftheZynq7000PSandSDcardconnectorisshowninFigure6-10:\nAC7010C/AC7020CUserManual\n29/40 www.alinx.com\nFigure6-10:SDCardConnectionDiagram\nFigure6-11:SDCardSlotontheFPGABoard\nSDcardslotpinassignment:\nSignalName ZYNQPinName ZYNQPin\nNumberDescription\nSD_CLK PS_MIO40 D14 SDClockSignal\nSD_CMD PS_MIO41 C17 SDCommandSignal\nSD_D0 PS_MIO42 E12 SDData0\nSD_D1 PS_MIO43 A9 SDData1\nSD_D2 PS_MIO44 F13 SDData2\nSD_D3 PS_MIO45 B15 SDData3\nSD_CD PS_MIO47 B14 SDCardInsertionSignal\nPart6.7:UserLEDs\nOntheAC7010C/AC7020Ccoreboard,oneLEDlight-emittingdiodeis\nconnectedtotheBANK500IOofthePSpart,andtheusercanusethisLED\nlighttodebugtheprogram.WhentheBANK500IOvoltageishigh,theLED\nlightisoff,andwhentheBANK500IOvoltageislow,theLEDwillbe\nilluminated.Figure6-14showstheconnectionbetweenZYNQBANK500IO\nandLEDlights.\nAC7010C/AC7020CUserManual\n30/40 www.alinx.com\nFigure6-12:Zynq-7000andLEDconnectiondiagram\nFigure6-13:PSUserLEDsontheFPGACoreBoard\nPSUserLEDspinassignment:\nSignalName ZYNQPinNameZYNQPinNumber Description\nMIO0_LED PS_MIO0_500 E6 PSUserLEDLED1\nPart6.8:ResetKey\nOntheAC7010C/AC7020Ccoreboard,theentireZYNQsystemisreset\nbyaRESETkey,andtheresetsignalisconnectedtothePSpin'sresetpin\nPS_POR_B_500.Theusercanusethisuserkeytomanuallyreset.Inthe\ndesign,whentheresetkeyispressed,theresetsignalislow,andtheZYNQ\nchipisreset.Whenthekeyisreleased,theZYNQchipstartstoworknormally.\nFigure6-16showstheresetkeyconnection:\nAC7010C/AC7020CUserManual\n31/40 www.alinx.com\nFigure6-14:Zynq-7000andPSKeyconnectiondiagram\nPSResetKeypinassignment:\nSignalName ZYNQPinNameZYNQPinNumber Description\nPS_POR_B PS_POR_B_500 C7 PSResetKey\nPart7：ZYNQPLPeripherals\nPart7.1:UserLEDs\nThePLpartoftheAC7010C/AC7020CFPGAcoreboardisalso\nconnectedtooneLEDlight-emittingdiode.Theschematicdiagramisshownin\nFigure7-1,TheLEDsignalisconnectedtotheIOofthePLpartBANK34.\nWhentheIOoutputofthePLpartBANK34islogic0,theLEDwillbe\nilluminated.Whenitislogic1,theLEDwillbeextinguished.\nFigure7-1:PLUserLEDSchematic\nAC7010C/AC7020CUserManual\n32/40 www.alinx.com\nFigure7-2:PLUserLEDsontheFPGACoreBoard\nPLUserLEDspinassignment:\nSignalName ZYNQPinNameZYNQPinNumber Description\nLED2 IO_0_34 R19 PLUserLEDPLLED2\nPart7.2:ExpansionPortJ10\nTheexpansionportJ10isa40-pin2.54mmdouble-rowconnector,which\nexpandsmoreperipheralsandinterfacesforusers.Thedefaultisnotsoldered,\ntheusercansoldertoadouble-rowmaleconnectorsorfemaleconnectorsas\nneeded.\nTheexpansionporthas40signals,ofwhich1-channel5Vpowersupply,\n2-channel3.3Vpowersupply,3-channlegroundand34IOs.Amongthe34IO\nsignals,26ofthemareconnectedtotheIOoftheBANK34oftheZYNQPL.\nThePCBdesignisdifferentiallyconnected.Thedefaultlevelis3.3V.Theuser\ncanchangetheIOleveloftheBANK34byreplacingthepowerchip(U20)on\nthecoreboard.Inaddition,thereare8IOportsconnectedtotheMIOofthePS\nterminal,andthelevelstandardis3.3V.\nDonotdirectlyconnecttheIOdirectlytothe5Vdevicetoavoid\nburningtheFPGA.Ifyouwanttoconnect5Vequipment,youneedto\nconnectlevelconversionchip.\nThecircuitoftheexpansionport(J10)isshowninFigure7-3:\nAC7010C/AC7020CUserManual\n33/40 www.alinx.com\nFigure7-3:ExpansionheaderJ10schematic\nFigure7-4:ExpansionheaderJ10ontheFPGABoard\nJ10ExpansionHeaderPinAssignment\nJ10Pin SignalName ZYNQPinNumber\nPIN1 GND -\nPIN2 +5V -\nPIN3IO34_L14N P20\nPIN4IO34_L14P N20\nPIN5IO34_L9N U17\nPIN6IO34_L9P T16\nPIN7IO34_L13P N18\nPIN8IO34_L13N P19\nPIN9IO34_L7P Y16\nPIN10IO34_L7N Y17\nPIN11IO34_L10N W15\nPIN12IO34_L10P V15\nPIN13IO34_L8P W14\nPIN14IO34_L8N Y14\nPIN15IO34_L11P U14\nPIN16IO34_L11N U15\nPIN17IO34_L6P P14\nPIN18IO34_L6N R14\nAC7010C/AC7020CUserManual\n34/40 www.alinx.com\nPIN19IO34_L5N T15\nPIN20IO34_L5P T14\nPIN21IO34_L3N V13\nPIN22IO34_L3P U13\nPIN23IO34_L4P V12\nPIN24IO34_L4N W13\nPIN25IO34_L2N U12\nPIN26IO34_L2P T12\nPIN27IO34_L1N T10\nPIN28IO34_L1P T11\nPIN29 PS_MIO9 B5\nPIN30 PS_MIO14 C5\nPIN31PS_MIO11 C6\nPIN32PS_MIO8 D5\nPIN33PS_MIO13 E8\nPIN34PS_MIO15 C8\nPIN35PS_MIO10 E9\nPIN36PS_MIO12 D9\nPIN37 GND -\nPIN38 GND -\nPIN39 +3.3V -\nPIN40 +3.3V -\nPart7.3:ExpansionPortJ11\nTheexpansionportJ11isa40-pin0.1inchdouble-rowconnector,which\nexpandsmoreperipheralsandinterfacesforusers.Thedefaultisnotsoldered,\ntheusercansoldertoadouble-rowmaleconnectorsorfemaleconnectorsas\nneeded.TheJ11interfacecanbedirectlyconnectedtothemoduleprovidedby\nALINX.TheexpansionportJ11,whichexpandsmoreperipheralsand\ninterfacesforusers.Currently,theJ11interfacecanbedirectlyconnectedto\nthemoduleprovidedbyALINX,include:ADDAmodule,LCDmodule,Gigabit\nEthernetmodule,audioinput/outputmodule,matrixkeyboardmodule,500W\nbinocularvisioncameramodule,etc.\nAC7010C/AC7020CUserManual\n35/40 www.alinx.com\nTheexpansionporthas40signals,ofwhich1-channel5Vpowersupply,\n2-channel3.3Vpowersupply,3-channlegroundand34IOs.34IOportsare\nconnectedtoBANK34andBANK35ofZYNQPL.ThePCBdesignis\ndifferentiallyconnected.Thedefaultlevelis3.3V.Theusercanchangethe\nlevelofIObyreplacingthepowerchip(SPX3819M5-3-3)ofVCCIO34and\nVCCIO35onthecoreboard.\nDonotdirectlyconnecttheIOdirectlytothe5Vdevicetoavoid\nburningtheFPGA.Ifyouwanttoconnect5Vequipment,youneedto\nconnectlevelconversionchip.\nThecircuitoftheexpansionport(J11)isshowninFigure7-5:\nAC7010C/AC7020CUserManual\n36/40 www.alinx.com\nFigure7-5:ExpansionPortJ11schematic\nFigure7-6:ExpansionheaderJ11ontheFPGABoard\nJ11ExpansionHeaderPinAssignment\nJ11Pin SignalName ZYNQPinNumber\nPIN1 GND -\nPIN2 +5V -\nPIN3 IO34_L23PN17\nPIN4 IO34_L23NP18\nPIN5 IO34_L24PP15\nPIN6 IO34_L24NP16\nPIN7 IO35_L9NL20\nPIN8 IO35_L9PL19\nPIN9 IO35_L7NM20\nPIN10 IO35_L7PM19\nPIN11 IO34_L20P T17\nPIN12 IO34_L20N R18\nPIN13 IO34_L15N U20\nAC7010C/AC7020CUserManual\n37/40 www.alinx.com\nPIN14 IO34_L15P T20\nPIN15 IO34_L24P K16\nPIN16 IO34_24N J16\nPIN17 IO34_L11P L16\nPIN18 IO34_L11N L17\nPIN19 IO34_L19P R16\nPIN20 IO34_L19N R17\nPIN21 IO34_L16N W20\nPIN22 IO34_L16P V20\nPIN23 IO34_L22N W19\nPIN24 IO34_L22P W18\nPIN25 IO34_L17P Y18\nPIN26 IO34_L17N Y19\nPIN27 IO34_L21P V17\nPIN28 IO34_L21N V18\nPIN29 IO34_L18P V16\nPIN30 IO34_L18N W16\nPIN31 IO35_L21P N15\nPIN32 IO35_L21N N16\nPIN33 IO35_L23P M14\nPIN34 IO35_L23N M15\nPIN35 IO35_L22P L14\nPIN36 IO35_L22N L15\nPIN37 GND -\nPIN38 GND -\nPIN39 +3.3V -\nPIN40 +3.3V -\nPart7.4:ExpansionPortJ12\nTheexpansionportJ12isa40-pin0.1inchdouble-rowconnector,which\nexpandsmoreperipheralsandinterfacesforusers.Thedefaultisnotsoldered,\ntheusercansoldertoadouble-rowmaleconnectorsorfemaleconnectorsas\nneeded.TheJ12interfacecanbedirectlyconnectedtothemoduleprovidedby\nALINX.TheexpansionportJ12,whichexpandsmoreperipheralsand\nAC7010C/AC7020CUserManual\n38/40 www.alinx.com\ninterfacesforusers.Currently,theJ12interfacecanbedirectlyconnectedto\nthemoduleprovidedbyALINX,include:ADDAmodule,LCDmodule,Gigabit\nEthernetmodule,audioinput/outputmodule,matrixkeyboardmodule,500W\nbinocularvisioncameramodule,etc.\nTheexpansionporthas40signals,ofwhich1-channel5Vpowersupply,\n2-channel3.3Vpowersupply,3-channlegroundand34IOs.34IOportsare\nconnectedtoBANK34andBANK35ofZYNQPL.ThePCBdesignis\ndifferentiallyconnected.Thedefaultlevelis3.3V.Theusercanchangethe\nlevelofIObyreplacingthepowerchip(SPX3819M5-3-3)ofVCCIO34and\nVCCIO35onthecoreboard.\nDonotdirectlyconnecttheIOdirectlytothe5Vdevicetoavoid\nburningtheFPGA.Ifyouwanttoconnect5Vequipment,youneedto\nconnectlevelconversionchip.\nThecircuitoftheexpansionport(J12)isshowninFigure7-7:\nFigure7-7:ExpansionPortJ12schematic\nFigure7-8:ExpansionheaderJ12ontheFPGABoard\nAC7010C/AC7020CUserManual\n39/40 www.alinx.com\nJ12ExpansionHeaderPinAssignment\nJ11Pin SignalName ZYNQPinNumber\nPIN1 GND -\nPIN2 +5V -\nPIN3IO35_L3N D18\nPIN4IO35_L3P E17\nPIN5IO35_L6P F16\nPIN6IO35_L6N F17\nPIN7IO35_L18P G19\nPIN8IO35_L18N G20\nPIN9IO35_L14P J18\nPIN10IO35_L14N H18\nPIN11IO35_L17N H20\nPIN12IO35_L17P J20\nPIN13IO35_L12N K18\nPIN14IO35_L12P K17\nPIN15IO35_L16P G17\nPIN16IO35_L16N G18\nPIN17IO35_L13P H16\nPIN18IO35_L13N H17\nPIN19IO35_L10N J19\nPIN20IO35_L10P K19\nPIN21IO35_L19P H15\nPIN22IO35_L19N G15\nPIN23IO35_L20P K14\nPIN24IO35_L20N J14\nPIN25IO35_L8P M17\nPIN26IO35_L8N M18\nPIN27IO35_L2P B19\nPIN28IO35_L2N A20\nPIN29 PS_MIO9 B5\nPIN30 PS_MIO14 C5\nPIN31PS_MIO11 C6\nPIN32PS_MIO8 D5\nPIN33PS_MIO13 E8\nPIN34PS_MIO15 C8\nAC7010C/AC7020CUserManual\n40/40 www.alinx.com\nPIN35PS_MIO10 E9\nPIN36PS_MIO12 D9\nPIN37 GND -\nPIN38 GND -\nPIN39 +3.3V -\nPIN40 +3.3V -\n"}]
!==============================================================================!
### Component Summary: AC7020C Core Board

**Key Specifications:**
- **Voltage Ratings:** 
  - Power input: DC 5V
  - Core voltage: +1.0V
  - DDR3 voltage: +1.5V
  - Auxiliary voltage: +1.8V
  - I/O voltage: +3.3V (with options for 1.8V)
  
- **Current Ratings:** 
  - Maximum current for power input: 500 mA
  - Each DC/DC output can provide up to 3A.

- **Power Consumption:** 
  - The board is designed to operate efficiently with multiple voltage rails for different components.

- **Operating Temperature Range:** 
  - Not explicitly stated in the provided text, but typically industrial-grade components operate from -40°C to +85°C.

- **Package Type:** 
  - 400-pin BGA (Ball Grid Array) package for the Zynq-7000 series chip.

- **Special Features or Notes:**
  - Dual-core ARM Cortex-A9 processor integrated with FPGA programmable logic.
  - Extensive peripheral interfaces including Gigabit Ethernet, USB 2.0, and SD card support.
  - Supports multiple boot modes (JTAG, QSPI Flash, SD card).
  - Designed for both software verification and hardware development.

- **Moisture Sensitive Level (MSL):** 
  - Not specified in the provided text.

**Description:**
The AC7020C is a core board based on Xilinx's Zynq-7000 series SoC (System on Chip), specifically utilizing the XC7Z020-2CLG400I chip. This board integrates a dual-core ARM Cortex-A9 processor with FPGA programmable logic, allowing for a versatile platform suitable for various applications. The board is designed for industrial-grade performance, making it suitable for demanding environments.

**Typical Applications:**
- **Embedded Systems Development:** Ideal for developers looking to create applications that require both processing power and programmable logic.
- **Signal Processing:** The FPGA capabilities allow for real-time signal processing applications.
- **Data Acquisition Systems:** With multiple I/O options, it can be used in systems that require data collection from various sensors.
- **Networking Applications:** The Gigabit Ethernet interface makes it suitable for networked applications.
- **Prototyping and Testing:** Useful for rapid prototyping of hardware and software solutions in a single platform.

This summary encapsulates the essential characteristics and applications of the AC7020C core board, providing a clear understanding of its capabilities and intended use cases.