
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/conv_core_new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core_new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 373.527 ; gain = 163.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_Conv_0_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_Conv_0_0/synth/design_1_Conv_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Conv' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:171]
INFO: [Synth 8-638] synthesizing module 'Conv_AXILiteS_s_axi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_AXILiteS_s_axi.v:295]
INFO: [Synth 8-256] done synthesizing module 'Conv_AXILiteS_s_axi' (1#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_throttl' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_throttl' (2#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_write' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:1485]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo' (3#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' (3#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_buffer' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_buffer' (4#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' (4#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' (4#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity Conv_gmem_m_axi_write does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:1517]
WARNING: [Synth 8-3848] Net WID in module/entity Conv_gmem_m_axi_write does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:1522]
WARNING: [Synth 8-3848] Net WUSER in module/entity Conv_gmem_m_axi_write does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:1526]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_write' (5#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:1485]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_read' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' (5#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_buffer__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_buffer__parameterized0' (5#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_reg_slice' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_reg_slice' (6#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' (6#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity Conv_gmem_m_axi_read does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_read' (7#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi' (8#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Conv_fadd_32ns_32bkb' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fadd_3_full_dsp_32' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fadd_3_full_dsp_32' (26#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fadd_32ns_32bkb' (27#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_fmul_32ns_32cud' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fmul_2_max_dsp_32' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fmul_2_max_dsp_32' (35#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fmul_32ns_32cud' (36#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_fcmp_32ns_32dEe' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_fcmp_32ns_32dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fcmp_0_no_dsp_32' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fcmp_0_no_dsp_32' (40#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fcmp_32ns_32dEe' (41#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_fcmp_32ns_32dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9nseOg' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_sdiv_19s_9nseOg.v:182]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9nseOg_div' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_sdiv_19s_9nseOg.v:90]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9nseOg_div_u' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_sdiv_19s_9nseOg.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9nseOg_div_u' (42#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_sdiv_19s_9nseOg.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9nseOg_div' (43#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_sdiv_19s_9nseOg.v:90]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9nseOg' (44#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_sdiv_19s_9nseOg.v:182]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_16nsfYi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_16nsfYi.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_16nsfYi_Mul3S_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_16nsfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_16nsfYi_Mul3S_0' (45#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_16nsfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_16nsfYi' (46#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_16nsfYi.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_8ns_g8j' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_8ns_g8j.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_8ns_g8j_Mul3S_1' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_8ns_g8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_8ns_g8j_Mul3S_1' (47#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_8ns_g8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_8ns_g8j' (48#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_8ns_g8j.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16nshbi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_mul_16nshbi.v:14]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16nshbi_DSP48_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_mul_16nshbi.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16nshbi_DSP48_0' (49#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_mul_16nshbi.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16nshbi' (50#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_mul_16nshbi.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1864]
INFO: [Synth 8-256] done synthesizing module 'Conv' (51#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_Conv_0_0' (52#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_Conv_0_0/synth/design_1_Conv_0_0.v:58]
WARNING: [Synth 8-350] instance 'Conv_0' of module 'design_1_Conv_0_0' requires 55 connections, but only 54 given [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:291]
INFO: [Synth 8-638] synthesizing module 'design_1_Pool_0_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/synth/design_1_Pool_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Pool' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:171]
INFO: [Synth 8-638] synthesizing module 'Pool_AXILiteS_s_axi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_AXILiteS_s_axi.v:249]
INFO: [Synth 8-256] done synthesizing module 'Pool_AXILiteS_s_axi' (53#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_throttl' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_throttl' (54#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_write' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:1485]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo' (55#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' (55#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_buffer' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_buffer' (56#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' (56#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' (56#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity Pool_gmem_m_axi_write does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:1517]
WARNING: [Synth 8-3848] Net WID in module/entity Pool_gmem_m_axi_write does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:1522]
WARNING: [Synth 8-3848] Net WUSER in module/entity Pool_gmem_m_axi_write does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:1526]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_write' (57#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:1485]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_read' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized3' (57#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' (57#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_reg_slice' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_reg_slice' (58#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized4' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized4' (58#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity Pool_gmem_m_axi_read does not have driver. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_read' (59#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi' (60#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Pool_fadd_32ns_32bkb' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fadd_3_full_dsp_32' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fadd_3_full_dsp_32' (61#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fadd_32ns_32bkb' (62#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_fdiv_32ns_32cud' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_fdiv_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' (69#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fdiv_32ns_32cud' (70#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_fdiv_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_sitofp_32ns_dEe' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_sitofp_32ns_dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_sitofp_4_no_dsp_32' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_sitofp_4_no_dsp_32' (77#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Pool_sitofp_32ns_dEe' (78#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_sitofp_32ns_dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_fcmp_32ns_32eOg' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_fcmp_32ns_32eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' (79#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fcmp_32ns_32eOg' (80#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_fcmp_32ns_32eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8nfYi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_udiv_16ns_8nfYi.v:158]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8nfYi_div' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_udiv_16ns_8nfYi.v:85]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8nfYi_div_u' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_udiv_16ns_8nfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8nfYi_div_u' (81#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_udiv_16ns_8nfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8nfYi_div' (82#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_udiv_16ns_8nfYi.v:85]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8nfYi' (83#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_udiv_16ns_8nfYi.v:158]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32s_16nsg8j' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_mul_32s_16nsg8j.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32s_16nsg8j_Mul3S_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_mul_32s_16nsg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32s_16nsg8j_Mul3S_0' (84#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_mul_32s_16nsg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32s_16nsg8j' (85#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_mul_32s_16nsg8j.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1592]
INFO: [Synth 8-256] done synthesizing module 'Pool' (86#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_Pool_0_0' (87#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/synth/design_1_Pool_0_0.v:58]
WARNING: [Synth 8-350] instance 'Pool_0' of module 'design_1_Pool_0_0' requires 55 connections, but only 54 given [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:346]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:783]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2704]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' (88#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' (107#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' (108#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' (109#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' (110#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' (110#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' (110#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' (110#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' (111#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' (112#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (113#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (114#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (115#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2704]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (116#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:783]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1_0' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:1153]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FI55ZU' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2344]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (117#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FI55ZU' (118#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2344]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1_0' (119#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:1153]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (120#1) [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (121#1) [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (122#1) [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (123#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:576]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (124#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 152 connections, but only 140 given [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:551]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:1523]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2080]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (125#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2080]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2212]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (126#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2212]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:3064]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' (127#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' (128#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' (129#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-226] default block is never used [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' (130#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' (131#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' (132#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' (132#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' (133#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-226] default block is never used [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' (134#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' (135#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' (135#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' (135#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' (136#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (137#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (138#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (138#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (138#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (138#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (139#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (140#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s' (141#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' (141#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (142#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (143#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:3064]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (144#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (145#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (145#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (146#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (147#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (148#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (149#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (149#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (150#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (150#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (150#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (150#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (150#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (150#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (151#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (152#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (153#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:2039]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (154#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:1523]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (155#1) [D:/ProgramData/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (156#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (157#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (158#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (159#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (160#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (161#1) [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:773]
INFO: [Synth 8-256] done synthesizing module 'design_1' (162#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (163#1) [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized4 has unconnected port ARESET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 644.379 ; gain = 434.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 644.379 ; gain = 434.070
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 22 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 832.762 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 833.598 ; gain = 623.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 833.598 ; gain = 623.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Conv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Pool_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 833.598 ; gain = 623.289
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_gmem_m_axi.v:485]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '19' to '18' bits. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_sdiv_19s_9nseOg.v:45]
INFO: [Synth 8-4471] merging register 'lhs_V_4_cast_reg_1204_reg[16:16]' into 'lhs_V_2_cast_reg_1194_reg[16:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1860]
INFO: [Synth 8-4471] merging register 'tmp_14_cast_reg_1239_reg[30:30]' into 'lhs_V_2_cast_reg_1194_reg[16:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1712]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_1244_reg[31:30]' into 'tmp_2_reg_1234_reg[31:30]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1636]
INFO: [Synth 8-4471] merging register 'tmp_10_reg_1249_reg[31:30]' into 'tmp_2_reg_1234_reg[31:30]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1732]
INFO: [Synth 8-4471] merging register 'tmp_7_reg_1270_reg[31:16]' into 'tmp_5_reg_1264_reg[31:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1812]
INFO: [Synth 8-4471] merging register 'tmp_9_reg_1280_reg[15:8]' into 'tmp_8_reg_1275_reg[15:8]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1884]
INFO: [Synth 8-4471] merging register 'tmp_11_reg_1285_reg[15:8]' into 'tmp_8_reg_1275_reg[15:8]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1794]
INFO: [Synth 8-4471] merging register 'tmp_15_reg_1290_reg[15:8]' into 'tmp_8_reg_1275_reg[15:8]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1796]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_1295_reg[31:16]' into 'tmp_5_reg_1264_reg[31:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1762]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_1300_reg[31:16]' into 'tmp_5_reg_1264_reg[31:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1798]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_1305_reg[31:16]' into 'tmp_5_reg_1264_reg[31:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1792]
INFO: [Synth 8-4471] merging register 'p_3_reg_1315_reg[31:8]' into 'tmp_20_reg_1310_reg[31:8]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1758]
INFO: [Synth 8-4471] merging register 'gmem_addr_reg_1333_reg[31:31]' into 'lhs_V_2_cast_reg_1194_reg[16:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv.v:1966]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_1077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_gmem_m_axi.v:485]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rhs_V_reg_882_reg[15:8]' into 'lhs_V_reg_875_reg[15:8]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1552]
INFO: [Synth 8-4471] merging register 'tmp_7_reg_904_reg[31:30]' into 'tmp_8_reg_899_reg[31:30]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1502]
INFO: [Synth 8-4471] merging register 'tmp_6_reg_927_reg[31:16]' into 'tmp_5_reg_921_reg[31:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1550]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_936_reg[31:16]' into 'tmp_5_reg_921_reg[31:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1548]
INFO: [Synth 8-4471] merging register 'rhs_V_1_reg_941_reg[31:16]' into 'tmp_5_reg_921_reg[31:16]' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1530]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs2_fu_795_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_4_fu_428_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_fu_417_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs1_fu_777_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 833.598 ; gain = 623.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_1077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_16nsfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_16nsfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_8ns_g8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/b95e/hdl/verilog/Conv_mul_32s_8ns_g8j.v:24]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_udiv_16ns_8nfYi_div_U/Pool_udiv_16ns_8nfYi_div_u_0/remd_tmp_reg' and it is trimmed from '16' to '15' bits. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_udiv_16ns_8nfYi.v:42]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool.v:1574]
INFO: [Synth 8-5546] ROM "notrhs1_fu_777_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_795_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_mul_32s_16nsg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/03c6/hdl/verilog/Pool_mul_32s_16nsg8j.v:24]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[0]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[1]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[2]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[3]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[4]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[5]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[6]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[7]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[8]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[9]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[10]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[11]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[12]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[13]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[14]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Win_V_read_reg_1148_reg[15]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_2_cast_reg_1194_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[0]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[1]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[2]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[3]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[4]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[5]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[6]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[7]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[8]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[9]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[10]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[11]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[12]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[13]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[14]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hin_V_read_reg_1153_reg[15]' (FDE) to 'design_1_i/Conv_0/inst/lhs_V_4_cast_reg_1204_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_8_reg_1275_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[0]' (FDE) to 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[1]' (FDE) to 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[2]' (FDE) to 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_5_reg_1264_reg[16] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[15]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[14]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[13]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[12]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[11]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[10]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[9]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[8]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[7]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[6]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[5]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[4]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/tmp_5_reg_1264_reg[3]' (FDE) to 'design_1_i/Conv_0/inst/Hout_V_reg_1259_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\lhs_V_2_cast_reg_1194_reg[16] )
INFO: [Synth 8-3886] merging instance 'floating_point_v7_1_3:/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'floating_point_v7_1_3:/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9nseOg_div_U/done_reg) is unused and will be removed from module Conv_sdiv_19s_9nseOg.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9nseOg_div_U/Conv_sdiv_19s_9nseOg_div_u_0/sign0_reg[0]) is unused and will be removed from module Conv_sdiv_19s_9nseOg.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[15]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[14]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[13]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[12]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[11]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[10]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[9]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (tmp_8_reg_1275_reg[8]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (lhs_V_2_cast_reg_1194_reg[16]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[47]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[46]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[45]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[44]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[43]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[42]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[41]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[40]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[39]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[38]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[37]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[36]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[35]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[34]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[33]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[32]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[31]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[30]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[29]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[28]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[27]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[26]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[25]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[24]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[23]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[22]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[21]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[20]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[19]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[18]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/buff0_reg[17]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[16]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[15]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[14]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[13]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[12]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[11]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[10]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[9]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[8]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[7]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[6]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[5]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[4]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[3]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[2]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (Conv_mul_32s_16nsfYi_U5/Conv_mul_32s_16nsfYi_Mul3S_0_U/a_reg0_reg[1]) is unused and will be removed from module Conv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_sitofp_32ns_dEe_U2/Pool_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/Pool_sitofp_32ns_dEe_U2/Pool_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'design_1_i/Pool_0/inst/Pool_sitofp_32ns_dEe_U2/Pool_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U1/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/Pool_fdiv_32ns_32cud_U1/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[1]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[2]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[3]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[4]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[5]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[6]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_882_reg[7]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_838_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[1]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[2]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[3]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[4]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[5]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[6]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[7]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[8]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[9]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[10]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[11]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[12]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[13]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[14]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_6_reg_927_reg[15]' (FDE) to 'design_1_i/Pool_0/inst/r_V_reg_911_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[1]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[2]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[3]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[4]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[5]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[6]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_875_reg[7]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_843_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_875_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/Pool_udiv_16ns_8nfYi_U5/Pool_udiv_16ns_8nfYi_div_U/start0_reg' (FDE) to 'design_1_i/Pool_0/inst/Pool_udiv_16ns_8nfYi_U4/Pool_udiv_16ns_8nfYi_div_U/start0_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/Pool_udiv_16ns_8nfYi_U5/Pool_udiv_16ns_8nfYi_div_U/Pool_udiv_16ns_8nfYi_div_u_0/r_stage_reg[0]' (FDRE) to 'design_1_i/Pool_0/inst/Pool_udiv_16ns_8nfYi_U4/Pool_udiv_16ns_8nfYi_div_U/Pool_udiv_16ns_8nfYi_div_u_0/r_stage_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/r_V_1_reg_916_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/tmp_5_reg_921_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/r_V_1_reg_916_reg[1]' (FDE) to 'design_1_i/Pool_0/inst/tmp_5_reg_921_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/r_V_1_reg_916_reg[2]' (FDE) to 'design_1_i/Pool_0/inst/tmp_5_reg_921_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_5_reg_921_reg[16] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_5_reg_921_reg[15]' (FDE) to 'design_1_i/Pool_0/inst/r_V_1_reg_916_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/tmp_5_reg_921_reg[14]' (FDE) to 'design_1_i/Pool_0/inst/r_V_1_reg_916_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_951_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_sitofp_32ns_dEe_U2/Pool_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_sitofp_32ns_dEe_U2/Pool_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/tmp_3_reg_946_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_fdiv_32ns_32cud_U1/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_sdiv_19s_9nseOg_U4/\Conv_sdiv_19s_9nseOg_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_sdiv_19s_9nseOg_U3/\Conv_sdiv_19s_9nseOg_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[48] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 833.598 ; gain = 623.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1074.047 ; gain = 863.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 1115.836 ; gain = 905.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 25 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:05 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:05 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   461|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_10 |     4|
|7     |DSP48E1_2  |     1|
|8     |DSP48E1_3  |     1|
|9     |DSP48E1_4  |     1|
|10    |DSP48E1_5  |     6|
|11    |DSP48E1_8  |     1|
|12    |DSP48E1_9  |     2|
|13    |LUT1       |   842|
|14    |LUT2       |  1162|
|15    |LUT3       |  2363|
|16    |LUT4       |  1000|
|17    |LUT5       |   879|
|18    |LUT6       |  1166|
|19    |MUXCY      |   951|
|20    |MUXF7      |    22|
|21    |PS7        |     1|
|22    |RAM32M     |     4|
|23    |RAM32X1D   |     2|
|24    |RAMB18E1   |     4|
|25    |SRL16      |     1|
|26    |SRL16E     |   219|
|27    |SRLC32E    |    48|
|28    |XORCY      |   779|
|29    |FDCE       |   138|
|30    |FDE        |    22|
|31    |FDPE       |   126|
|32    |FDR        |     8|
|33    |FDRE       |  8049|
|34    |FDSE       |    80|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1136.051 ; gain = 925.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:51 . Memory (MB): peak = 1136.051 ; gain = 658.242
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1136.051 ; gain = 925.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 271 instances
  FDE => FDRE: 22 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
680 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1136.051 ; gain = 849.234
INFO: [Common 17-1381] The checkpoint 'E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/vivado/new_params/design.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1136.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 23 16:55:46 2020...
