\hypertarget{struct_s_y_s_c_f_g___type_def}{}\doxysection{SYSCFG\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


Sys\+Tem Configuration.  




{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{EXTICR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Sys\+Tem Configuration. 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00388}{388}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}\label{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR1}

SYSCFG configuration register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00390}{390}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\label{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR2}

SYSCFG configuration register 2, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00393}{393}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}\label{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTICR\mbox{[}4\mbox{]}}

SYSCFG external interrupt configuration register, Address offset\+: 0x14-\/0x08 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00392}{392}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}\label{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED}

Reserved, 0x04 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00391}{391}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F0xx/\+Include/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
