# compile vhdl design source files
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/new/duty_cycle_cal.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/new/pwm.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/vio_0/sim/vio_0.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/mult_gen_4/sim/mult_gen_4.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/mult_gen_2/sim/mult_gen_2.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/mult_gen_0/sim/mult_gen_0.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/mult_gen_1/sim/mult_gen_1.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/mult_gen_3/sim/mult_gen_3.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/mult_gen_5/sim/mult_gen_5.vhd"
vhdl ieee_proposed  "../../../test_code.srcs/sources_1/ip/PID_controller_0/ieee_proposed/src/ieee_proposed/fixed_pkg_2008.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/derivative.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/proportional.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/integral.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/PID_to_output.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/src/top_module.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/ip/PID_controller_0/sim/PID_controller_0.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/new/pwm_gen_top.vhd"
vhdl xil_defaultlib  "../../../test_code.srcs/sources_1/new/top_module.vhd"
vhdl xil_defaultlib  "../../../../../Downloads/top_module_tb.vhd"

# Do not sort compile order
nosort
