
Digital-Keypad-Lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004efc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  08005008  08005008  00015008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051fc  080051fc  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080051fc  080051fc  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051fc  080051fc  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051fc  080051fc  000151fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005200  08005200  00015200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08005204  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000550  20000084  08005288  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005d4  08005288  000205d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016201  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f25  00000000  00000000  000362ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  000391d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d88  00000000  00000000  0003a090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ac6  00000000  00000000  0003ae18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a55  00000000  00000000  000548de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0d6  00000000  00000000  00068333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f4409  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f78  00000000  00000000  000f445c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08004ff0 	.word	0x08004ff0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08004ff0 	.word	0x08004ff0

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <Keypad_Init>:
										GPIO_TypeDef* COL4_PORT, uint32_t COL4_PIN,
										GPIO_TypeDef* ROW1_PORT, uint32_t ROW1_PIN,
										GPIO_TypeDef* ROW2_PORT, uint32_t ROW2_PIN,
										GPIO_TypeDef* ROW3_PORT, uint32_t ROW3_PIN,
										GPIO_TypeDef* ROW4_PORT, uint32_t ROW4_PIN)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b086      	sub	sp, #24
 8000174:	af00      	add	r7, sp, #0
 8000176:	60f8      	str	r0, [r7, #12]
 8000178:	60b9      	str	r1, [r7, #8]
 800017a:	607a      	str	r2, [r7, #4]
 800017c:	603b      	str	r3, [r7, #0]
	KEYPAD->ColPort[0] = COL1_PORT;
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	687a      	ldr	r2, [r7, #4]
 8000182:	631a      	str	r2, [r3, #48]	; 0x30
	KEYPAD->ColPort[1] = COL2_PORT;
 8000184:	68fb      	ldr	r3, [r7, #12]
 8000186:	6a3a      	ldr	r2, [r7, #32]
 8000188:	635a      	str	r2, [r3, #52]	; 0x34
	KEYPAD->ColPort[2] = COL3_PORT;
 800018a:	68fb      	ldr	r3, [r7, #12]
 800018c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800018e:	639a      	str	r2, [r3, #56]	; 0x38
	KEYPAD->ColPort[3] = COL4_PORT;
 8000190:	68fb      	ldr	r3, [r7, #12]
 8000192:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000194:	63da      	str	r2, [r3, #60]	; 0x3c
	KEYPAD->ColPins[0] = COL1_PIN;
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	683a      	ldr	r2, [r7, #0]
 800019a:	611a      	str	r2, [r3, #16]
	KEYPAD->ColPins[1] = COL2_PIN;
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80001a0:	615a      	str	r2, [r3, #20]
	KEYPAD->ColPins[2] = COL3_PIN;
 80001a2:	68fb      	ldr	r3, [r7, #12]
 80001a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80001a6:	619a      	str	r2, [r3, #24]
	KEYPAD->ColPins[3] = COL4_PIN;
 80001a8:	68fb      	ldr	r3, [r7, #12]
 80001aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80001ac:	61da      	str	r2, [r3, #28]

	KEYPAD->RowPort[0] = ROW1_PORT;
 80001ae:	68fb      	ldr	r3, [r7, #12]
 80001b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80001b2:	621a      	str	r2, [r3, #32]
	KEYPAD->RowPort[1] = ROW2_PORT;
 80001b4:	68fb      	ldr	r3, [r7, #12]
 80001b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80001b8:	625a      	str	r2, [r3, #36]	; 0x24
	KEYPAD->RowPort[2] = ROW3_PORT;
 80001ba:	68fb      	ldr	r3, [r7, #12]
 80001bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80001be:	629a      	str	r2, [r3, #40]	; 0x28
	KEYPAD->RowPort[3] = ROW4_PORT;
 80001c0:	68fb      	ldr	r3, [r7, #12]
 80001c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80001c4:	62da      	str	r2, [r3, #44]	; 0x2c
	KEYPAD->RowPins[0] = ROW1_PIN;
 80001c6:	68fb      	ldr	r3, [r7, #12]
 80001c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80001ca:	601a      	str	r2, [r3, #0]
	KEYPAD->RowPins[1] = ROW2_PIN;
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80001d0:	605a      	str	r2, [r3, #4]
	KEYPAD->RowPins[2] = ROW3_PIN;
 80001d2:	68fb      	ldr	r3, [r7, #12]
 80001d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80001d6:	609a      	str	r2, [r3, #8]
	KEYPAD->RowPins[3] = ROW4_PIN;
 80001d8:	68fb      	ldr	r3, [r7, #12]
 80001da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80001dc:	60da      	str	r2, [r3, #12]

	for(int colum = 0; colum < NUMCOLS; colum++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e01b      	b.n	800021c <Keypad_Init+0xac>
	{
		for(int row = 0; row < NUMROWS; row++)
 80001e4:	2300      	movs	r3, #0
 80001e6:	613b      	str	r3, [r7, #16]
 80001e8:	e012      	b.n	8000210 <Keypad_Init+0xa0>
		{
			KEYPAD->MAP[row][colum] = KEYMAP[row][colum];
 80001ea:	693b      	ldr	r3, [r7, #16]
 80001ec:	009b      	lsls	r3, r3, #2
 80001ee:	68ba      	ldr	r2, [r7, #8]
 80001f0:	441a      	add	r2, r3
 80001f2:	697b      	ldr	r3, [r7, #20]
 80001f4:	4413      	add	r3, r2
 80001f6:	7819      	ldrb	r1, [r3, #0]
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	009b      	lsls	r3, r3, #2
 80001fe:	441a      	add	r2, r3
 8000200:	697b      	ldr	r3, [r7, #20]
 8000202:	4413      	add	r3, r2
 8000204:	3340      	adds	r3, #64	; 0x40
 8000206:	460a      	mov	r2, r1
 8000208:	701a      	strb	r2, [r3, #0]
		for(int row = 0; row < NUMROWS; row++)
 800020a:	693b      	ldr	r3, [r7, #16]
 800020c:	3301      	adds	r3, #1
 800020e:	613b      	str	r3, [r7, #16]
 8000210:	693b      	ldr	r3, [r7, #16]
 8000212:	2b03      	cmp	r3, #3
 8000214:	dde9      	ble.n	80001ea <Keypad_Init+0x7a>
	for(int colum = 0; colum < NUMCOLS; colum++)
 8000216:	697b      	ldr	r3, [r7, #20]
 8000218:	3301      	adds	r3, #1
 800021a:	617b      	str	r3, [r7, #20]
 800021c:	697b      	ldr	r3, [r7, #20]
 800021e:	2b03      	cmp	r3, #3
 8000220:	dde0      	ble.n	80001e4 <Keypad_Init+0x74>
		}
	}

	HAL_GPIO_WritePin(KEYPAD->ColPort[0],KEYPAD->ColPins[0],GPIO_PIN_SET);
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	691b      	ldr	r3, [r3, #16]
 800022a:	b29b      	uxth	r3, r3
 800022c:	2201      	movs	r2, #1
 800022e:	4619      	mov	r1, r3
 8000230:	f002 fa93 	bl	800275a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD->ColPort[1],KEYPAD->ColPins[1],GPIO_PIN_SET);
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	695b      	ldr	r3, [r3, #20]
 800023c:	b29b      	uxth	r3, r3
 800023e:	2201      	movs	r2, #1
 8000240:	4619      	mov	r1, r3
 8000242:	f002 fa8a 	bl	800275a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD->ColPort[2],KEYPAD->ColPins[2],GPIO_PIN_SET);
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	699b      	ldr	r3, [r3, #24]
 800024e:	b29b      	uxth	r3, r3
 8000250:	2201      	movs	r2, #1
 8000252:	4619      	mov	r1, r3
 8000254:	f002 fa81 	bl	800275a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD->ColPort[3],KEYPAD->ColPins[3],GPIO_PIN_SET);
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	69db      	ldr	r3, [r3, #28]
 8000260:	b29b      	uxth	r3, r3
 8000262:	2201      	movs	r2, #1
 8000264:	4619      	mov	r1, r3
 8000266:	f002 fa78 	bl	800275a <HAL_GPIO_WritePin>
}
 800026a:	bf00      	nop
 800026c:	3718      	adds	r7, #24
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}

08000272 <Keypad_Readkey>:
	}

	return 0;
}*/

char Keypad_Readkey(Keypad_HandleTypeDef* KEYPAD) {
 8000272:	b580      	push	{r7, lr}
 8000274:	b084      	sub	sp, #16
 8000276:	af00      	add	r7, sp, #0
 8000278:	6078      	str	r0, [r7, #4]
	KEYPAD->Value = 0;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2200      	movs	r2, #0
 800027e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	for(int colum = 0; colum < NUMCOLS; colum++)
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
 8000286:	e057      	b.n	8000338 <Keypad_Readkey+0xc6>
	{
		HAL_GPIO_WritePin(KEYPAD->ColPort[colum], KEYPAD->ColPins[colum], GPIO_PIN_RESET);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	320c      	adds	r2, #12
 800028e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	68fa      	ldr	r2, [r7, #12]
 8000296:	3204      	adds	r2, #4
 8000298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800029c:	b29b      	uxth	r3, r3
 800029e:	2200      	movs	r2, #0
 80002a0:	4619      	mov	r1, r3
 80002a2:	f002 fa5a 	bl	800275a <HAL_GPIO_WritePin>
		for(int row = 0; row < NUMROWS; row++)
 80002a6:	2300      	movs	r3, #0
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	e030      	b.n	800030e <Keypad_Readkey+0x9c>
		{
			if(HAL_GPIO_ReadPin(KEYPAD->RowPort[row], KEYPAD->RowPins[row]) == 0)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	68ba      	ldr	r2, [r7, #8]
 80002b0:	3208      	adds	r2, #8
 80002b2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	68ba      	ldr	r2, [r7, #8]
 80002ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002be:	b29b      	uxth	r3, r3
 80002c0:	4619      	mov	r1, r3
 80002c2:	f002 fa33 	bl	800272c <HAL_GPIO_ReadPin>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d11d      	bne.n	8000308 <Keypad_Readkey+0x96>
			{
				KEYPAD->Value = KEYPAD->MAP[row][colum];
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	009b      	lsls	r3, r3, #2
 80002d2:	441a      	add	r2, r3
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	4413      	add	r3, r2
 80002d8:	3340      	adds	r3, #64	; 0x40
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				HAL_GPIO_WritePin(KEYPAD->ColPort[colum], KEYPAD->ColPins[colum], GPIO_PIN_SET);
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	68fa      	ldr	r2, [r7, #12]
 80002e6:	320c      	adds	r2, #12
 80002e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	68fa      	ldr	r2, [r7, #12]
 80002f0:	3204      	adds	r2, #4
 80002f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002f6:	b29b      	uxth	r3, r3
 80002f8:	2201      	movs	r2, #1
 80002fa:	4619      	mov	r1, r3
 80002fc:	f002 fa2d 	bl	800275a <HAL_GPIO_WritePin>
				return KEYPAD->Value;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000306:	e01b      	b.n	8000340 <Keypad_Readkey+0xce>
		for(int row = 0; row < NUMROWS; row++)
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	3301      	adds	r3, #1
 800030c:	60bb      	str	r3, [r7, #8]
 800030e:	68bb      	ldr	r3, [r7, #8]
 8000310:	2b03      	cmp	r3, #3
 8000312:	ddcb      	ble.n	80002ac <Keypad_Readkey+0x3a>
			}
		}
		HAL_GPIO_WritePin(KEYPAD->ColPort[colum], KEYPAD->ColPins[colum], GPIO_PIN_SET);
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	68fa      	ldr	r2, [r7, #12]
 8000318:	320c      	adds	r2, #12
 800031a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	68fa      	ldr	r2, [r7, #12]
 8000322:	3204      	adds	r2, #4
 8000324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000328:	b29b      	uxth	r3, r3
 800032a:	2201      	movs	r2, #1
 800032c:	4619      	mov	r1, r3
 800032e:	f002 fa14 	bl	800275a <HAL_GPIO_WritePin>
	for(int colum = 0; colum < NUMCOLS; colum++)
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	3301      	adds	r3, #1
 8000336:	60fb      	str	r3, [r7, #12]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	2b03      	cmp	r3, #3
 800033c:	dda4      	ble.n	8000288 <Keypad_Readkey+0x16>
	}
	return 0;
 800033e:	2300      	movs	r3, #0
}
 8000340:	4618      	mov	r0, r3
 8000342:	3710      	adds	r7, #16
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <init_global_variables>:
int timer_counter[NUM_TASKS];
int timer_flag[NUM_TASKS];
int TIMER_CYCLE = 10;

void init_global_variables(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
    // Input
    gInputState.doorSensor = 1; // Default closed (Pressed)
 800034c:	4b22      	ldr	r3, [pc, #136]	; (80003d8 <init_global_variables+0x90>)
 800034e:	2201      	movs	r2, #1
 8000350:	701a      	strb	r2, [r3, #0]
    gInputState.keySensor = 0;
 8000352:	4b21      	ldr	r3, [pc, #132]	; (80003d8 <init_global_variables+0x90>)
 8000354:	2200      	movs	r2, #0
 8000356:	705a      	strb	r2, [r3, #1]
    gInputState.indoorButton = 0;
 8000358:	4b1f      	ldr	r3, [pc, #124]	; (80003d8 <init_global_variables+0x90>)
 800035a:	2200      	movs	r2, #0
 800035c:	709a      	strb	r2, [r3, #2]
    gInputState.indoorButtonLong = 0;
 800035e:	4b1e      	ldr	r3, [pc, #120]	; (80003d8 <init_global_variables+0x90>)
 8000360:	2200      	movs	r2, #0
 8000362:	70da      	strb	r2, [r3, #3]
    gInputState.batteryLow = 0;
 8000364:	4b1c      	ldr	r3, [pc, #112]	; (80003d8 <init_global_variables+0x90>)
 8000366:	2200      	movs	r2, #0
 8000368:	711a      	strb	r2, [r3, #4]

    // Events
    gKeyEvent.keyChar = 0;
 800036a:	4b1c      	ldr	r3, [pc, #112]	; (80003dc <init_global_variables+0x94>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
    gKeyEvent.isEnter = 0;
 8000370:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <init_global_variables+0x94>)
 8000372:	2200      	movs	r2, #0
 8000374:	705a      	strb	r2, [r3, #1]
    gKeyEvent.isEnterLong = 0;
 8000376:	4b19      	ldr	r3, [pc, #100]	; (80003dc <init_global_variables+0x94>)
 8000378:	2200      	movs	r2, #0
 800037a:	709a      	strb	r2, [r3, #2]
    gKeyEvent.isBackspace = 0;
 800037c:	4b17      	ldr	r3, [pc, #92]	; (80003dc <init_global_variables+0x94>)
 800037e:	2200      	movs	r2, #0
 8000380:	70da      	strb	r2, [r3, #3]

    // Output
    gOutputStatus.ledGreen = LED_OFF;
 8000382:	4b17      	ldr	r3, [pc, #92]	; (80003e0 <init_global_variables+0x98>)
 8000384:	2200      	movs	r2, #0
 8000386:	701a      	strb	r2, [r3, #0]
    gOutputStatus.ledRed = LED_OFF;
 8000388:	4b15      	ldr	r3, [pc, #84]	; (80003e0 <init_global_variables+0x98>)
 800038a:	2200      	movs	r2, #0
 800038c:	705a      	strb	r2, [r3, #1]
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 800038e:	4b14      	ldr	r3, [pc, #80]	; (80003e0 <init_global_variables+0x98>)
 8000390:	2200      	movs	r2, #0
 8000392:	709a      	strb	r2, [r3, #2]
    gOutputStatus.buzzer = BUZZER_OFF;
 8000394:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <init_global_variables+0x98>)
 8000396:	2200      	movs	r2, #0
 8000398:	70da      	strb	r2, [r3, #3]
    memset(gOutputStatus.lcdLine1, ' ', 16); gOutputStatus.lcdLine1[16] = 0;
 800039a:	2210      	movs	r2, #16
 800039c:	2120      	movs	r1, #32
 800039e:	4811      	ldr	r0, [pc, #68]	; (80003e4 <init_global_variables+0x9c>)
 80003a0:	f004 f9ea 	bl	8004778 <memset>
 80003a4:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <init_global_variables+0x98>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	751a      	strb	r2, [r3, #20]
    memset(gOutputStatus.lcdLine2, ' ', 16); gOutputStatus.lcdLine2[16] = 0;
 80003aa:	2210      	movs	r2, #16
 80003ac:	2120      	movs	r1, #32
 80003ae:	480e      	ldr	r0, [pc, #56]	; (80003e8 <init_global_variables+0xa0>)
 80003b0:	f004 f9e2 	bl	8004778 <memset>
 80003b4:	4b0a      	ldr	r3, [pc, #40]	; (80003e0 <init_global_variables+0x98>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    // State
    gSystemState.currentState = LOCKED_SLEEP;
 80003bc:	4b0b      	ldr	r3, [pc, #44]	; (80003ec <init_global_variables+0xa4>)
 80003be:	2201      	movs	r2, #1
 80003c0:	701a      	strb	r2, [r3, #0]

    // Default Password: 1234
    strcpy(gPassword, "1234");
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <init_global_variables+0xa8>)
 80003c4:	4a0b      	ldr	r2, [pc, #44]	; (80003f4 <init_global_variables+0xac>)
 80003c6:	6810      	ldr	r0, [r2, #0]
 80003c8:	6018      	str	r0, [r3, #0]
 80003ca:	7912      	ldrb	r2, [r2, #4]
 80003cc:	711a      	strb	r2, [r3, #4]
    inputBuffer[0] = '\0';
 80003ce:	4b0a      	ldr	r3, [pc, #40]	; (80003f8 <init_global_variables+0xb0>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	701a      	strb	r2, [r3, #0]
}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	20000110 	.word	0x20000110
 80003dc:	200001e4 	.word	0x200001e4
 80003e0:	200001bc 	.word	0x200001bc
 80003e4:	200001c0 	.word	0x200001c0
 80003e8:	200001d1 	.word	0x200001d1
 80003ec:	20000200 	.word	0x20000200
 80003f0:	20000160 	.word	0x20000160
 80003f4:	08005008 	.word	0x08005008
 80003f8:	20000130 	.word	0x20000130

080003fc <lcd_send_cmd>:
 * @param lcd: Pointer to the LCD handle
 * @param cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b086      	sub	sp, #24
 8000400:	af02      	add	r7, sp, #8
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	460b      	mov	r3, r1
 8000406:	70fb      	strb	r3, [r7, #3]
	char upper_nibble, lower_nibble;
	uint8_t data_t[4];

	upper_nibble = (cmd & 0xF0);         // Extract upper nibble
 8000408:	78fb      	ldrb	r3, [r7, #3]
 800040a:	f023 030f 	bic.w	r3, r3, #15
 800040e:	73fb      	strb	r3, [r7, #15]
	lower_nibble = ((cmd << 4) & 0xF0);  // Extract lower nibble
 8000410:	78fb      	ldrb	r3, [r7, #3]
 8000412:	011b      	lsls	r3, r3, #4
 8000414:	73bb      	strb	r3, [r7, #14]

	data_t[0] = upper_nibble | 0x0C; // en=1, rs=0
 8000416:	7bfb      	ldrb	r3, [r7, #15]
 8000418:	f043 030c 	orr.w	r3, r3, #12
 800041c:	b2db      	uxtb	r3, r3
 800041e:	723b      	strb	r3, [r7, #8]
	data_t[1] = upper_nibble | 0x08; // en=0, rs=0
 8000420:	7bfb      	ldrb	r3, [r7, #15]
 8000422:	f043 0308 	orr.w	r3, r3, #8
 8000426:	b2db      	uxtb	r3, r3
 8000428:	727b      	strb	r3, [r7, #9]
	data_t[2] = lower_nibble | 0x0C; // en=1, rs=0
 800042a:	7bbb      	ldrb	r3, [r7, #14]
 800042c:	f043 030c 	orr.w	r3, r3, #12
 8000430:	b2db      	uxtb	r3, r3
 8000432:	72bb      	strb	r3, [r7, #10]
	data_t[3] = lower_nibble | 0x08; // en=0, rs=0
 8000434:	7bbb      	ldrb	r3, [r7, #14]
 8000436:	f043 0308 	orr.w	r3, r3, #8
 800043a:	b2db      	uxtb	r3, r3
 800043c:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6818      	ldr	r0, [r3, #0]
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	791b      	ldrb	r3, [r3, #4]
 8000446:	b299      	uxth	r1, r3
 8000448:	f107 0208 	add.w	r2, r7, #8
 800044c:	2364      	movs	r3, #100	; 0x64
 800044e:	9300      	str	r3, [sp, #0]
 8000450:	2304      	movs	r3, #4
 8000452:	f002 faf3 	bl	8002a3c <HAL_I2C_Master_Transmit>
}
 8000456:	bf00      	nop
 8000458:	3710      	adds	r7, #16
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <lcd_send_data>:
 * @param lcd: Pointer to the LCD handle
 * @param data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	b086      	sub	sp, #24
 8000462:	af02      	add	r7, sp, #8
 8000464:	6078      	str	r0, [r7, #4]
 8000466:	460b      	mov	r3, r1
 8000468:	70fb      	strb	r3, [r7, #3]
	char upper_nibble, lower_nibble;
	uint8_t data_t[4];

	upper_nibble = (data & 0xF0);         // Extract upper nibble
 800046a:	78fb      	ldrb	r3, [r7, #3]
 800046c:	f023 030f 	bic.w	r3, r3, #15
 8000470:	73fb      	strb	r3, [r7, #15]
	lower_nibble = ((data << 4) & 0xF0);  // Extract lower nibble
 8000472:	78fb      	ldrb	r3, [r7, #3]
 8000474:	011b      	lsls	r3, r3, #4
 8000476:	73bb      	strb	r3, [r7, #14]

	data_t[0] = upper_nibble | 0x0D; // en=1, rs=1
 8000478:	7bfb      	ldrb	r3, [r7, #15]
 800047a:	f043 030d 	orr.w	r3, r3, #13
 800047e:	b2db      	uxtb	r3, r3
 8000480:	723b      	strb	r3, [r7, #8]
	data_t[1] = upper_nibble | 0x09; // en=0, rs=1
 8000482:	7bfb      	ldrb	r3, [r7, #15]
 8000484:	f043 0309 	orr.w	r3, r3, #9
 8000488:	b2db      	uxtb	r3, r3
 800048a:	727b      	strb	r3, [r7, #9]
	data_t[2] = lower_nibble | 0x0D; // en=1, rs=1
 800048c:	7bbb      	ldrb	r3, [r7, #14]
 800048e:	f043 030d 	orr.w	r3, r3, #13
 8000492:	b2db      	uxtb	r3, r3
 8000494:	72bb      	strb	r3, [r7, #10]
	data_t[3] = lower_nibble | 0x09; // en=0, rs=1
 8000496:	7bbb      	ldrb	r3, [r7, #14]
 8000498:	f043 0309 	orr.w	r3, r3, #9
 800049c:	b2db      	uxtb	r3, r3
 800049e:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	6818      	ldr	r0, [r3, #0]
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	791b      	ldrb	r3, [r3, #4]
 80004a8:	b299      	uxth	r1, r3
 80004aa:	f107 0208 	add.w	r2, r7, #8
 80004ae:	2364      	movs	r3, #100	; 0x64
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	2304      	movs	r3, #4
 80004b4:	f002 fac2 	bl	8002a3c <HAL_I2C_Master_Transmit>
}
 80004b8:	bf00      	nop
 80004ba:	3710      	adds	r7, #16
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}

080004c0 <lcd_clear>:
 * @brief Clears the LCD display.
 * @param lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	// Clear all characters
	lcd_send_cmd(lcd, 0x01);
 80004c8:	2101      	movs	r1, #1
 80004ca:	6878      	ldr	r0, [r7, #4]
 80004cc:	f7ff ff96 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(2);
 80004d0:	2002      	movs	r0, #2
 80004d2:	f001 fdfd 	bl	80020d0 <HAL_Delay>
}
 80004d6:	bf00      	nop
 80004d8:	3708      	adds	r7, #8
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <lcd_gotoxy>:
 * @param col: Column number (0-15)
 * @param row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b086      	sub	sp, #24
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	60f8      	str	r0, [r7, #12]
 80004e6:	60b9      	str	r1, [r7, #8]
 80004e8:	607a      	str	r2, [r7, #4]
	uint8_t address;

	switch (row)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d003      	beq.n	80004f8 <lcd_gotoxy+0x1a>
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2b01      	cmp	r3, #1
 80004f4:	d005      	beq.n	8000502 <lcd_gotoxy+0x24>
	{
		case 0: address = 0x80 + col; break;  // First row
		case 1: address = 0xC0 + col; break;  // Second row
		default: return;  // Ignore invalid row numbers
 80004f6:	e00e      	b.n	8000516 <lcd_gotoxy+0x38>
		case 0: address = 0x80 + col; break;  // First row
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	3b80      	subs	r3, #128	; 0x80
 80004fe:	75fb      	strb	r3, [r7, #23]
 8000500:	e004      	b.n	800050c <lcd_gotoxy+0x2e>
		case 1: address = 0xC0 + col; break;  // Second row
 8000502:	68bb      	ldr	r3, [r7, #8]
 8000504:	b2db      	uxtb	r3, r3
 8000506:	3b40      	subs	r3, #64	; 0x40
 8000508:	75fb      	strb	r3, [r7, #23]
 800050a:	bf00      	nop
	}

	lcd_send_cmd(lcd, address);  // Send command to move the cursor
 800050c:	7dfb      	ldrb	r3, [r7, #23]
 800050e:	4619      	mov	r1, r3
 8000510:	68f8      	ldr	r0, [r7, #12]
 8000512:	f7ff ff73 	bl	80003fc <lcd_send_cmd>
}
 8000516:	3718      	adds	r7, #24
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}

0800051c <lcd_init>:
 * @brief Initializes the LCD in 4-bit mode.
 * @param lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);  // Wait for LCD power-up
 8000524:	2032      	movs	r0, #50	; 0x32
 8000526:	f001 fdd3 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 800052a:	2130      	movs	r1, #48	; 0x30
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f7ff ff65 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(5);
 8000532:	2005      	movs	r0, #5
 8000534:	f001 fdcc 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000538:	2130      	movs	r1, #48	; 0x30
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f7ff ff5e 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 8000540:	2001      	movs	r0, #1
 8000542:	f001 fdc5 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000546:	2130      	movs	r1, #48	; 0x30
 8000548:	6878      	ldr	r0, [r7, #4]
 800054a:	f7ff ff57 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(10);
 800054e:	200a      	movs	r0, #10
 8000550:	f001 fdbe 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8000554:	2120      	movs	r1, #32
 8000556:	6878      	ldr	r0, [r7, #4]
 8000558:	f7ff ff50 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(10);
 800055c:	200a      	movs	r0, #10
 800055e:	f001 fdb7 	bl	80020d0 <HAL_Delay>

	// LCD configuration commands
	lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 8000562:	2128      	movs	r1, #40	; 0x28
 8000564:	6878      	ldr	r0, [r7, #4]
 8000566:	f7ff ff49 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 800056a:	2001      	movs	r0, #1
 800056c:	f001 fdb0 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 8000570:	2108      	movs	r1, #8
 8000572:	6878      	ldr	r0, [r7, #4]
 8000574:	f7ff ff42 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 8000578:	2001      	movs	r0, #1
 800057a:	f001 fda9 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x01);  // Clear display
 800057e:	2101      	movs	r1, #1
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f7ff ff3b 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(2);
 8000586:	2002      	movs	r0, #2
 8000588:	f001 fda2 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 800058c:	2106      	movs	r1, #6
 800058e:	6878      	ldr	r0, [r7, #4]
 8000590:	f7ff ff34 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 8000594:	2001      	movs	r0, #1
 8000596:	f001 fd9b 	bl	80020d0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 800059a:	210c      	movs	r1, #12
 800059c:	6878      	ldr	r0, [r7, #4]
 800059e:	f7ff ff2d 	bl	80003fc <lcd_send_cmd>
}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}

080005aa <lcd_puts>:
 * @param lcd: Pointer to the LCD handle
 * @param str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 80005aa:	b580      	push	{r7, lr}
 80005ac:	b082      	sub	sp, #8
 80005ae:	af00      	add	r7, sp, #0
 80005b0:	6078      	str	r0, [r7, #4]
 80005b2:	6039      	str	r1, [r7, #0]
	while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 80005b4:	e007      	b.n	80005c6 <lcd_puts+0x1c>
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	1c5a      	adds	r2, r3, #1
 80005ba:	603a      	str	r2, [r7, #0]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	4619      	mov	r1, r3
 80005c0:	6878      	ldr	r0, [r7, #4]
 80005c2:	f7ff ff4c 	bl	800045e <lcd_send_data>
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d1f3      	bne.n	80005b6 <lcd_puts+0xc>
}
 80005ce:	bf00      	nop
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <Input_Init>:
static char last_keypad_char = 0;
static uint8_t last_enter_state = 0;
static uint8_t last_backspace_state = 0;
static uint8_t last_door_btn_state = 0;

void Input_Init(void) {
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
    last_keypad_char = 0;
 80005dc:	4b07      	ldr	r3, [pc, #28]	; (80005fc <Input_Init+0x24>)
 80005de:	2200      	movs	r2, #0
 80005e0:	701a      	strb	r2, [r3, #0]
    last_enter_state = 0;
 80005e2:	4b07      	ldr	r3, [pc, #28]	; (8000600 <Input_Init+0x28>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	701a      	strb	r2, [r3, #0]
    last_backspace_state = 0;
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <Input_Init+0x2c>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	701a      	strb	r2, [r3, #0]
    last_door_btn_state = 0;
 80005ee:	4b06      	ldr	r3, [pc, #24]	; (8000608 <Input_Init+0x30>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	701a      	strb	r2, [r3, #0]
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr
 80005fc:	200000a0 	.word	0x200000a0
 8000600:	200000a1 	.word	0x200000a1
 8000604:	200000a2 	.word	0x200000a2
 8000608:	200000a3 	.word	0x200000a3

0800060c <Input_Process>:

void Input_Process(void) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0

    // --- Handle Keypad 4x4 (Char Input) ---
    char current_key = Keypad_Readkey(&hKeypad);
 8000612:	4843      	ldr	r0, [pc, #268]	; (8000720 <Input_Process+0x114>)
 8000614:	f7ff fe2d 	bl	8000272 <Keypad_Readkey>
 8000618:	4603      	mov	r3, r0
 800061a:	71fb      	strb	r3, [r7, #7]
     * This handles:
     * - Pressing a key (0 -> 'A'): Trigger 'A'.
     * - Holding 'A' ('A' -> 'A'): Ignored.
     * - Sliding to 'B' without release ('A' -> 'B'): Trigger 'B'.
     */
    if (current_key != 0 && current_key != last_keypad_char)
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d008      	beq.n	8000634 <Input_Process+0x28>
 8000622:	4b40      	ldr	r3, [pc, #256]	; (8000724 <Input_Process+0x118>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	79fa      	ldrb	r2, [r7, #7]
 8000628:	429a      	cmp	r2, r3
 800062a:	d003      	beq.n	8000634 <Input_Process+0x28>
    {
        gKeyEvent.keyChar = current_key; // Post event
 800062c:	4a3e      	ldr	r2, [pc, #248]	; (8000728 <Input_Process+0x11c>)
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	7013      	strb	r3, [r2, #0]
 8000632:	e002      	b.n	800063a <Input_Process+0x2e>
    } else {
        gKeyEvent.keyChar = 0; // Clear event slot
 8000634:	4b3c      	ldr	r3, [pc, #240]	; (8000728 <Input_Process+0x11c>)
 8000636:	2200      	movs	r2, #0
 8000638:	701a      	strb	r2, [r3, #0]
    }
    last_keypad_char = current_key; // Update history
 800063a:	4a3a      	ldr	r2, [pc, #232]	; (8000724 <Input_Process+0x118>)
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	7013      	strb	r3, [r2, #0]

    // --- Handle Enter Button (Edge + Long Press) ---
    uint8_t enter_curr = is_button_pressed(ENTER_BUTTON_INDEX);
 8000640:	2003      	movs	r0, #3
 8000642:	f000 f917 	bl	8000874 <is_button_pressed>
 8000646:	4603      	mov	r3, r0
 8000648:	71bb      	strb	r3, [r7, #6]
    uint8_t enter_long = is_button_pressed_1s(ENTER_BUTTON_INDEX);
 800064a:	2003      	movs	r0, #3
 800064c:	f000 f92c 	bl	80008a8 <is_button_pressed_1s>
 8000650:	4603      	mov	r3, r0
 8000652:	717b      	strb	r3, [r7, #5]

    // Reset flags
    gKeyEvent.isEnter = 0;
 8000654:	4b34      	ldr	r3, [pc, #208]	; (8000728 <Input_Process+0x11c>)
 8000656:	2200      	movs	r2, #0
 8000658:	705a      	strb	r2, [r3, #1]
    gKeyEvent.isEnterLong = 0;
 800065a:	4b33      	ldr	r3, [pc, #204]	; (8000728 <Input_Process+0x11c>)
 800065c:	2200      	movs	r2, #0
 800065e:	709a      	strb	r2, [r3, #2]

    // Single press detection (Rising Edge: 0 -> 1)
    if (enter_curr == 1 && last_enter_state == 0) {
 8000660:	79bb      	ldrb	r3, [r7, #6]
 8000662:	2b01      	cmp	r3, #1
 8000664:	d106      	bne.n	8000674 <Input_Process+0x68>
 8000666:	4b31      	ldr	r3, [pc, #196]	; (800072c <Input_Process+0x120>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d102      	bne.n	8000674 <Input_Process+0x68>
        gKeyEvent.isEnter = 1;
 800066e:	4b2e      	ldr	r3, [pc, #184]	; (8000728 <Input_Process+0x11c>)
 8000670:	2201      	movs	r2, #1
 8000672:	705a      	strb	r2, [r3, #1]
    }

    // Long press detection (Handled by input_reading timer)
    if (enter_long == 1)
 8000674:	797b      	ldrb	r3, [r7, #5]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d102      	bne.n	8000680 <Input_Process+0x74>
    {
        gKeyEvent.isEnterLong = 1;
 800067a:	4b2b      	ldr	r3, [pc, #172]	; (8000728 <Input_Process+0x11c>)
 800067c:	2201      	movs	r2, #1
 800067e:	709a      	strb	r2, [r3, #2]
    }
    last_enter_state = enter_curr;
 8000680:	4a2a      	ldr	r2, [pc, #168]	; (800072c <Input_Process+0x120>)
 8000682:	79bb      	ldrb	r3, [r7, #6]
 8000684:	7013      	strb	r3, [r2, #0]

    // --- Handle Backspace Button (Edge only) ---
    uint8_t back_curr = is_button_pressed(BACKSPACE_BUTTON_INDEX);
 8000686:	2004      	movs	r0, #4
 8000688:	f000 f8f4 	bl	8000874 <is_button_pressed>
 800068c:	4603      	mov	r3, r0
 800068e:	713b      	strb	r3, [r7, #4]
    gKeyEvent.isBackspace = 0;
 8000690:	4b25      	ldr	r3, [pc, #148]	; (8000728 <Input_Process+0x11c>)
 8000692:	2200      	movs	r2, #0
 8000694:	70da      	strb	r2, [r3, #3]

    // Single press detection (Rising Edge: 0 -> 1)
    if (back_curr == 1 && last_backspace_state == 0)
 8000696:	793b      	ldrb	r3, [r7, #4]
 8000698:	2b01      	cmp	r3, #1
 800069a:	d106      	bne.n	80006aa <Input_Process+0x9e>
 800069c:	4b24      	ldr	r3, [pc, #144]	; (8000730 <Input_Process+0x124>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d102      	bne.n	80006aa <Input_Process+0x9e>
    {
        gKeyEvent.isBackspace = 1;
 80006a4:	4b20      	ldr	r3, [pc, #128]	; (8000728 <Input_Process+0x11c>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	70da      	strb	r2, [r3, #3]
    }
    last_backspace_state = back_curr;
 80006aa:	4a21      	ldr	r2, [pc, #132]	; (8000730 <Input_Process+0x124>)
 80006ac:	793b      	ldrb	r3, [r7, #4]
 80006ae:	7013      	strb	r3, [r2, #0]

    // --- Update System Input State ---
    uint8_t current_door_btn = is_button_pressed(DOOR_SENSOR_INDEX);
 80006b0:	2000      	movs	r0, #0
 80006b2:	f000 f8df 	bl	8000874 <is_button_pressed>
 80006b6:	4603      	mov	r3, r0
 80006b8:	70fb      	strb	r3, [r7, #3]
	// Edge detective -> Toggle door's state
	if (current_door_btn == 1 && last_door_btn_state == 0) {
 80006ba:	78fb      	ldrb	r3, [r7, #3]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d113      	bne.n	80006e8 <Input_Process+0xdc>
 80006c0:	4b1c      	ldr	r3, [pc, #112]	; (8000734 <Input_Process+0x128>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d10f      	bne.n	80006e8 <Input_Process+0xdc>
		if (gInputState.doorSensor == 0) {
 80006c8:	4b1b      	ldr	r3, [pc, #108]	; (8000738 <Input_Process+0x12c>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d103      	bne.n	80006d8 <Input_Process+0xcc>
			gInputState.doorSensor = 1;
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <Input_Process+0x12c>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
 80006d6:	e002      	b.n	80006de <Input_Process+0xd2>
		} else {
			gInputState.doorSensor = 0;
 80006d8:	4b17      	ldr	r3, [pc, #92]	; (8000738 <Input_Process+0x12c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	701a      	strb	r2, [r3, #0]
		}
		// 100 ticks to dislay notify change state
		setTimer(DOOR_NOTIFY_TIMER_ID, 1000);
 80006de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006e2:	2005      	movs	r0, #5
 80006e4:	f001 fc18 	bl	8001f18 <setTimer>
	}
	last_door_btn_state = current_door_btn;
 80006e8:	4a12      	ldr	r2, [pc, #72]	; (8000734 <Input_Process+0x128>)
 80006ea:	78fb      	ldrb	r3, [r7, #3]
 80006ec:	7013      	strb	r3, [r2, #0]

    // Mechanical Key Sensor
    gInputState.keySensor = is_button_pressed(KEY_SENSOR_INDEX);
 80006ee:	2001      	movs	r0, #1
 80006f0:	f000 f8c0 	bl	8000874 <is_button_pressed>
 80006f4:	4603      	mov	r3, r0
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <Input_Process+0x12c>)
 80006fa:	705a      	strb	r2, [r3, #1]

    // Indoor Unlock Button
    gInputState.indoorButton = is_button_pressed(INDOOR_BUTTON_INDEX);
 80006fc:	2002      	movs	r0, #2
 80006fe:	f000 f8b9 	bl	8000874 <is_button_pressed>
 8000702:	4603      	mov	r3, r0
 8000704:	b2da      	uxtb	r2, r3
 8000706:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <Input_Process+0x12c>)
 8000708:	709a      	strb	r2, [r3, #2]
    gInputState.indoorButtonLong = is_button_pressed_1s(INDOOR_BUTTON_INDEX);
 800070a:	2002      	movs	r0, #2
 800070c:	f000 f8cc 	bl	80008a8 <is_button_pressed_1s>
 8000710:	4603      	mov	r3, r0
 8000712:	b2da      	uxtb	r2, r3
 8000714:	4b08      	ldr	r3, [pc, #32]	; (8000738 <Input_Process+0x12c>)
 8000716:	70da      	strb	r2, [r3, #3]
}
 8000718:	bf00      	nop
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000168 	.word	0x20000168
 8000724:	200000a0 	.word	0x200000a0
 8000728:	200001e4 	.word	0x200001e4
 800072c:	200000a1 	.word	0x200000a1
 8000730:	200000a2 	.word	0x200000a2
 8000734:	200000a3 	.word	0x200000a3
 8000738:	20000110 	.word	0x20000110

0800073c <read_button>:
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];


GPIO_PinState read_button(int index)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2b04      	cmp	r3, #4
 8000748:	d82f      	bhi.n	80007aa <read_button+0x6e>
 800074a:	a201      	add	r2, pc, #4	; (adr r2, 8000750 <read_button+0x14>)
 800074c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000750:	08000765 	.word	0x08000765
 8000754:	08000773 	.word	0x08000773
 8000758:	08000781 	.word	0x08000781
 800075c:	0800078f 	.word	0x0800078f
 8000760:	0800079d 	.word	0x0800079d
    switch (index)
    {
        case DOOR_SENSOR_INDEX:
        	return HAL_GPIO_ReadPin(DOOR_SENSOR_GPIO_Port, DOOR_SENSOR_Pin);
 8000764:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000768:	4812      	ldr	r0, [pc, #72]	; (80007b4 <read_button+0x78>)
 800076a:	f001 ffdf 	bl	800272c <HAL_GPIO_ReadPin>
 800076e:	4603      	mov	r3, r0
 8000770:	e01c      	b.n	80007ac <read_button+0x70>
        case KEY_SENSOR_INDEX:
        	return HAL_GPIO_ReadPin(KEY_SENSOR_GPIO_Port, KEY_SENSOR_Pin);
 8000772:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000776:	480f      	ldr	r0, [pc, #60]	; (80007b4 <read_button+0x78>)
 8000778:	f001 ffd8 	bl	800272c <HAL_GPIO_ReadPin>
 800077c:	4603      	mov	r3, r0
 800077e:	e015      	b.n	80007ac <read_button+0x70>
        case INDOOR_BUTTON_INDEX:
        	return HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 8000780:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000784:	480b      	ldr	r0, [pc, #44]	; (80007b4 <read_button+0x78>)
 8000786:	f001 ffd1 	bl	800272c <HAL_GPIO_ReadPin>
 800078a:	4603      	mov	r3, r0
 800078c:	e00e      	b.n	80007ac <read_button+0x70>
        case ENTER_BUTTON_INDEX:
        	return HAL_GPIO_ReadPin(ENTER_GPIO_Port, ENTER_Pin);
 800078e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000792:	4809      	ldr	r0, [pc, #36]	; (80007b8 <read_button+0x7c>)
 8000794:	f001 ffca 	bl	800272c <HAL_GPIO_ReadPin>
 8000798:	4603      	mov	r3, r0
 800079a:	e007      	b.n	80007ac <read_button+0x70>
        case BACKSPACE_BUTTON_INDEX:
        	return HAL_GPIO_ReadPin(BACKSPACE_GPIO_Port, BACKSPACE_Pin);
 800079c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007a0:	4805      	ldr	r0, [pc, #20]	; (80007b8 <read_button+0x7c>)
 80007a2:	f001 ffc3 	bl	800272c <HAL_GPIO_ReadPin>
 80007a6:	4603      	mov	r3, r0
 80007a8:	e000      	b.n	80007ac <read_button+0x70>
        default:
        	return GPIO_PIN_SET;
 80007aa:	2301      	movs	r3, #1
    }
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	40011000 	.word	0x40011000
 80007b8:	40010c00 	.word	0x40010c00

080007bc <button_reading>:


void button_reading(void) {
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	71fb      	strb	r3, [r7, #7]
 80007c6:	e042      	b.n	800084e <button_reading+0x92>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80007c8:	79fa      	ldrb	r2, [r7, #7]
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	4924      	ldr	r1, [pc, #144]	; (8000860 <button_reading+0xa4>)
 80007ce:	5c89      	ldrb	r1, [r1, r2]
 80007d0:	4a24      	ldr	r2, [pc, #144]	; (8000864 <button_reading+0xa8>)
 80007d2:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = read_button(i);
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	79fc      	ldrb	r4, [r7, #7]
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff ffaf 	bl	800073c <read_button>
 80007de:	4603      	mov	r3, r0
 80007e0:	461a      	mov	r2, r3
 80007e2:	4b1f      	ldr	r3, [pc, #124]	; (8000860 <button_reading+0xa4>)
 80007e4:	551a      	strb	r2, [r3, r4]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	4a1d      	ldr	r2, [pc, #116]	; (8000860 <button_reading+0xa4>)
 80007ea:	5cd2      	ldrb	r2, [r2, r3]
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	491d      	ldr	r1, [pc, #116]	; (8000864 <button_reading+0xa8>)
 80007f0:	5ccb      	ldrb	r3, [r1, r3]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d128      	bne.n	8000848 <button_reading+0x8c>
		{
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80007f6:	79fa      	ldrb	r2, [r7, #7]
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	4919      	ldr	r1, [pc, #100]	; (8000860 <button_reading+0xa4>)
 80007fc:	5c89      	ldrb	r1, [r1, r2]
 80007fe:	4a1a      	ldr	r2, [pc, #104]	; (8000868 <button_reading+0xac>)
 8000800:	54d1      	strb	r1, [r2, r3]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED)
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	4a18      	ldr	r2, [pc, #96]	; (8000868 <button_reading+0xac>)
 8000806:	5cd3      	ldrb	r3, [r2, r3]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d114      	bne.n	8000836 <button_reading+0x7a>
			{
				 //if a button is pressed, we start counting
				 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	4a17      	ldr	r2, [pc, #92]	; (800086c <button_reading+0xb0>)
 8000810:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000814:	2b63      	cmp	r3, #99	; 0x63
 8000816:	d809      	bhi.n	800082c <button_reading+0x70>
					 counterForButtonPress1s[i]++;
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	4a14      	ldr	r2, [pc, #80]	; (800086c <button_reading+0xb0>)
 800081c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000820:	3201      	adds	r2, #1
 8000822:	b291      	uxth	r1, r2
 8000824:	4a11      	ldr	r2, [pc, #68]	; (800086c <button_reading+0xb0>)
 8000826:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800082a:	e00d      	b.n	8000848 <button_reading+0x8c>
				 } else {
					 //the flag is turned on when 1 second has passed
					 //since the button is pressed.
					 flagForButtonPress1s[i] = 1;
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	4a10      	ldr	r2, [pc, #64]	; (8000870 <button_reading+0xb4>)
 8000830:	2101      	movs	r1, #1
 8000832:	54d1      	strb	r1, [r2, r3]
 8000834:	e008      	b.n	8000848 <button_reading+0x8c>
					 //todo
				 }
			} else {
				 counterForButtonPress1s[i] = 0;
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	4a0c      	ldr	r2, [pc, #48]	; (800086c <button_reading+0xb0>)
 800083a:	2100      	movs	r1, #0
 800083c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				 flagForButtonPress1s[i] = 0;
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	4a0b      	ldr	r2, [pc, #44]	; (8000870 <button_reading+0xb4>)
 8000844:	2100      	movs	r1, #0
 8000846:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	3301      	adds	r3, #1
 800084c:	71fb      	strb	r3, [r7, #7]
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	2b04      	cmp	r3, #4
 8000852:	d9b9      	bls.n	80007c8 <button_reading+0xc>
			}
		}
	}
}
 8000854:	bf00      	nop
 8000856:	bf00      	nop
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	bd90      	pop	{r4, r7, pc}
 800085e:	bf00      	nop
 8000860:	200000ac 	.word	0x200000ac
 8000864:	200000b4 	.word	0x200000b4
 8000868:	200000a4 	.word	0x200000a4
 800086c:	200000c4 	.word	0x200000c4
 8000870:	200000bc 	.word	0x200000bc

08000874 <is_button_pressed>:

unsigned int is_button_pressed(unsigned int index) {
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b04      	cmp	r3, #4
 8000880:	d901      	bls.n	8000886 <is_button_pressed+0x12>
 8000882:	2300      	movs	r3, #0
 8000884:	e008      	b.n	8000898 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000886:	4a07      	ldr	r2, [pc, #28]	; (80008a4 <is_button_pressed+0x30>)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4413      	add	r3, r2
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	bf0c      	ite	eq
 8000892:	2301      	moveq	r3, #1
 8000894:	2300      	movne	r3, #0
 8000896:	b2db      	uxtb	r3, r3
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	200000a4 	.word	0x200000a4

080008a8 <is_button_pressed_1s>:


unsigned int is_button_pressed_1s(unsigned int index){
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b04      	cmp	r3, #4
 80008b4:	d901      	bls.n	80008ba <is_button_pressed_1s+0x12>
 80008b6:	2300      	movs	r3, #0
 80008b8:	e008      	b.n	80008cc <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 80008ba:	4a07      	ldr	r2, [pc, #28]	; (80008d8 <is_button_pressed_1s+0x30>)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4413      	add	r3, r2
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	bf0c      	ite	eq
 80008c6:	2301      	moveq	r3, #1
 80008c8:	2300      	movne	r3, #0
 80008ca:	b2db      	uxtb	r3, r3
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	200000bc 	.word	0x200000bc

080008dc <KMP_BuildLPS>:
/**
Build LPS array for 4-character pattern
**/

void KMP_BuildLPS(const uint8_t *pattern, uint16_t *lps)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
    uint16_t len = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	81fb      	strh	r3, [r7, #14]
    lps[0] = 0;
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	2200      	movs	r2, #0
 80008ee:	801a      	strh	r2, [r3, #0]
    uint16_t i = 1;
 80008f0:	2301      	movs	r3, #1
 80008f2:	81bb      	strh	r3, [r7, #12]
    
    while (i < PASSWORD_LENGTH) {
 80008f4:	e02c      	b.n	8000950 <KMP_BuildLPS+0x74>
        if (pattern[i] == pattern[len]) {
 80008f6:	89bb      	ldrh	r3, [r7, #12]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	4413      	add	r3, r2
 80008fc:	781a      	ldrb	r2, [r3, #0]
 80008fe:	89fb      	ldrh	r3, [r7, #14]
 8000900:	6879      	ldr	r1, [r7, #4]
 8000902:	440b      	add	r3, r1
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	429a      	cmp	r2, r3
 8000908:	d10c      	bne.n	8000924 <KMP_BuildLPS+0x48>
            len++;
 800090a:	89fb      	ldrh	r3, [r7, #14]
 800090c:	3301      	adds	r3, #1
 800090e:	81fb      	strh	r3, [r7, #14]
            lps[i] = len;
 8000910:	89bb      	ldrh	r3, [r7, #12]
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	683a      	ldr	r2, [r7, #0]
 8000916:	4413      	add	r3, r2
 8000918:	89fa      	ldrh	r2, [r7, #14]
 800091a:	801a      	strh	r2, [r3, #0]
            i++;
 800091c:	89bb      	ldrh	r3, [r7, #12]
 800091e:	3301      	adds	r3, #1
 8000920:	81bb      	strh	r3, [r7, #12]
 8000922:	e015      	b.n	8000950 <KMP_BuildLPS+0x74>
        } else {
            if (len != 0) {
 8000924:	89fb      	ldrh	r3, [r7, #14]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d009      	beq.n	800093e <KMP_BuildLPS+0x62>
                len = lps[len - 1];
 800092a:	89fb      	ldrh	r3, [r7, #14]
 800092c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8000930:	3b01      	subs	r3, #1
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	683a      	ldr	r2, [r7, #0]
 8000936:	4413      	add	r3, r2
 8000938:	881b      	ldrh	r3, [r3, #0]
 800093a:	81fb      	strh	r3, [r7, #14]
 800093c:	e008      	b.n	8000950 <KMP_BuildLPS+0x74>
            } else {
                lps[i] = 0;
 800093e:	89bb      	ldrh	r3, [r7, #12]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	683a      	ldr	r2, [r7, #0]
 8000944:	4413      	add	r3, r2
 8000946:	2200      	movs	r2, #0
 8000948:	801a      	strh	r2, [r3, #0]
                i++;
 800094a:	89bb      	ldrh	r3, [r7, #12]
 800094c:	3301      	adds	r3, #1
 800094e:	81bb      	strh	r3, [r7, #12]
    while (i < PASSWORD_LENGTH) {
 8000950:	89bb      	ldrh	r3, [r7, #12]
 8000952:	2b03      	cmp	r3, #3
 8000954:	d9cf      	bls.n	80008f6 <KMP_BuildLPS+0x1a>
            }
        }
    }
}
 8000956:	bf00      	nop
 8000958:	bf00      	nop
 800095a:	3714      	adds	r7, #20
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr
	...

08000964 <KMP_FindPassword>:

bool KMP_FindPassword(const uint8_t *input, uint16_t length)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	807b      	strh	r3, [r7, #2]
    if (length < PASSWORD_LENGTH) {
 8000970:	887b      	ldrh	r3, [r7, #2]
 8000972:	2b03      	cmp	r3, #3
 8000974:	d801      	bhi.n	800097a <KMP_FindPassword+0x16>
        return false;
 8000976:	2300      	movs	r3, #0
 8000978:	e040      	b.n	80009fc <KMP_FindPassword+0x98>
    }
    
    // Build LPS array
	uint16_t lps[PASSWORD_LENGTH];
	KMP_BuildLPS((const uint8_t*)gPassword, lps);
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	4619      	mov	r1, r3
 8000980:	4820      	ldr	r0, [pc, #128]	; (8000a04 <KMP_FindPassword+0xa0>)
 8000982:	f7ff ffab 	bl	80008dc <KMP_BuildLPS>

	uint16_t i = 0;  // Index for input
 8000986:	2300      	movs	r3, #0
 8000988:	82fb      	strh	r3, [r7, #22]
	uint16_t j = 0;  // Index for password
 800098a:	2300      	movs	r3, #0
 800098c:	82bb      	strh	r3, [r7, #20]
    
    while (i < length) {
 800098e:	e030      	b.n	80009f2 <KMP_FindPassword+0x8e>
        if (gPassword[j] == input[i]) {
 8000990:	8abb      	ldrh	r3, [r7, #20]
 8000992:	4a1c      	ldr	r2, [pc, #112]	; (8000a04 <KMP_FindPassword+0xa0>)
 8000994:	5cd2      	ldrb	r2, [r2, r3]
 8000996:	8afb      	ldrh	r3, [r7, #22]
 8000998:	6879      	ldr	r1, [r7, #4]
 800099a:	440b      	add	r3, r1
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d105      	bne.n	80009ae <KMP_FindPassword+0x4a>
            i++;
 80009a2:	8afb      	ldrh	r3, [r7, #22]
 80009a4:	3301      	adds	r3, #1
 80009a6:	82fb      	strh	r3, [r7, #22]
            j++;
 80009a8:	8abb      	ldrh	r3, [r7, #20]
 80009aa:	3301      	adds	r3, #1
 80009ac:	82bb      	strh	r3, [r7, #20]
        }
        
        if (j == PASSWORD_LENGTH) {
 80009ae:	8abb      	ldrh	r3, [r7, #20]
 80009b0:	2b04      	cmp	r3, #4
 80009b2:	d101      	bne.n	80009b8 <KMP_FindPassword+0x54>
            // Password found!
            return true;
 80009b4:	2301      	movs	r3, #1
 80009b6:	e021      	b.n	80009fc <KMP_FindPassword+0x98>
        } else if (i < length && gPassword[j] != input[i]) {
 80009b8:	8afa      	ldrh	r2, [r7, #22]
 80009ba:	887b      	ldrh	r3, [r7, #2]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d218      	bcs.n	80009f2 <KMP_FindPassword+0x8e>
 80009c0:	8abb      	ldrh	r3, [r7, #20]
 80009c2:	4a10      	ldr	r2, [pc, #64]	; (8000a04 <KMP_FindPassword+0xa0>)
 80009c4:	5cd2      	ldrb	r2, [r2, r3]
 80009c6:	8afb      	ldrh	r3, [r7, #22]
 80009c8:	6879      	ldr	r1, [r7, #4]
 80009ca:	440b      	add	r3, r1
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	429a      	cmp	r2, r3
 80009d0:	d00f      	beq.n	80009f2 <KMP_FindPassword+0x8e>
            if (j != 0) {
 80009d2:	8abb      	ldrh	r3, [r7, #20]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d009      	beq.n	80009ec <KMP_FindPassword+0x88>
                j = lps[j - 1];
 80009d8:	8abb      	ldrh	r3, [r7, #20]
 80009da:	3b01      	subs	r3, #1
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	f107 0218 	add.w	r2, r7, #24
 80009e2:	4413      	add	r3, r2
 80009e4:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 80009e8:	82bb      	strh	r3, [r7, #20]
 80009ea:	e002      	b.n	80009f2 <KMP_FindPassword+0x8e>
            } else {
                i++;
 80009ec:	8afb      	ldrh	r3, [r7, #22]
 80009ee:	3301      	adds	r3, #1
 80009f0:	82fb      	strh	r3, [r7, #22]
    while (i < length) {
 80009f2:	8afa      	ldrh	r2, [r7, #22]
 80009f4:	887b      	ldrh	r3, [r7, #2]
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d3ca      	bcc.n	8000990 <KMP_FindPassword+0x2c>
            }
        }
    }
    
    return false;  // Password not found
 80009fa:	2300      	movs	r3, #0
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3718      	adds	r7, #24
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20000160 	.word	0x20000160

08000a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08e      	sub	sp, #56	; 0x38
 8000a0c:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a0e:	f001 fafd 	bl	800200c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a12:	f000 f86d 	bl	8000af0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a16:	f000 f921 	bl	8000c5c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a1a:	f000 f8d3 	bl	8000bc4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000a1e:	f000 f8a3 	bl	8000b68 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8000a22:	4829      	ldr	r0, [pc, #164]	; (8000ac8 <main+0xc0>)
 8000a24:	f003 face 	bl	8003fc4 <HAL_TIM_Base_Start_IT>

	// LCD Driver
	lcd1.hi2c = &hi2c1;     // I2C from MX
 8000a28:	4b28      	ldr	r3, [pc, #160]	; (8000acc <main+0xc4>)
 8000a2a:	4a29      	ldr	r2, [pc, #164]	; (8000ad0 <main+0xc8>)
 8000a2c:	601a      	str	r2, [r3, #0]
	lcd1.address = 0x27;
 8000a2e:	4b27      	ldr	r3, [pc, #156]	; (8000acc <main+0xc4>)
 8000a30:	2227      	movs	r2, #39	; 0x27
 8000a32:	711a      	strb	r2, [r3, #4]
	lcd_init(&lcd1);
 8000a34:	4825      	ldr	r0, [pc, #148]	; (8000acc <main+0xc4>)
 8000a36:	f7ff fd71 	bl	800051c <lcd_init>
	lcd_clear(&lcd1);
 8000a3a:	4824      	ldr	r0, [pc, #144]	; (8000acc <main+0xc4>)
 8000a3c:	f7ff fd40 	bl	80004c0 <lcd_clear>

	// Global Variables
	init_global_variables();
 8000a40:	f7ff fc82 	bl	8000348 <init_global_variables>

	// Khi to Scheduler
	SCH_Init();
 8000a44:	f000 fc3e 	bl	80012c4 <SCH_Init>

	// Khi to Keypad Driver
	Keypad_Init(&hKeypad, KEYMAP,
 8000a48:	2308      	movs	r3, #8
 8000a4a:	930d      	str	r3, [sp, #52]	; 0x34
 8000a4c:	4b21      	ldr	r3, [pc, #132]	; (8000ad4 <main+0xcc>)
 8000a4e:	930c      	str	r3, [sp, #48]	; 0x30
 8000a50:	2304      	movs	r3, #4
 8000a52:	930b      	str	r3, [sp, #44]	; 0x2c
 8000a54:	4b1f      	ldr	r3, [pc, #124]	; (8000ad4 <main+0xcc>)
 8000a56:	930a      	str	r3, [sp, #40]	; 0x28
 8000a58:	2302      	movs	r3, #2
 8000a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8000a5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ad4 <main+0xcc>)
 8000a5e:	9308      	str	r3, [sp, #32]
 8000a60:	2301      	movs	r3, #1
 8000a62:	9307      	str	r3, [sp, #28]
 8000a64:	4b1b      	ldr	r3, [pc, #108]	; (8000ad4 <main+0xcc>)
 8000a66:	9306      	str	r3, [sp, #24]
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	9305      	str	r3, [sp, #20]
 8000a6c:	4b19      	ldr	r3, [pc, #100]	; (8000ad4 <main+0xcc>)
 8000a6e:	9304      	str	r3, [sp, #16]
 8000a70:	2340      	movs	r3, #64	; 0x40
 8000a72:	9303      	str	r3, [sp, #12]
 8000a74:	4b17      	ldr	r3, [pc, #92]	; (8000ad4 <main+0xcc>)
 8000a76:	9302      	str	r3, [sp, #8]
 8000a78:	2320      	movs	r3, #32
 8000a7a:	9301      	str	r3, [sp, #4]
 8000a7c:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <main+0xcc>)
 8000a7e:	9300      	str	r3, [sp, #0]
 8000a80:	2310      	movs	r3, #16
 8000a82:	4a14      	ldr	r2, [pc, #80]	; (8000ad4 <main+0xcc>)
 8000a84:	4914      	ldr	r1, [pc, #80]	; (8000ad8 <main+0xd0>)
 8000a86:	4815      	ldr	r0, [pc, #84]	; (8000adc <main+0xd4>)
 8000a88:	f7ff fb72 	bl	8000170 <Keypad_Init>
				ROW2_GPIO_Port, ROW2_Pin,
				ROW3_GPIO_Port, ROW3_Pin,
				ROW4_GPIO_Port, ROW4_Pin);

	// Logic Modules Initialization
	Input_Init();
 8000a8c:	f7ff fda4 	bl	80005d8 <Input_Init>
	Output_Init();
 8000a90:	f000 fb40 	bl	8001114 <Output_Init>
	State_Init();
 8000a94:	f000 fe4c 	bl	8001730 <State_Init>

	SCH_Add_Task(button_reading, 0, 10);
 8000a98:	220a      	movs	r2, #10
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	4810      	ldr	r0, [pc, #64]	; (8000ae0 <main+0xd8>)
 8000a9e:	f000 fc2f 	bl	8001300 <SCH_Add_Task>
	SCH_Add_Task(Input_Process,  1, 10);
 8000aa2:	220a      	movs	r2, #10
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	480f      	ldr	r0, [pc, #60]	; (8000ae4 <main+0xdc>)
 8000aa8:	f000 fc2a 	bl	8001300 <SCH_Add_Task>
	SCH_Add_Task(State_Process,  2, 10);
 8000aac:	220a      	movs	r2, #10
 8000aae:	2102      	movs	r1, #2
 8000ab0:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <main+0xe0>)
 8000ab2:	f000 fc25 	bl	8001300 <SCH_Add_Task>
	SCH_Add_Task(Output_Process, 3, 20);
 8000ab6:	2214      	movs	r2, #20
 8000ab8:	2103      	movs	r1, #3
 8000aba:	480c      	ldr	r0, [pc, #48]	; (8000aec <main+0xe4>)
 8000abc:	f000 fc20 	bl	8001300 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		SCH_Dispatch_Tasks();
 8000ac0:	f000 fd08 	bl	80014d4 <SCH_Dispatch_Tasks>
 8000ac4:	e7fc      	b.n	8000ac0 <main+0xb8>
 8000ac6:	bf00      	nop
 8000ac8:	20000258 	.word	0x20000258
 8000acc:	20000128 	.word	0x20000128
 8000ad0:	20000204 	.word	0x20000204
 8000ad4:	40010800 	.word	0x40010800
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	20000168 	.word	0x20000168
 8000ae0:	080007bd 	.word	0x080007bd
 8000ae4:	0800060d 	.word	0x0800060d
 8000ae8:	08001759 	.word	0x08001759
 8000aec:	08001181 	.word	0x08001181

08000af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b090      	sub	sp, #64	; 0x40
 8000af4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af6:	f107 0318 	add.w	r3, r7, #24
 8000afa:	2228      	movs	r2, #40	; 0x28
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f003 fe3a 	bl	8004778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b04:	1d3b      	adds	r3, r7, #4
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
 8000b10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b12:	2302      	movs	r3, #2
 8000b14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b16:	2301      	movs	r3, #1
 8000b18:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b1a:	2310      	movs	r3, #16
 8000b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b22:	f107 0318 	add.w	r3, r7, #24
 8000b26:	4618      	mov	r0, r3
 8000b28:	f002 fe02 	bl	8003730 <HAL_RCC_OscConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b32:	f000 f925 	bl	8000d80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b36:	230f      	movs	r3, #15
 8000b38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b42:	2300      	movs	r3, #0
 8000b44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b46:	2300      	movs	r3, #0
 8000b48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b4a:	1d3b      	adds	r3, r7, #4
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f003 f86e 	bl	8003c30 <HAL_RCC_ClockConfig>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b5a:	f000 f911 	bl	8000d80 <Error_Handler>
  }
}
 8000b5e:	bf00      	nop
 8000b60:	3740      	adds	r7, #64	; 0x40
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b6c:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b6e:	4a13      	ldr	r2, [pc, #76]	; (8000bbc <MX_I2C1_Init+0x54>)
 8000b70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b72:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b74:	4a12      	ldr	r2, [pc, #72]	; (8000bc0 <MX_I2C1_Init+0x58>)
 8000b76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b78:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b92:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b98:	4b07      	ldr	r3, [pc, #28]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ba4:	4804      	ldr	r0, [pc, #16]	; (8000bb8 <MX_I2C1_Init+0x50>)
 8000ba6:	f001 fdf1 	bl	800278c <HAL_I2C_Init>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bb0:	f000 f8e6 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000204 	.word	0x20000204
 8000bbc:	40005400 	.word	0x40005400
 8000bc0:	000186a0 	.word	0x000186a0

08000bc4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bca:	f107 0308 	add.w	r3, r7, #8
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd8:	463b      	mov	r3, r7
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000be0:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000be2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000be6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000be8:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000bea:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf0:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000bf6:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000bf8:	2209      	movs	r2, #9
 8000bfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfc:	4b16      	ldr	r3, [pc, #88]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c08:	4813      	ldr	r0, [pc, #76]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000c0a:	f003 f98b 	bl	8003f24 <HAL_TIM_Base_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c14:	f000 f8b4 	bl	8000d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c1e:	f107 0308 	add.w	r3, r7, #8
 8000c22:	4619      	mov	r1, r3
 8000c24:	480c      	ldr	r0, [pc, #48]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000c26:	f003 fb0f 	bl	8004248 <HAL_TIM_ConfigClockSource>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c30:	f000 f8a6 	bl	8000d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c34:	2300      	movs	r3, #0
 8000c36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4805      	ldr	r0, [pc, #20]	; (8000c58 <MX_TIM2_Init+0x94>)
 8000c42:	f003 fcf1 	bl	8004628 <HAL_TIMEx_MasterConfigSynchronization>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c4c:	f000 f898 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000258 	.word	0x20000258

08000c5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c62:	f107 0310 	add.w	r3, r7, #16
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c70:	4b39      	ldr	r3, [pc, #228]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a38      	ldr	r2, [pc, #224]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000c76:	f043 0310 	orr.w	r3, r3, #16
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b36      	ldr	r3, [pc, #216]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f003 0310 	and.w	r3, r3, #16
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c88:	4b33      	ldr	r3, [pc, #204]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a32      	ldr	r2, [pc, #200]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000c8e:	f043 0304 	orr.w	r3, r3, #4
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b30      	ldr	r3, [pc, #192]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0304 	and.w	r3, r3, #4
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca0:	4b2d      	ldr	r3, [pc, #180]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	4a2c      	ldr	r2, [pc, #176]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000ca6:	f043 0308 	orr.w	r3, r3, #8
 8000caa:	6193      	str	r3, [r2, #24]
 8000cac:	4b2a      	ldr	r3, [pc, #168]	; (8000d58 <MX_GPIO_Init+0xfc>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	f003 0308 	and.w	r3, r3, #8
 8000cb4:	607b      	str	r3, [r7, #4]
 8000cb6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	21f0      	movs	r1, #240	; 0xf0
 8000cbc:	4827      	ldr	r0, [pc, #156]	; (8000d5c <MX_GPIO_Init+0x100>)
 8000cbe:	f001 fd4c 	bl	800275a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|RELAY_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	211b      	movs	r1, #27
 8000cc6:	4826      	ldr	r0, [pc, #152]	; (8000d60 <MX_GPIO_Init+0x104>)
 8000cc8:	f001 fd47 	bl	800275a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DOOR_SENSOR_Pin KEY_SENSOR_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = DOOR_SENSOR_Pin|KEY_SENSOR_Pin|BUTTON_Pin;
 8000ccc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cda:	f107 0310 	add.w	r3, r7, #16
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4820      	ldr	r0, [pc, #128]	; (8000d64 <MX_GPIO_Init+0x108>)
 8000ce2:	f001 fb9f 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin;
 8000ce6:	230f      	movs	r3, #15
 8000ce8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	f107 0310 	add.w	r3, r7, #16
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4818      	ldr	r0, [pc, #96]	; (8000d5c <MX_GPIO_Init+0x100>)
 8000cfa:	f001 fb93 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin COL4_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin;
 8000cfe:	23f0      	movs	r3, #240	; 0xf0
 8000d00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0e:	f107 0310 	add.w	r3, r7, #16
 8000d12:	4619      	mov	r1, r3
 8000d14:	4811      	ldr	r0, [pc, #68]	; (8000d5c <MX_GPIO_Init+0x100>)
 8000d16:	f001 fb85 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin RELAY_Pin LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|RELAY_Pin|LED_GREEN_Pin|LED_RED_Pin;
 8000d1a:	231b      	movs	r3, #27
 8000d1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d26:	2302      	movs	r3, #2
 8000d28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d2a:	f107 0310 	add.w	r3, r7, #16
 8000d2e:	4619      	mov	r1, r3
 8000d30:	480b      	ldr	r0, [pc, #44]	; (8000d60 <MX_GPIO_Init+0x104>)
 8000d32:	f001 fb77 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENTER_Pin BACKSPACE_Pin */
  GPIO_InitStruct.Pin = ENTER_Pin|BACKSPACE_Pin;
 8000d36:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d44:	f107 0310 	add.w	r3, r7, #16
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4805      	ldr	r0, [pc, #20]	; (8000d60 <MX_GPIO_Init+0x104>)
 8000d4c:	f001 fb6a 	bl	8002424 <HAL_GPIO_Init>

}
 8000d50:	bf00      	nop
 8000d52:	3720      	adds	r7, #32
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40010800 	.word	0x40010800
 8000d60:	40010c00 	.word	0x40010c00
 8000d64:	40011000 	.word	0x40011000

08000d68 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000d70:	f000 fb6c 	bl	800144c <SCH_Update>
	timerRun();
 8000d74:	f001 f8f4 	bl	8001f60 <timerRun>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d88:	e7fe      	b.n	8000d88 <Error_Handler+0x8>

08000d8a <center_text>:

/**
 * @brief Centers text on a 16-char line.
 */
static void center_text(char *dest, const char *src)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b084      	sub	sp, #16
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	6039      	str	r1, [r7, #0]
    size_t len = strlen(src);
 8000d94:	6838      	ldr	r0, [r7, #0]
 8000d96:	f7ff f9e3 	bl	8000160 <strlen>
 8000d9a:	60f8      	str	r0, [r7, #12]
    if (len > 16) len = 16;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b10      	cmp	r3, #16
 8000da0:	d901      	bls.n	8000da6 <center_text+0x1c>
 8000da2:	2310      	movs	r3, #16
 8000da4:	60fb      	str	r3, [r7, #12]
    size_t pad_left = (16 - len) / 2;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	f1c3 0310 	rsb	r3, r3, #16
 8000dac:	085b      	lsrs	r3, r3, #1
 8000dae:	60bb      	str	r3, [r7, #8]
    memset(dest, ' ', 16);
 8000db0:	2210      	movs	r2, #16
 8000db2:	2120      	movs	r1, #32
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f003 fcdf 	bl	8004778 <memset>
    memcpy(dest + pad_left, src, len);
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	6839      	ldr	r1, [r7, #0]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f003 fcc9 	bl	800475c <memcpy>
    dest[16] = '\0';
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	3310      	adds	r3, #16
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
	...

08000ddc <format_password_display>:
/**
 * @brief Logic display enter string: Sliding Window (4 chars) + Masking (1s)
 * Output writes to gOutputStatus.lcdLine2 at index 6-9.
 */
static void format_password_display(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08e      	sub	sp, #56	; 0x38
 8000de0:	af00      	add	r7, sp, #0
	char displayBuffer[17];

    memset(displayBuffer, ' ', 16); // Fill with spaces
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	2210      	movs	r2, #16
 8000de6:	2120      	movs	r1, #32
 8000de8:	4618      	mov	r0, r3
 8000dea:	f003 fcc5 	bl	8004778 <memset>
    displayBuffer[16] = '\0';
 8000dee:	2300      	movs	r3, #0
 8000df0:	753b      	strb	r3, [r7, #20]

    int currentLen = strlen(inputBuffer);
 8000df2:	482b      	ldr	r0, [pc, #172]	; (8000ea0 <format_password_display+0xc4>)
 8000df4:	f7ff f9b4 	bl	8000160 <strlen>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	62bb      	str	r3, [r7, #40]	; 0x28

    // 1. Detect new character input to restart visibility timer
    if (currentLen > lastInputLen)
 8000dfc:	4b29      	ldr	r3, [pc, #164]	; (8000ea4 <format_password_display+0xc8>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e02:	429a      	cmp	r2, r3
 8000e04:	dd04      	ble.n	8000e10 <format_password_display+0x34>
    {
        setTimer(MASK_TIMER_ID, MASK_TIMEOUT_MS); // Start 1s timer
 8000e06:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e0a:	2004      	movs	r0, #4
 8000e0c:	f001 f884 	bl	8001f18 <setTimer>
    }
    lastInputLen = currentLen;
 8000e10:	4a24      	ldr	r2, [pc, #144]	; (8000ea4 <format_password_display+0xc8>)
 8000e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e14:	6013      	str	r3, [r2, #0]

    // 2. Sliding Window Logic: Determine which 4 characters to show
    // If len <= 4: Show [0]..[len-1]
    // If len > 4:  Show [len-4]..[len-1]
    int startIdx = (currentLen > 4) ? (currentLen - 4) : 0;
 8000e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e18:	2b04      	cmp	r3, #4
 8000e1a:	bfb8      	it	lt
 8000e1c:	2304      	movlt	r3, #4
 8000e1e:	3b04      	subs	r3, #4
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
    int endIdx = currentLen;
 8000e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e24:	623b      	str	r3, [r7, #32]
    int windowLen = endIdx - startIdx;
 8000e26:	6a3a      	ldr	r2, [r7, #32]
 8000e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	61fb      	str	r3, [r7, #28]
    // 3. Render characters into a temp 4-char buffer
    // Target position on LCD: Index 6, 7, 8, 9 (Center of 16 chars)
    // 012345 6789 012345
    // "      XXXX      "

    int lcdIdx = 6; // Start writing at index 6
 8000e2e:	2306      	movs	r3, #6
 8000e30:	637b      	str	r3, [r7, #52]	; 0x34

    for (int i = 0; i < windowLen; i++) {
 8000e32:	2300      	movs	r3, #0
 8000e34:	633b      	str	r3, [r7, #48]	; 0x30
 8000e36:	e026      	b.n	8000e86 <format_password_display+0xaa>
        int originalIdx = startIdx + i;
 8000e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e3c:	4413      	add	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        char charToShow = inputBuffer[originalIdx];
 8000e40:	4a17      	ldr	r2, [pc, #92]	; (8000ea0 <format_password_display+0xc4>)
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	4413      	add	r3, r2
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        // Masking Logic:
        // - Older chars are always '*'
        // - The very last char is visible ONLY if MASK_TIMER is running
        if (originalIdx == (currentLen - 1)) {
 8000e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d107      	bne.n	8000e66 <format_password_display+0x8a>
            // Check if timer is still running (flag == 0 means running)
            if (timer_counter[MASK_TIMER_ID] > 0) {
 8000e56:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <format_password_display+0xcc>)
 8000e58:	691b      	ldr	r3, [r3, #16]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	dc06      	bgt.n	8000e6c <format_password_display+0x90>
                // Keep char visible
            } else {
                charToShow = '*';
 8000e5e:	232a      	movs	r3, #42	; 0x2a
 8000e60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000e64:	e002      	b.n	8000e6c <format_password_display+0x90>
            }
        } else {
            charToShow = '*';
 8000e66:	232a      	movs	r3, #42	; 0x2a
 8000e68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        displayBuffer[lcdIdx++] = charToShow;
 8000e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e6e:	1c5a      	adds	r2, r3, #1
 8000e70:	637a      	str	r2, [r7, #52]	; 0x34
 8000e72:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000e76:	4413      	add	r3, r2
 8000e78:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000e7c:	f803 2c34 	strb.w	r2, [r3, #-52]
    for (int i = 0; i < windowLen; i++) {
 8000e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e82:	3301      	adds	r3, #1
 8000e84:	633b      	str	r3, [r7, #48]	; 0x30
 8000e86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	dbd4      	blt.n	8000e38 <format_password_display+0x5c>
    }

    // Copy to global output
    strcpy(gOutputStatus.lcdLine2, displayBuffer);
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	4619      	mov	r1, r3
 8000e92:	4806      	ldr	r0, [pc, #24]	; (8000eac <format_password_display+0xd0>)
 8000e94:	f003 fc98 	bl	80047c8 <strcpy>
}
 8000e98:	bf00      	nop
 8000e9a:	3738      	adds	r7, #56	; 0x38
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000130 	.word	0x20000130
 8000ea4:	200000f8 	.word	0x200000f8
 8000ea8:	20000148 	.word	0x20000148
 8000eac:	200001d1 	.word	0x200001d1

08000eb0 <MapStateToVisuals>:

/**
 * @brief Maps current FSM State to Visuals (LCD Text & LED Colors)
 */
static void MapStateToVisuals(void)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b089      	sub	sp, #36	; 0x24
 8000eb4:	af00      	add	r7, sp, #0
    // Default Actuator States (Safety First)

    char tempStr[17];

    switch (gSystemState.currentState) {
 8000eb6:	4b77      	ldr	r3, [pc, #476]	; (8001094 <MapStateToVisuals+0x1e4>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	2b0d      	cmp	r3, #13
 8000ebe:	f200 80e3 	bhi.w	8001088 <MapStateToVisuals+0x1d8>
 8000ec2:	a201      	add	r2, pc, #4	; (adr r2, 8000ec8 <MapStateToVisuals+0x18>)
 8000ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec8:	08000f01 	.word	0x08000f01
 8000ecc:	08000f13 	.word	0x08000f13
 8000ed0:	08000f25 	.word	0x08000f25
 8000ed4:	08000f37 	.word	0x08000f37
 8000ed8:	08000f45 	.word	0x08000f45
 8000edc:	08000fa9 	.word	0x08000fa9
 8000ee0:	08000ffd 	.word	0x08000ffd
 8000ee4:	0800100f 	.word	0x0800100f
 8000ee8:	08001021 	.word	0x08001021
 8000eec:	0800102f 	.word	0x0800102f
 8000ef0:	08001041 	.word	0x08001041
 8000ef4:	08001053 	.word	0x08001053
 8000ef8:	08001065 	.word	0x08001065
 8000efc:	08001077 	.word	0x08001077
        case LOCKED_SLEEP:
            center_text(gOutputStatus.lcdLine1, " ");
 8000f00:	4965      	ldr	r1, [pc, #404]	; (8001098 <MapStateToVisuals+0x1e8>)
 8000f02:	4866      	ldr	r0, [pc, #408]	; (800109c <MapStateToVisuals+0x1ec>)
 8000f04:	f7ff ff41 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, " ");
 8000f08:	4963      	ldr	r1, [pc, #396]	; (8001098 <MapStateToVisuals+0x1e8>)
 8000f0a:	4865      	ldr	r0, [pc, #404]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8000f0c:	f7ff ff3d 	bl	8000d8a <center_text>
            break;
 8000f10:	e0bb      	b.n	800108a <MapStateToVisuals+0x1da>
        case LOCKED_WAKEUP:
            center_text(gOutputStatus.lcdLine1, "LOCK WAKE UP");
 8000f12:	4964      	ldr	r1, [pc, #400]	; (80010a4 <MapStateToVisuals+0x1f4>)
 8000f14:	4861      	ldr	r0, [pc, #388]	; (800109c <MapStateToVisuals+0x1ec>)
 8000f16:	f7ff ff38 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, "Checking...");
 8000f1a:	4963      	ldr	r1, [pc, #396]	; (80010a8 <MapStateToVisuals+0x1f8>)
 8000f1c:	4860      	ldr	r0, [pc, #384]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8000f1e:	f7ff ff34 	bl	8000d8a <center_text>
            break;
 8000f22:	e0b2      	b.n	800108a <MapStateToVisuals+0x1da>
        case BATTERY_WARNING:
            center_text(gOutputStatus.lcdLine1, "WARNING");
 8000f24:	4961      	ldr	r1, [pc, #388]	; (80010ac <MapStateToVisuals+0x1fc>)
 8000f26:	485d      	ldr	r0, [pc, #372]	; (800109c <MapStateToVisuals+0x1ec>)
 8000f28:	f7ff ff2f 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, "LOW BATTERY!");
 8000f2c:	4960      	ldr	r1, [pc, #384]	; (80010b0 <MapStateToVisuals+0x200>)
 8000f2e:	485c      	ldr	r0, [pc, #368]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8000f30:	f7ff ff2b 	bl	8000d8a <center_text>
            break;
 8000f34:	e0a9      	b.n	800108a <MapStateToVisuals+0x1da>
        case LOCKED_ENTRY:
            center_text(gOutputStatus.lcdLine1, "ENTER PASSWORD:");
 8000f36:	495f      	ldr	r1, [pc, #380]	; (80010b4 <MapStateToVisuals+0x204>)
 8000f38:	4858      	ldr	r0, [pc, #352]	; (800109c <MapStateToVisuals+0x1ec>)
 8000f3a:	f7ff ff26 	bl	8000d8a <center_text>
            format_password_display(); // Handle complex masking
 8000f3e:	f7ff ff4d 	bl	8000ddc <format_password_display>
            break;
 8000f42:	e0a2      	b.n	800108a <MapStateToVisuals+0x1da>
        case LOCKED_VERIFY:
            // Display static error messages based on input buffer analysis
            // The state stays here for 3s (controlled by FSM timer)
            if (strlen(inputBuffer) < PASSWORD_LENGTH || strlen(inputBuffer) > MAX_INPUT_LENGTH) {
 8000f44:	485c      	ldr	r0, [pc, #368]	; (80010b8 <MapStateToVisuals+0x208>)
 8000f46:	f7ff f90b 	bl	8000160 <strlen>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b03      	cmp	r3, #3
 8000f4e:	d905      	bls.n	8000f5c <MapStateToVisuals+0xac>
 8000f50:	4859      	ldr	r0, [pc, #356]	; (80010b8 <MapStateToVisuals+0x208>)
 8000f52:	f7ff f905 	bl	8000160 <strlen>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b14      	cmp	r3, #20
 8000f5a:	d908      	bls.n	8000f6e <MapStateToVisuals+0xbe>
                center_text(gOutputStatus.lcdLine1, "Input string");
 8000f5c:	4957      	ldr	r1, [pc, #348]	; (80010bc <MapStateToVisuals+0x20c>)
 8000f5e:	484f      	ldr	r0, [pc, #316]	; (800109c <MapStateToVisuals+0x1ec>)
 8000f60:	f7ff ff13 	bl	8000d8a <center_text>
                center_text(gOutputStatus.lcdLine2, "format error");
 8000f64:	4956      	ldr	r1, [pc, #344]	; (80010c0 <MapStateToVisuals+0x210>)
 8000f66:	484e      	ldr	r0, [pc, #312]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8000f68:	f7ff ff0f 	bl	8000d8a <center_text>
                // Calculate tries left: n = 3 - (failedAttempts % 3)
                int triesLeft = 3 - (gSystemTimers.failedAttempts % 3);
                sprintf(tempStr, "%d tries left", triesLeft);
                center_text(gOutputStatus.lcdLine2, tempStr);
            }
            break;
 8000f6c:	e08d      	b.n	800108a <MapStateToVisuals+0x1da>
                center_text(gOutputStatus.lcdLine1, "Wrong password");
 8000f6e:	4955      	ldr	r1, [pc, #340]	; (80010c4 <MapStateToVisuals+0x214>)
 8000f70:	484a      	ldr	r0, [pc, #296]	; (800109c <MapStateToVisuals+0x1ec>)
 8000f72:	f7ff ff0a 	bl	8000d8a <center_text>
                int triesLeft = 3 - (gSystemTimers.failedAttempts % 3);
 8000f76:	4b54      	ldr	r3, [pc, #336]	; (80010c8 <MapStateToVisuals+0x218>)
 8000f78:	6819      	ldr	r1, [r3, #0]
 8000f7a:	4b54      	ldr	r3, [pc, #336]	; (80010cc <MapStateToVisuals+0x21c>)
 8000f7c:	fba3 2301 	umull	r2, r3, r3, r1
 8000f80:	085a      	lsrs	r2, r3, #1
 8000f82:	4613      	mov	r3, r2
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4413      	add	r3, r2
 8000f88:	1aca      	subs	r2, r1, r3
 8000f8a:	f1c2 0303 	rsb	r3, r2, #3
 8000f8e:	617b      	str	r3, [r7, #20]
                sprintf(tempStr, "%d tries left", triesLeft);
 8000f90:	463b      	mov	r3, r7
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	494e      	ldr	r1, [pc, #312]	; (80010d0 <MapStateToVisuals+0x220>)
 8000f96:	4618      	mov	r0, r3
 8000f98:	f003 fbf6 	bl	8004788 <siprintf>
                center_text(gOutputStatus.lcdLine2, tempStr);
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	483f      	ldr	r0, [pc, #252]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8000fa2:	f7ff fef2 	bl	8000d8a <center_text>
            break;
 8000fa6:	e070      	b.n	800108a <MapStateToVisuals+0x1da>
        case PENALTY_TIMER:
            center_text(gOutputStatus.lcdLine1, "Lockout warning");
 8000fa8:	494a      	ldr	r1, [pc, #296]	; (80010d4 <MapStateToVisuals+0x224>)
 8000faa:	483c      	ldr	r0, [pc, #240]	; (800109c <MapStateToVisuals+0x1ec>)
 8000fac:	f7ff feed 	bl	8000d8a <center_text>
            // Calculate remaining minutes
            if (gSystemTimers.penaltyEndTick > HAL_GetTick()) {
 8000fb0:	4b45      	ldr	r3, [pc, #276]	; (80010c8 <MapStateToVisuals+0x218>)
 8000fb2:	689c      	ldr	r4, [r3, #8]
 8000fb4:	f001 f882 	bl	80020bc <HAL_GetTick>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	429c      	cmp	r4, r3
 8000fbc:	d919      	bls.n	8000ff2 <MapStateToVisuals+0x142>
                uint32_t diff = gSystemTimers.penaltyEndTick - HAL_GetTick();
 8000fbe:	4b42      	ldr	r3, [pc, #264]	; (80010c8 <MapStateToVisuals+0x218>)
 8000fc0:	689c      	ldr	r4, [r3, #8]
 8000fc2:	f001 f87b 	bl	80020bc <HAL_GetTick>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	1ae3      	subs	r3, r4, r3
 8000fca:	61fb      	str	r3, [r7, #28]
                uint32_t min = (diff / 60000) + 1; // Round up
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	4a42      	ldr	r2, [pc, #264]	; (80010d8 <MapStateToVisuals+0x228>)
 8000fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd4:	0b9b      	lsrs	r3, r3, #14
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	61bb      	str	r3, [r7, #24]
                sprintf(tempStr, "%lu minutes", min);
 8000fda:	463b      	mov	r3, r7
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	493f      	ldr	r1, [pc, #252]	; (80010dc <MapStateToVisuals+0x22c>)
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f003 fbd1 	bl	8004788 <siprintf>
                center_text(gOutputStatus.lcdLine2, tempStr);
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4619      	mov	r1, r3
 8000fea:	482d      	ldr	r0, [pc, #180]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8000fec:	f7ff fecd 	bl	8000d8a <center_text>
            } else {
                center_text(gOutputStatus.lcdLine2, "Wait...");
            }
            break;
 8000ff0:	e04b      	b.n	800108a <MapStateToVisuals+0x1da>
                center_text(gOutputStatus.lcdLine2, "Wait...");
 8000ff2:	493b      	ldr	r1, [pc, #236]	; (80010e0 <MapStateToVisuals+0x230>)
 8000ff4:	482a      	ldr	r0, [pc, #168]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8000ff6:	f7ff fec8 	bl	8000d8a <center_text>
            break;
 8000ffa:	e046      	b.n	800108a <MapStateToVisuals+0x1da>
        case PERMANENT_LOCKOUT:
            center_text(gOutputStatus.lcdLine1, "Use the key");
 8000ffc:	4939      	ldr	r1, [pc, #228]	; (80010e4 <MapStateToVisuals+0x234>)
 8000ffe:	4827      	ldr	r0, [pc, #156]	; (800109c <MapStateToVisuals+0x1ec>)
 8001000:	f7ff fec3 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, "to unlock!");
 8001004:	4938      	ldr	r1, [pc, #224]	; (80010e8 <MapStateToVisuals+0x238>)
 8001006:	4826      	ldr	r0, [pc, #152]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8001008:	f7ff febf 	bl	8000d8a <center_text>
            break;
 800100c:	e03d      	b.n	800108a <MapStateToVisuals+0x1da>
        case UNLOCKED_WAITOPEN:
            center_text(gOutputStatus.lcdLine1, "Successful");
 800100e:	4937      	ldr	r1, [pc, #220]	; (80010ec <MapStateToVisuals+0x23c>)
 8001010:	4822      	ldr	r0, [pc, #136]	; (800109c <MapStateToVisuals+0x1ec>)
 8001012:	f7ff feba 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, "authentication");
 8001016:	4936      	ldr	r1, [pc, #216]	; (80010f0 <MapStateToVisuals+0x240>)
 8001018:	4821      	ldr	r0, [pc, #132]	; (80010a0 <MapStateToVisuals+0x1f0>)
 800101a:	f7ff feb6 	bl	8000d8a <center_text>
            break;
 800101e:	e034      	b.n	800108a <MapStateToVisuals+0x1da>
        case UNLOCKED_SETPASSWORD:
            center_text(gOutputStatus.lcdLine1, "New password:");
 8001020:	4934      	ldr	r1, [pc, #208]	; (80010f4 <MapStateToVisuals+0x244>)
 8001022:	481e      	ldr	r0, [pc, #120]	; (800109c <MapStateToVisuals+0x1ec>)
 8001024:	f7ff feb1 	bl	8000d8a <center_text>
            format_password_display(); // Use same logic as entry
 8001028:	f7ff fed8 	bl	8000ddc <format_password_display>
            break;
 800102c:	e02d      	b.n	800108a <MapStateToVisuals+0x1da>
        case UNLOCKED_DOOROPEN:
            center_text(gOutputStatus.lcdLine1, "DOOR OPEN");
 800102e:	4932      	ldr	r1, [pc, #200]	; (80010f8 <MapStateToVisuals+0x248>)
 8001030:	481a      	ldr	r0, [pc, #104]	; (800109c <MapStateToVisuals+0x1ec>)
 8001032:	f7ff feaa 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, " ");
 8001036:	4918      	ldr	r1, [pc, #96]	; (8001098 <MapStateToVisuals+0x1e8>)
 8001038:	4819      	ldr	r0, [pc, #100]	; (80010a0 <MapStateToVisuals+0x1f0>)
 800103a:	f7ff fea6 	bl	8000d8a <center_text>
            break;
 800103e:	e024      	b.n	800108a <MapStateToVisuals+0x1da>
        case ALARM_FORGOTCLOSE:
            center_text(gOutputStatus.lcdLine1, "Close door!");
 8001040:	492e      	ldr	r1, [pc, #184]	; (80010fc <MapStateToVisuals+0x24c>)
 8001042:	4816      	ldr	r0, [pc, #88]	; (800109c <MapStateToVisuals+0x1ec>)
 8001044:	f7ff fea1 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, "!!!");
 8001048:	492d      	ldr	r1, [pc, #180]	; (8001100 <MapStateToVisuals+0x250>)
 800104a:	4815      	ldr	r0, [pc, #84]	; (80010a0 <MapStateToVisuals+0x1f0>)
 800104c:	f7ff fe9d 	bl	8000d8a <center_text>
            break;
 8001050:	e01b      	b.n	800108a <MapStateToVisuals+0x1da>
        case UNLOCKED_WAITCLOSE:
            center_text(gOutputStatus.lcdLine1, "Waiting for");
 8001052:	492c      	ldr	r1, [pc, #176]	; (8001104 <MapStateToVisuals+0x254>)
 8001054:	4811      	ldr	r0, [pc, #68]	; (800109c <MapStateToVisuals+0x1ec>)
 8001056:	f7ff fe98 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, "Locking...");
 800105a:	492b      	ldr	r1, [pc, #172]	; (8001108 <MapStateToVisuals+0x258>)
 800105c:	4810      	ldr	r0, [pc, #64]	; (80010a0 <MapStateToVisuals+0x1f0>)
 800105e:	f7ff fe94 	bl	8000d8a <center_text>
            break;
 8001062:	e012      	b.n	800108a <MapStateToVisuals+0x1da>
        case UNLOCKED_ALWAYSOPEN:
            center_text(gOutputStatus.lcdLine1, "The door");
 8001064:	4929      	ldr	r1, [pc, #164]	; (800110c <MapStateToVisuals+0x25c>)
 8001066:	480d      	ldr	r0, [pc, #52]	; (800109c <MapStateToVisuals+0x1ec>)
 8001068:	f7ff fe8f 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, "always open!");
 800106c:	4928      	ldr	r1, [pc, #160]	; (8001110 <MapStateToVisuals+0x260>)
 800106e:	480c      	ldr	r0, [pc, #48]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8001070:	f7ff fe8b 	bl	8000d8a <center_text>
            break;
 8001074:	e009      	b.n	800108a <MapStateToVisuals+0x1da>
        case LOCKED_RELOCK:
            center_text(gOutputStatus.lcdLine1, "Locking...");
 8001076:	4924      	ldr	r1, [pc, #144]	; (8001108 <MapStateToVisuals+0x258>)
 8001078:	4808      	ldr	r0, [pc, #32]	; (800109c <MapStateToVisuals+0x1ec>)
 800107a:	f7ff fe86 	bl	8000d8a <center_text>
            center_text(gOutputStatus.lcdLine2, " ");
 800107e:	4906      	ldr	r1, [pc, #24]	; (8001098 <MapStateToVisuals+0x1e8>)
 8001080:	4807      	ldr	r0, [pc, #28]	; (80010a0 <MapStateToVisuals+0x1f0>)
 8001082:	f7ff fe82 	bl	8000d8a <center_text>
            break;
 8001086:	e000      	b.n	800108a <MapStateToVisuals+0x1da>
        default:
            break;
 8001088:	bf00      	nop
    }
}
 800108a:	bf00      	nop
 800108c:	3724      	adds	r7, #36	; 0x24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd90      	pop	{r4, r7, pc}
 8001092:	bf00      	nop
 8001094:	20000200 	.word	0x20000200
 8001098:	08005010 	.word	0x08005010
 800109c:	200001c0 	.word	0x200001c0
 80010a0:	200001d1 	.word	0x200001d1
 80010a4:	08005014 	.word	0x08005014
 80010a8:	08005024 	.word	0x08005024
 80010ac:	08005030 	.word	0x08005030
 80010b0:	08005038 	.word	0x08005038
 80010b4:	08005048 	.word	0x08005048
 80010b8:	20000130 	.word	0x20000130
 80010bc:	08005058 	.word	0x08005058
 80010c0:	08005068 	.word	0x08005068
 80010c4:	08005078 	.word	0x08005078
 80010c8:	20000118 	.word	0x20000118
 80010cc:	aaaaaaab 	.word	0xaaaaaaab
 80010d0:	08005088 	.word	0x08005088
 80010d4:	08005098 	.word	0x08005098
 80010d8:	45e7b273 	.word	0x45e7b273
 80010dc:	080050a8 	.word	0x080050a8
 80010e0:	080050b4 	.word	0x080050b4
 80010e4:	080050bc 	.word	0x080050bc
 80010e8:	080050c8 	.word	0x080050c8
 80010ec:	080050d4 	.word	0x080050d4
 80010f0:	080050e0 	.word	0x080050e0
 80010f4:	080050f0 	.word	0x080050f0
 80010f8:	08005100 	.word	0x08005100
 80010fc:	0800510c 	.word	0x0800510c
 8001100:	08005118 	.word	0x08005118
 8001104:	0800511c 	.word	0x0800511c
 8001108:	08005128 	.word	0x08005128
 800110c:	08005134 	.word	0x08005134
 8001110:	08005140 	.word	0x08005140

08001114 <Output_Init>:

// --- Public API ---

void Output_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
    // Hardware Init States
    HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, GPIO_PIN_RESET);
 8001118:	2200      	movs	r2, #0
 800111a:	2108      	movs	r1, #8
 800111c:	4813      	ldr	r0, [pc, #76]	; (800116c <Output_Init+0x58>)
 800111e:	f001 fb1c 	bl	800275a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	2110      	movs	r1, #16
 8001126:	4811      	ldr	r0, [pc, #68]	; (800116c <Output_Init+0x58>)
 8001128:	f001 fb17 	bl	800275a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, BUZZER_Pin, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	2101      	movs	r1, #1
 8001130:	480e      	ldr	r0, [pc, #56]	; (800116c <Output_Init+0x58>)
 8001132:	f001 fb12 	bl	800275a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, RELAY_Pin, GPIO_PIN_RESET);
 8001136:	2200      	movs	r2, #0
 8001138:	2102      	movs	r1, #2
 800113a:	480c      	ldr	r0, [pc, #48]	; (800116c <Output_Init+0x58>)
 800113c:	f001 fb0d 	bl	800275a <HAL_GPIO_WritePin>

    // LCD Init
    lcd_init(&lcd1);
 8001140:	480b      	ldr	r0, [pc, #44]	; (8001170 <Output_Init+0x5c>)
 8001142:	f7ff f9eb 	bl	800051c <lcd_init>
    lcd_clear(&lcd1);
 8001146:	480a      	ldr	r0, [pc, #40]	; (8001170 <Output_Init+0x5c>)
 8001148:	f7ff f9ba 	bl	80004c0 <lcd_clear>

    // Clear Buffers
    memset(prevLcdLine1, 0, 17);
 800114c:	2211      	movs	r2, #17
 800114e:	2100      	movs	r1, #0
 8001150:	4808      	ldr	r0, [pc, #32]	; (8001174 <Output_Init+0x60>)
 8001152:	f003 fb11 	bl	8004778 <memset>
    memset(prevLcdLine2, 0, 17);
 8001156:	2211      	movs	r2, #17
 8001158:	2100      	movs	r1, #0
 800115a:	4807      	ldr	r0, [pc, #28]	; (8001178 <Output_Init+0x64>)
 800115c:	f003 fb0c 	bl	8004778 <memset>
    lastInputLen = 0;
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <Output_Init+0x68>)
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40010c00 	.word	0x40010c00
 8001170:	20000128 	.word	0x20000128
 8001174:	200000d0 	.word	0x200000d0
 8001178:	200000e4 	.word	0x200000e4
 800117c:	200000f8 	.word	0x200000f8

08001180 <Output_Process>:

void Output_Process(void)
{
 8001180:	b5b0      	push	{r4, r5, r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
	// 1. Determine what to show based on State
	if (timer_counter[DOOR_NOTIFY_TIMER_ID] > 0)
 8001186:	4b43      	ldr	r3, [pc, #268]	; (8001294 <Output_Process+0x114>)
 8001188:	695b      	ldr	r3, [r3, #20]
 800118a:	2b00      	cmp	r3, #0
 800118c:	dd23      	ble.n	80011d6 <Output_Process+0x56>
	{
		// Overwrite lcd by notify change state of the door
		char tempStr[17];
		strcpy(gOutputStatus.lcdLine1, "DOOR STATUS:    ");
 800118e:	4b42      	ldr	r3, [pc, #264]	; (8001298 <Output_Process+0x118>)
 8001190:	4a42      	ldr	r2, [pc, #264]	; (800129c <Output_Process+0x11c>)
 8001192:	1d1d      	adds	r5, r3, #4
 8001194:	4614      	mov	r4, r2
 8001196:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001198:	6028      	str	r0, [r5, #0]
 800119a:	6069      	str	r1, [r5, #4]
 800119c:	60aa      	str	r2, [r5, #8]
 800119e:	60eb      	str	r3, [r5, #12]
 80011a0:	7823      	ldrb	r3, [r4, #0]
 80011a2:	742b      	strb	r3, [r5, #16]
		if (gInputState.doorSensor == 1)
 80011a4:	4b3e      	ldr	r3, [pc, #248]	; (80012a0 <Output_Process+0x120>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d107      	bne.n	80011bc <Output_Process+0x3c>
		{
			strcpy(tempStr, "    CLOSED      ");
 80011ac:	4b3d      	ldr	r3, [pc, #244]	; (80012a4 <Output_Process+0x124>)
 80011ae:	1d3c      	adds	r4, r7, #4
 80011b0:	461d      	mov	r5, r3
 80011b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b6:	682b      	ldr	r3, [r5, #0]
 80011b8:	7023      	strb	r3, [r4, #0]
 80011ba:	e006      	b.n	80011ca <Output_Process+0x4a>
		} else {
			strcpy(tempStr, "    OPENED      ");
 80011bc:	4b3a      	ldr	r3, [pc, #232]	; (80012a8 <Output_Process+0x128>)
 80011be:	1d3c      	adds	r4, r7, #4
 80011c0:	461d      	mov	r5, r3
 80011c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c6:	682b      	ldr	r3, [r5, #0]
 80011c8:	7023      	strb	r3, [r4, #0]
		}
		strcpy(gOutputStatus.lcdLine2, tempStr);
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	4619      	mov	r1, r3
 80011ce:	4837      	ldr	r0, [pc, #220]	; (80012ac <Output_Process+0x12c>)
 80011d0:	f003 fafa 	bl	80047c8 <strcpy>
 80011d4:	e001      	b.n	80011da <Output_Process+0x5a>
	} else {
		MapStateToVisuals();
 80011d6:	f7ff fe6b 	bl	8000eb0 <MapStateToVisuals>
	}

    // 2. Hardware Actuation (LEDs, Buzzer, Solenoid)
    // Controlled directly by gOutputStatus set by FSM (state_processing)
    HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, (gOutputStatus.ledGreen == LED_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80011da:	4b2f      	ldr	r3, [pc, #188]	; (8001298 <Output_Process+0x118>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	461a      	mov	r2, r3
 80011ea:	2108      	movs	r1, #8
 80011ec:	4830      	ldr	r0, [pc, #192]	; (80012b0 <Output_Process+0x130>)
 80011ee:	f001 fab4 	bl	800275a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, (gOutputStatus.ledRed == LED_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80011f2:	4b29      	ldr	r3, [pc, #164]	; (8001298 <Output_Process+0x118>)
 80011f4:	785b      	ldrb	r3, [r3, #1]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	bf0c      	ite	eq
 80011fa:	2301      	moveq	r3, #1
 80011fc:	2300      	movne	r3, #0
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	461a      	mov	r2, r3
 8001202:	2110      	movs	r1, #16
 8001204:	482a      	ldr	r0, [pc, #168]	; (80012b0 <Output_Process+0x130>)
 8001206:	f001 faa8 	bl	800275a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, BUZZER_Pin, (gOutputStatus.buzzer == BUZZER_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800120a:	4b23      	ldr	r3, [pc, #140]	; (8001298 <Output_Process+0x118>)
 800120c:	78db      	ldrb	r3, [r3, #3]
 800120e:	2b01      	cmp	r3, #1
 8001210:	bf0c      	ite	eq
 8001212:	2301      	moveq	r3, #1
 8001214:	2300      	movne	r3, #0
 8001216:	b2db      	uxtb	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	2101      	movs	r1, #1
 800121c:	4824      	ldr	r0, [pc, #144]	; (80012b0 <Output_Process+0x130>)
 800121e:	f001 fa9c 	bl	800275a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, RELAY_Pin, (gOutputStatus.solenoid == SOLENOID_UNLOCKED) ? GPIO_PIN_SET : GPIO_PIN_RESET); // Active High or Low depends on Relay module, assuming Active High here
 8001222:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <Output_Process+0x118>)
 8001224:	789b      	ldrb	r3, [r3, #2]
 8001226:	2b01      	cmp	r3, #1
 8001228:	bf0c      	ite	eq
 800122a:	2301      	moveq	r3, #1
 800122c:	2300      	movne	r3, #0
 800122e:	b2db      	uxtb	r3, r3
 8001230:	461a      	mov	r2, r3
 8001232:	2102      	movs	r1, #2
 8001234:	481e      	ldr	r0, [pc, #120]	; (80012b0 <Output_Process+0x130>)
 8001236:	f001 fa90 	bl	800275a <HAL_GPIO_WritePin>

    // 3. LCD Update (Only if changed)
    if (strcmp(gOutputStatus.lcdLine1, prevLcdLine1) != 0) {
 800123a:	491e      	ldr	r1, [pc, #120]	; (80012b4 <Output_Process+0x134>)
 800123c:	481e      	ldr	r0, [pc, #120]	; (80012b8 <Output_Process+0x138>)
 800123e:	f7fe ff85 	bl	800014c <strcmp>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d00c      	beq.n	8001262 <Output_Process+0xe2>
        lcd_gotoxy(&lcd1, 0, 0);
 8001248:	2200      	movs	r2, #0
 800124a:	2100      	movs	r1, #0
 800124c:	481b      	ldr	r0, [pc, #108]	; (80012bc <Output_Process+0x13c>)
 800124e:	f7ff f946 	bl	80004de <lcd_gotoxy>
        lcd_puts(&lcd1, gOutputStatus.lcdLine1);
 8001252:	4919      	ldr	r1, [pc, #100]	; (80012b8 <Output_Process+0x138>)
 8001254:	4819      	ldr	r0, [pc, #100]	; (80012bc <Output_Process+0x13c>)
 8001256:	f7ff f9a8 	bl	80005aa <lcd_puts>
        strcpy(prevLcdLine1, gOutputStatus.lcdLine1);
 800125a:	4917      	ldr	r1, [pc, #92]	; (80012b8 <Output_Process+0x138>)
 800125c:	4815      	ldr	r0, [pc, #84]	; (80012b4 <Output_Process+0x134>)
 800125e:	f003 fab3 	bl	80047c8 <strcpy>
    }

    if (strcmp(gOutputStatus.lcdLine2, prevLcdLine2) != 0) {
 8001262:	4917      	ldr	r1, [pc, #92]	; (80012c0 <Output_Process+0x140>)
 8001264:	4811      	ldr	r0, [pc, #68]	; (80012ac <Output_Process+0x12c>)
 8001266:	f7fe ff71 	bl	800014c <strcmp>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d00c      	beq.n	800128a <Output_Process+0x10a>
        lcd_gotoxy(&lcd1, 0, 1);
 8001270:	2201      	movs	r2, #1
 8001272:	2100      	movs	r1, #0
 8001274:	4811      	ldr	r0, [pc, #68]	; (80012bc <Output_Process+0x13c>)
 8001276:	f7ff f932 	bl	80004de <lcd_gotoxy>
        lcd_puts(&lcd1, gOutputStatus.lcdLine2);
 800127a:	490c      	ldr	r1, [pc, #48]	; (80012ac <Output_Process+0x12c>)
 800127c:	480f      	ldr	r0, [pc, #60]	; (80012bc <Output_Process+0x13c>)
 800127e:	f7ff f994 	bl	80005aa <lcd_puts>
        strcpy(prevLcdLine2, gOutputStatus.lcdLine2);
 8001282:	490a      	ldr	r1, [pc, #40]	; (80012ac <Output_Process+0x12c>)
 8001284:	480e      	ldr	r0, [pc, #56]	; (80012c0 <Output_Process+0x140>)
 8001286:	f003 fa9f 	bl	80047c8 <strcpy>
    }
}
 800128a:	bf00      	nop
 800128c:	3718      	adds	r7, #24
 800128e:	46bd      	mov	sp, r7
 8001290:	bdb0      	pop	{r4, r5, r7, pc}
 8001292:	bf00      	nop
 8001294:	20000148 	.word	0x20000148
 8001298:	200001bc 	.word	0x200001bc
 800129c:	08005150 	.word	0x08005150
 80012a0:	20000110 	.word	0x20000110
 80012a4:	08005164 	.word	0x08005164
 80012a8:	08005178 	.word	0x08005178
 80012ac:	200001d1 	.word	0x200001d1
 80012b0:	40010c00 	.word	0x40010c00
 80012b4:	200000d0 	.word	0x200000d0
 80012b8:	200001c0 	.word	0x200001c0
 80012bc:	20000128 	.word	0x20000128
 80012c0:	200000e4 	.word	0x200000e4

080012c4 <SCH_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t SCH_task_count = 0;
uint8_t Error_code_G = 0;

void SCH_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 80012ca:	2300      	movs	r3, #0
 80012cc:	71fb      	strb	r3, [r7, #7]
 80012ce:	e006      	b.n	80012de <SCH_Init+0x1a>
        SCH_Delete_Task(i);
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 f930 	bl	8001538 <SCH_Delete_Task>
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	3301      	adds	r3, #1
 80012dc:	71fb      	strb	r3, [r7, #7]
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	2b27      	cmp	r3, #39	; 0x27
 80012e2:	d9f5      	bls.n	80012d0 <SCH_Init+0xc>

    SCH_task_count = 0;
 80012e4:	4b04      	ldr	r3, [pc, #16]	; (80012f8 <SCH_Init+0x34>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	701a      	strb	r2, [r3, #0]
    Error_code_G = 0;
 80012ea:	4b04      	ldr	r3, [pc, #16]	; (80012fc <SCH_Init+0x38>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	200000fc 	.word	0x200000fc
 80012fc:	200000fd 	.word	0x200000fd

08001300 <SCH_Add_Task>:

uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8001300:	b4b0      	push	{r4, r5, r7}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
    if (SCH_task_count >= SCH_MAX_TASKS)
 800130c:	4b4c      	ldr	r3, [pc, #304]	; (8001440 <SCH_Add_Task+0x140>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b27      	cmp	r3, #39	; 0x27
 8001312:	d904      	bls.n	800131e <SCH_Add_Task+0x1e>
    {
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 8001314:	4b4b      	ldr	r3, [pc, #300]	; (8001444 <SCH_Add_Task+0x144>)
 8001316:	2201      	movs	r2, #1
 8001318:	701a      	strb	r2, [r3, #0]
        return SCH_MAX_TASKS;
 800131a:	2328      	movs	r3, #40	; 0x28
 800131c:	e08b      	b.n	8001436 <SCH_Add_Task+0x136>
    }

    uint8_t index = 0;
 800131e:	2300      	movs	r3, #0
 8001320:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 8001322:	e00e      	b.n	8001342 <SCH_Add_Task+0x42>
    {
        DELAY -= SCH_tasks_G[index].Delay;
 8001324:	7dfa      	ldrb	r2, [r7, #23]
 8001326:	4948      	ldr	r1, [pc, #288]	; (8001448 <SCH_Add_Task+0x148>)
 8001328:	4613      	mov	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	4413      	add	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	440b      	add	r3, r1
 8001332:	3304      	adds	r3, #4
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	60bb      	str	r3, [r7, #8]
        index++;
 800133c:	7dfb      	ldrb	r3, [r7, #23]
 800133e:	3301      	adds	r3, #1
 8001340:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 8001342:	4b3f      	ldr	r3, [pc, #252]	; (8001440 <SCH_Add_Task+0x140>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	7dfa      	ldrb	r2, [r7, #23]
 8001348:	429a      	cmp	r2, r3
 800134a:	d20b      	bcs.n	8001364 <SCH_Add_Task+0x64>
 800134c:	7dfa      	ldrb	r2, [r7, #23]
 800134e:	493e      	ldr	r1, [pc, #248]	; (8001448 <SCH_Add_Task+0x148>)
 8001350:	4613      	mov	r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	440b      	add	r3, r1
 800135a:	3304      	adds	r3, #4
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	429a      	cmp	r2, r3
 8001362:	d2df      	bcs.n	8001324 <SCH_Add_Task+0x24>
    }

    for (uint8_t i = SCH_task_count; i > index; i--)
 8001364:	4b36      	ldr	r3, [pc, #216]	; (8001440 <SCH_Add_Task+0x140>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	75bb      	strb	r3, [r7, #22]
 800136a:	e017      	b.n	800139c <SCH_Add_Task+0x9c>
        SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 800136c:	7dbb      	ldrb	r3, [r7, #22]
 800136e:	1e5a      	subs	r2, r3, #1
 8001370:	7db9      	ldrb	r1, [r7, #22]
 8001372:	4835      	ldr	r0, [pc, #212]	; (8001448 <SCH_Add_Task+0x148>)
 8001374:	460b      	mov	r3, r1
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4418      	add	r0, r3
 800137e:	4932      	ldr	r1, [pc, #200]	; (8001448 <SCH_Add_Task+0x148>)
 8001380:	4613      	mov	r3, r2
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	4413      	add	r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	4604      	mov	r4, r0
 800138c:	461d      	mov	r5, r3
 800138e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001392:	682b      	ldr	r3, [r5, #0]
 8001394:	6023      	str	r3, [r4, #0]
    for (uint8_t i = SCH_task_count; i > index; i--)
 8001396:	7dbb      	ldrb	r3, [r7, #22]
 8001398:	3b01      	subs	r3, #1
 800139a:	75bb      	strb	r3, [r7, #22]
 800139c:	7dba      	ldrb	r2, [r7, #22]
 800139e:	7dfb      	ldrb	r3, [r7, #23]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d8e3      	bhi.n	800136c <SCH_Add_Task+0x6c>

    SCH_tasks_G[index].pTask = pFunction;
 80013a4:	7dfa      	ldrb	r2, [r7, #23]
 80013a6:	4928      	ldr	r1, [pc, #160]	; (8001448 <SCH_Add_Task+0x148>)
 80013a8:	4613      	mov	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	4413      	add	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	440b      	add	r3, r1
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Delay = DELAY;
 80013b6:	7dfa      	ldrb	r2, [r7, #23]
 80013b8:	4923      	ldr	r1, [pc, #140]	; (8001448 <SCH_Add_Task+0x148>)
 80013ba:	4613      	mov	r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	4413      	add	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	440b      	add	r3, r1
 80013c4:	3304      	adds	r3, #4
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Period = PERIOD;
 80013ca:	7dfa      	ldrb	r2, [r7, #23]
 80013cc:	491e      	ldr	r1, [pc, #120]	; (8001448 <SCH_Add_Task+0x148>)
 80013ce:	4613      	mov	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	440b      	add	r3, r1
 80013d8:	3308      	adds	r3, #8
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].RunMe = 0;
 80013de:	7dfa      	ldrb	r2, [r7, #23]
 80013e0:	4919      	ldr	r1, [pc, #100]	; (8001448 <SCH_Add_Task+0x148>)
 80013e2:	4613      	mov	r3, r2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	4413      	add	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	440b      	add	r3, r1
 80013ec:	330c      	adds	r3, #12
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]

    if (index < SCH_task_count)
 80013f2:	4b13      	ldr	r3, [pc, #76]	; (8001440 <SCH_Add_Task+0x140>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	7dfa      	ldrb	r2, [r7, #23]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d215      	bcs.n	8001428 <SCH_Add_Task+0x128>
        SCH_tasks_G[index + 1].Delay -= DELAY;
 80013fc:	7dfb      	ldrb	r3, [r7, #23]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	4911      	ldr	r1, [pc, #68]	; (8001448 <SCH_Add_Task+0x148>)
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	440b      	add	r3, r1
 800140c:	3304      	adds	r3, #4
 800140e:	6819      	ldr	r1, [r3, #0]
 8001410:	7dfb      	ldrb	r3, [r7, #23]
 8001412:	1c5a      	adds	r2, r3, #1
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	1ac9      	subs	r1, r1, r3
 8001418:	480b      	ldr	r0, [pc, #44]	; (8001448 <SCH_Add_Task+0x148>)
 800141a:	4613      	mov	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4413      	add	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4403      	add	r3, r0
 8001424:	3304      	adds	r3, #4
 8001426:	6019      	str	r1, [r3, #0]

    SCH_task_count++;
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <SCH_Add_Task+0x140>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	3301      	adds	r3, #1
 800142e:	b2da      	uxtb	r2, r3
 8001430:	4b03      	ldr	r3, [pc, #12]	; (8001440 <SCH_Add_Task+0x140>)
 8001432:	701a      	strb	r2, [r3, #0]
    return index;
 8001434:	7dfb      	ldrb	r3, [r7, #23]
}
 8001436:	4618      	mov	r0, r3
 8001438:	371c      	adds	r7, #28
 800143a:	46bd      	mov	sp, r7
 800143c:	bcb0      	pop	{r4, r5, r7}
 800143e:	4770      	bx	lr
 8001440:	200000fc 	.word	0x200000fc
 8001444:	200000fd 	.word	0x200000fd
 8001448:	200002a0 	.word	0x200002a0

0800144c <SCH_Update>:

void SCH_Update(void)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
    if (SCH_task_count == 0) return;
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <SCH_Update+0x80>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d033      	beq.n	80014c2 <SCH_Update+0x76>

    if (SCH_tasks_G[0].Delay > 0)
 800145a:	4b1d      	ldr	r3, [pc, #116]	; (80014d0 <SCH_Update+0x84>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d004      	beq.n	800146c <SCH_Update+0x20>
        SCH_tasks_G[0].Delay--;
 8001462:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <SCH_Update+0x84>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	3b01      	subs	r3, #1
 8001468:	4a19      	ldr	r2, [pc, #100]	; (80014d0 <SCH_Update+0x84>)
 800146a:	6053      	str	r3, [r2, #4]

    for (uint8_t i = 0; i < SCH_task_count && SCH_tasks_G[i].Delay == 0; i++)
 800146c:	2300      	movs	r3, #0
 800146e:	71fb      	strb	r3, [r7, #7]
 8001470:	e016      	b.n	80014a0 <SCH_Update+0x54>
        SCH_tasks_G[i].RunMe++;
 8001472:	79fa      	ldrb	r2, [r7, #7]
 8001474:	4916      	ldr	r1, [pc, #88]	; (80014d0 <SCH_Update+0x84>)
 8001476:	4613      	mov	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	4413      	add	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	440b      	add	r3, r1
 8001480:	330c      	adds	r3, #12
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	3301      	adds	r3, #1
 8001486:	b2d8      	uxtb	r0, r3
 8001488:	4911      	ldr	r1, [pc, #68]	; (80014d0 <SCH_Update+0x84>)
 800148a:	4613      	mov	r3, r2
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	440b      	add	r3, r1
 8001494:	330c      	adds	r3, #12
 8001496:	4602      	mov	r2, r0
 8001498:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_task_count && SCH_tasks_G[i].Delay == 0; i++)
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	3301      	adds	r3, #1
 800149e:	71fb      	strb	r3, [r7, #7]
 80014a0:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <SCH_Update+0x80>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	79fa      	ldrb	r2, [r7, #7]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d20c      	bcs.n	80014c4 <SCH_Update+0x78>
 80014aa:	79fa      	ldrb	r2, [r7, #7]
 80014ac:	4908      	ldr	r1, [pc, #32]	; (80014d0 <SCH_Update+0x84>)
 80014ae:	4613      	mov	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	440b      	add	r3, r1
 80014b8:	3304      	adds	r3, #4
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d0d8      	beq.n	8001472 <SCH_Update+0x26>
 80014c0:	e000      	b.n	80014c4 <SCH_Update+0x78>
    if (SCH_task_count == 0) return;
 80014c2:	bf00      	nop
}
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	200000fc 	.word	0x200000fc
 80014d0:	200002a0 	.word	0x200002a0

080014d4 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 80014d4:	b5b0      	push	{r4, r5, r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
    if (SCH_task_count == 0) return;
 80014da:	4b15      	ldr	r3, [pc, #84]	; (8001530 <SCH_Dispatch_Tasks+0x5c>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d022      	beq.n	8001528 <SCH_Dispatch_Tasks+0x54>

    if (SCH_tasks_G[0].RunMe > 0)
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <SCH_Dispatch_Tasks+0x60>)
 80014e4:	7b1b      	ldrb	r3, [r3, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d01f      	beq.n	800152a <SCH_Dispatch_Tasks+0x56>
    {
        void (*pTask)() = SCH_tasks_G[0].pTask;
 80014ea:	4b12      	ldr	r3, [pc, #72]	; (8001534 <SCH_Dispatch_Tasks+0x60>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	617b      	str	r3, [r7, #20]

        SCH_tasks_G[0].RunMe--;
 80014f0:	4b10      	ldr	r3, [pc, #64]	; (8001534 <SCH_Dispatch_Tasks+0x60>)
 80014f2:	7b1b      	ldrb	r3, [r3, #12]
 80014f4:	3b01      	subs	r3, #1
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <SCH_Dispatch_Tasks+0x60>)
 80014fa:	731a      	strb	r2, [r3, #12]
        (*pTask)();
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	4798      	blx	r3

        sTask tmp = SCH_tasks_G[0];
 8001500:	4b0c      	ldr	r3, [pc, #48]	; (8001534 <SCH_Dispatch_Tasks+0x60>)
 8001502:	463c      	mov	r4, r7
 8001504:	461d      	mov	r5, r3
 8001506:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001508:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800150a:	682b      	ldr	r3, [r5, #0]
 800150c:	6023      	str	r3, [r4, #0]
        SCH_Delete_Task(0);
 800150e:	2000      	movs	r0, #0
 8001510:	f000 f812 	bl	8001538 <SCH_Delete_Task>

        if (tmp.Period > 0)
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d007      	beq.n	800152a <SCH_Dispatch_Tasks+0x56>
            SCH_Add_Task(tmp.pTask, tmp.Period, tmp.Period);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	68b9      	ldr	r1, [r7, #8]
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff feed 	bl	8001300 <SCH_Add_Task>
 8001526:	e000      	b.n	800152a <SCH_Dispatch_Tasks+0x56>
    if (SCH_task_count == 0) return;
 8001528:	bf00      	nop
    }
}
 800152a:	3718      	adds	r7, #24
 800152c:	46bd      	mov	sp, r7
 800152e:	bdb0      	pop	{r4, r5, r7, pc}
 8001530:	200000fc 	.word	0x200000fc
 8001534:	200002a0 	.word	0x200002a0

08001538 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(const uint8_t index)
{
 8001538:	b4b0      	push	{r4, r5, r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
    if (index >= SCH_task_count) return RETURN_ERROR;
 8001542:	4b31      	ldr	r3, [pc, #196]	; (8001608 <SCH_Delete_Task+0xd0>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	79fa      	ldrb	r2, [r7, #7]
 8001548:	429a      	cmp	r2, r3
 800154a:	d301      	bcc.n	8001550 <SCH_Delete_Task+0x18>
 800154c:	2301      	movs	r3, #1
 800154e:	e056      	b.n	80015fe <SCH_Delete_Task+0xc6>

    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	73fb      	strb	r3, [r7, #15]
 8001554:	e017      	b.n	8001586 <SCH_Delete_Task+0x4e>
        SCH_tasks_G[i] = SCH_tasks_G[i + 1];
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	1c5a      	adds	r2, r3, #1
 800155a:	7bf9      	ldrb	r1, [r7, #15]
 800155c:	482b      	ldr	r0, [pc, #172]	; (800160c <SCH_Delete_Task+0xd4>)
 800155e:	460b      	mov	r3, r1
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	440b      	add	r3, r1
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4418      	add	r0, r3
 8001568:	4928      	ldr	r1, [pc, #160]	; (800160c <SCH_Delete_Task+0xd4>)
 800156a:	4613      	mov	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	4604      	mov	r4, r0
 8001576:	461d      	mov	r5, r3
 8001578:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800157a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800157c:	682b      	ldr	r3, [r5, #0]
 800157e:	6023      	str	r3, [r4, #0]
    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	3301      	adds	r3, #1
 8001584:	73fb      	strb	r3, [r7, #15]
 8001586:	7bfa      	ldrb	r2, [r7, #15]
 8001588:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <SCH_Delete_Task+0xd0>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	3b01      	subs	r3, #1
 800158e:	429a      	cmp	r2, r3
 8001590:	dbe1      	blt.n	8001556 <SCH_Delete_Task+0x1e>

    SCH_tasks_G[SCH_task_count - 1].pTask = 0;
 8001592:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <SCH_Delete_Task+0xd0>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	1e5a      	subs	r2, r3, #1
 8001598:	491c      	ldr	r1, [pc, #112]	; (800160c <SCH_Delete_Task+0xd4>)
 800159a:	4613      	mov	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4413      	add	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	440b      	add	r3, r1
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Delay = 0;
 80015a8:	4b17      	ldr	r3, [pc, #92]	; (8001608 <SCH_Delete_Task+0xd0>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	1e5a      	subs	r2, r3, #1
 80015ae:	4917      	ldr	r1, [pc, #92]	; (800160c <SCH_Delete_Task+0xd4>)
 80015b0:	4613      	mov	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	440b      	add	r3, r1
 80015ba:	3304      	adds	r3, #4
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Period = 0;
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <SCH_Delete_Task+0xd0>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	1e5a      	subs	r2, r3, #1
 80015c6:	4911      	ldr	r1, [pc, #68]	; (800160c <SCH_Delete_Task+0xd4>)
 80015c8:	4613      	mov	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	4413      	add	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	440b      	add	r3, r1
 80015d2:	3308      	adds	r3, #8
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].RunMe = 0;
 80015d8:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <SCH_Delete_Task+0xd0>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	1e5a      	subs	r2, r3, #1
 80015de:	490b      	ldr	r1, [pc, #44]	; (800160c <SCH_Delete_Task+0xd4>)
 80015e0:	4613      	mov	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	440b      	add	r3, r1
 80015ea:	330c      	adds	r3, #12
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]

    SCH_task_count--;
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <SCH_Delete_Task+0xd0>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	3b01      	subs	r3, #1
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	4b03      	ldr	r3, [pc, #12]	; (8001608 <SCH_Delete_Task+0xd0>)
 80015fa:	701a      	strb	r2, [r3, #0]
    return RETURN_NORMAL;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bcb0      	pop	{r4, r5, r7}
 8001606:	4770      	bx	lr
 8001608:	200000fc 	.word	0x200000fc
 800160c:	200002a0 	.word	0x200002a0

08001610 <input_clear>:
static bool isShowingError = false; // Flag to hold VERIFY state for 3s error display

// --- Helper Functions ---

/* Clear input buffer */
static void input_clear(void) {
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
    inputLen = 0;
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <input_clear+0x18>)
 8001616:	2200      	movs	r2, #0
 8001618:	801a      	strh	r2, [r3, #0]
    inputBuffer[0] = '\0';
 800161a:	4b04      	ldr	r3, [pc, #16]	; (800162c <input_clear+0x1c>)
 800161c:	2200      	movs	r2, #0
 800161e:	701a      	strb	r2, [r3, #0]
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	200000fe 	.word	0x200000fe
 800162c:	20000130 	.word	0x20000130

08001630 <input_append>:

/* Append char to buffer (limit 20 chars) */
static void input_append(char c) {
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	71fb      	strb	r3, [r7, #7]
    if (inputLen < MAX_INPUT_LENGTH) {
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <input_append+0x3c>)
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	2b13      	cmp	r3, #19
 8001640:	d80f      	bhi.n	8001662 <input_append+0x32>
        inputBuffer[inputLen++] = c;
 8001642:	4b0a      	ldr	r3, [pc, #40]	; (800166c <input_append+0x3c>)
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	b291      	uxth	r1, r2
 800164a:	4a08      	ldr	r2, [pc, #32]	; (800166c <input_append+0x3c>)
 800164c:	8011      	strh	r1, [r2, #0]
 800164e:	4619      	mov	r1, r3
 8001650:	4a07      	ldr	r2, [pc, #28]	; (8001670 <input_append+0x40>)
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	5453      	strb	r3, [r2, r1]
        inputBuffer[inputLen] = '\0';
 8001656:	4b05      	ldr	r3, [pc, #20]	; (800166c <input_append+0x3c>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	461a      	mov	r2, r3
 800165c:	4b04      	ldr	r3, [pc, #16]	; (8001670 <input_append+0x40>)
 800165e:	2100      	movs	r1, #0
 8001660:	5499      	strb	r1, [r3, r2]
    }
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	200000fe 	.word	0x200000fe
 8001670:	20000130 	.word	0x20000130

08001674 <input_backspace>:

/* Remove last char */
static void input_backspace(void) {
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
    if (inputLen > 0) {
 8001678:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <input_backspace+0x2c>)
 800167a:	881b      	ldrh	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00b      	beq.n	8001698 <input_backspace+0x24>
        inputLen--;
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <input_backspace+0x2c>)
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	3b01      	subs	r3, #1
 8001686:	b29a      	uxth	r2, r3
 8001688:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <input_backspace+0x2c>)
 800168a:	801a      	strh	r2, [r3, #0]
        inputBuffer[inputLen] = '\0';
 800168c:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <input_backspace+0x2c>)
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <input_backspace+0x30>)
 8001694:	2100      	movs	r1, #0
 8001696:	5499      	strb	r1, [r3, r2]
    }
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	200000fe 	.word	0x200000fe
 80016a4:	20000130 	.word	0x20000130

080016a8 <verify_password>:

/* Verify password using KMP */
static bool verify_password(void) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
    if (inputLen < PASSWORD_LENGTH) return false;
 80016ac:	4b07      	ldr	r3, [pc, #28]	; (80016cc <verify_password+0x24>)
 80016ae:	881b      	ldrh	r3, [r3, #0]
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	d801      	bhi.n	80016b8 <verify_password+0x10>
 80016b4:	2300      	movs	r3, #0
 80016b6:	e006      	b.n	80016c6 <verify_password+0x1e>
    return KMP_FindPassword((const uint8_t*)inputBuffer, (uint16_t)inputLen);
 80016b8:	4b04      	ldr	r3, [pc, #16]	; (80016cc <verify_password+0x24>)
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	4619      	mov	r1, r3
 80016be:	4804      	ldr	r0, [pc, #16]	; (80016d0 <verify_password+0x28>)
 80016c0:	f7ff f950 	bl	8000964 <KMP_FindPassword>
 80016c4:	4603      	mov	r3, r0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200000fe 	.word	0x200000fe
 80016d0:	20000130 	.word	0x20000130

080016d4 <activate_penalty>:

/* Calculate penalty end time based on level */
static void activate_penalty(uint8_t level) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
    uint32_t minutes = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
    if (level > 0 && level <= MAX_PENALTY_LEVEL) {
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00a      	beq.n	80016fe <activate_penalty+0x2a>
 80016e8:	2204      	movs	r2, #4
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d806      	bhi.n	80016fe <activate_penalty+0x2a>
        minutes = penalty_minutes[level - 1];
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	4a0c      	ldr	r2, [pc, #48]	; (8001728 <activate_penalty+0x54>)
 80016f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	e005      	b.n	800170a <activate_penalty+0x36>
    } else {
        minutes = penalty_minutes[MAX_PENALTY_LEVEL - 1];
 80016fe:	2304      	movs	r3, #4
 8001700:	3b01      	subs	r3, #1
 8001702:	4a09      	ldr	r2, [pc, #36]	; (8001728 <activate_penalty+0x54>)
 8001704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001708:	60fb      	str	r3, [r7, #12]
    }
    gSystemTimers.penaltyEndTick = HAL_GetTick() + (minutes * 60 * 1000);
 800170a:	f000 fcd7 	bl	80020bc <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f64e 2160 	movw	r1, #60000	; 0xea60
 8001716:	fb01 f303 	mul.w	r3, r1, r3
 800171a:	4413      	add	r3, r2
 800171c:	4a03      	ldr	r2, [pc, #12]	; (800172c <activate_penalty+0x58>)
 800171e:	6093      	str	r3, [r2, #8]
}
 8001720:	bf00      	nop
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	0800518c 	.word	0x0800518c
 800172c:	20000118 	.word	0x20000118

08001730 <State_Init>:

// --- Main API ---

void State_Init(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
    gSystemState.currentState = LOCKED_SLEEP;
 8001734:	4b06      	ldr	r3, [pc, #24]	; (8001750 <State_Init+0x20>)
 8001736:	2201      	movs	r2, #1
 8001738:	701a      	strb	r2, [r3, #0]
    gSystemTimers.failedAttempts = 0;
 800173a:	4b06      	ldr	r3, [pc, #24]	; (8001754 <State_Init+0x24>)
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
    gSystemTimers.penaltyLevel = 0;
 8001740:	4b04      	ldr	r3, [pc, #16]	; (8001754 <State_Init+0x24>)
 8001742:	2200      	movs	r2, #0
 8001744:	711a      	strb	r2, [r3, #4]
    input_clear();
 8001746:	f7ff ff63 	bl	8001610 <input_clear>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000200 	.word	0x20000200
 8001754:	20000118 	.word	0x20000118

08001758 <State_Process>:

void State_Process(void) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
    // --- GLOBAL OVERRIDES (Highest Priority) ---

    /* Mechanical Key OR Indoor Button (Short Press)
     * Acts as Master Unlock in locked states.
     */
    if (gInputState.keySensor == 1 || gInputState.indoorButton == 1)
 800175e:	4bb9      	ldr	r3, [pc, #740]	; (8001a44 <State_Process+0x2ec>)
 8001760:	785b      	ldrb	r3, [r3, #1]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d003      	beq.n	800176e <State_Process+0x16>
 8001766:	4bb7      	ldr	r3, [pc, #732]	; (8001a44 <State_Process+0x2ec>)
 8001768:	789b      	ldrb	r3, [r3, #2]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d120      	bne.n	80017b0 <State_Process+0x58>
    {
        // Override conditions: Not already open logic (to prevent state hopping)
        if (gSystemState.currentState <= PERMANENT_LOCKOUT ||
 800176e:	4bb6      	ldr	r3, [pc, #728]	; (8001a48 <State_Process+0x2f0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b07      	cmp	r3, #7
 8001774:	d907      	bls.n	8001786 <State_Process+0x2e>
            gSystemState.currentState == LOCKED_RELOCK ||
 8001776:	4bb4      	ldr	r3, [pc, #720]	; (8001a48 <State_Process+0x2f0>)
 8001778:	781b      	ldrb	r3, [r3, #0]
        if (gSystemState.currentState <= PERMANENT_LOCKOUT ||
 800177a:	2b0e      	cmp	r3, #14
 800177c:	d003      	beq.n	8001786 <State_Process+0x2e>
            gSystemState.currentState == ALARM_FORGOTCLOSE) // Emergency open even if alarming
 800177e:	4bb2      	ldr	r3, [pc, #712]	; (8001a48 <State_Process+0x2f0>)
 8001780:	781b      	ldrb	r3, [r3, #0]
            gSystemState.currentState == LOCKED_RELOCK ||
 8001782:	2b0b      	cmp	r3, #11
 8001784:	d114      	bne.n	80017b0 <State_Process+0x58>
        {
            gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001786:	4bb0      	ldr	r3, [pc, #704]	; (8001a48 <State_Process+0x2f0>)
 8001788:	2208      	movs	r2, #8
 800178a:	701a      	strb	r2, [r3, #0]
            setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 800178c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001790:	2003      	movs	r0, #3
 8001792:	f000 fbc1 	bl	8001f18 <setTimer>

            // Reset Penalties
            gSystemTimers.failedAttempts = 0;
 8001796:	4bad      	ldr	r3, [pc, #692]	; (8001a4c <State_Process+0x2f4>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
            gSystemTimers.penaltyEndTick = 0;
 800179c:	4bab      	ldr	r3, [pc, #684]	; (8001a4c <State_Process+0x2f4>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]

            // Consume events
            gInputState.keySensor = 0;
 80017a2:	4ba8      	ldr	r3, [pc, #672]	; (8001a44 <State_Process+0x2ec>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	705a      	strb	r2, [r3, #1]
            gInputState.indoorButton = 0;
 80017a8:	4ba6      	ldr	r3, [pc, #664]	; (8001a44 <State_Process+0x2ec>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	709a      	strb	r2, [r3, #2]
            return; // Exit immediately to next cycle
 80017ae:	e272      	b.n	8001c96 <State_Process+0x53e>
        }
    }

    // --- STATE MACHINE LOGIC ---

    switch (gSystemState.currentState) {
 80017b0:	4ba5      	ldr	r3, [pc, #660]	; (8001a48 <State_Process+0x2f0>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	3b01      	subs	r3, #1
 80017b6:	2b0d      	cmp	r3, #13
 80017b8:	f200 8250 	bhi.w	8001c5c <State_Process+0x504>
 80017bc:	a201      	add	r2, pc, #4	; (adr r2, 80017c4 <State_Process+0x6c>)
 80017be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c2:	bf00      	nop
 80017c4:	080017fd 	.word	0x080017fd
 80017c8:	08001815 	.word	0x08001815
 80017cc:	08001845 	.word	0x08001845
 80017d0:	08001865 	.word	0x08001865
 80017d4:	080018d5 	.word	0x080018d5
 80017d8:	080019d5 	.word	0x080019d5
 80017dc:	08001a09 	.word	0x08001a09
 80017e0:	08001a1b 	.word	0x08001a1b
 80017e4:	08001a8f 	.word	0x08001a8f
 80017e8:	08001b2b 	.word	0x08001b2b
 80017ec:	08001b8f 	.word	0x08001b8f
 80017f0:	08001bed 	.word	0x08001bed
 80017f4:	08001c17 	.word	0x08001c17
 80017f8:	08001c31 	.word	0x08001c31
        case LOCKED_SLEEP:
            // Transitions:
            // Any Key -> Wakeup
            if (gKeyEvent.keyChar != 0)
 80017fc:	4b94      	ldr	r3, [pc, #592]	; (8001a50 <State_Process+0x2f8>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	f000 822f 	beq.w	8001c64 <State_Process+0x50c>
            {
                gSystemState.currentState = LOCKED_WAKEUP;
 8001806:	4b90      	ldr	r3, [pc, #576]	; (8001a48 <State_Process+0x2f0>)
 8001808:	2202      	movs	r2, #2
 800180a:	701a      	strb	r2, [r3, #0]
                gKeyEvent.keyChar = 0;
 800180c:	4b90      	ldr	r3, [pc, #576]	; (8001a50 <State_Process+0x2f8>)
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001812:	e227      	b.n	8001c64 <State_Process+0x50c>

        case LOCKED_WAKEUP:
            // Logic: Check Battery
            if (gInputState.batteryLow)
 8001814:	4b8b      	ldr	r3, [pc, #556]	; (8001a44 <State_Process+0x2ec>)
 8001816:	791b      	ldrb	r3, [r3, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d008      	beq.n	800182e <State_Process+0xd6>
            {
                gSystemState.currentState = BATTERY_WARNING;
 800181c:	4b8a      	ldr	r3, [pc, #552]	; (8001a48 <State_Process+0x2f0>)
 800181e:	2203      	movs	r2, #3
 8001820:	701a      	strb	r2, [r3, #0]
                setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES);
 8001822:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001826:	2001      	movs	r0, #1
 8001828:	f000 fb76 	bl	8001f18 <setTimer>
            } else {
                gSystemState.currentState = LOCKED_ENTRY;
                input_clear();
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
            }
            break;
 800182c:	e233      	b.n	8001c96 <State_Process+0x53e>
                gSystemState.currentState = LOCKED_ENTRY;
 800182e:	4b86      	ldr	r3, [pc, #536]	; (8001a48 <State_Process+0x2f0>)
 8001830:	2204      	movs	r2, #4
 8001832:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001834:	f7ff feec 	bl	8001610 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001838:	f247 5130 	movw	r1, #30000	; 0x7530
 800183c:	2002      	movs	r0, #2
 800183e:	f000 fb6b 	bl	8001f18 <setTimer>
            break;
 8001842:	e228      	b.n	8001c96 <State_Process+0x53e>

        case BATTERY_WARNING:
            // Transitions: After 3s -> Locked Entry
            if (timer_flag[WARNING_TASK_ID] == 1)
 8001844:	4b83      	ldr	r3, [pc, #524]	; (8001a54 <State_Process+0x2fc>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b01      	cmp	r3, #1
 800184a:	f040 820d 	bne.w	8001c68 <State_Process+0x510>
            {
                gSystemState.currentState = LOCKED_ENTRY;
 800184e:	4b7e      	ldr	r3, [pc, #504]	; (8001a48 <State_Process+0x2f0>)
 8001850:	2204      	movs	r2, #4
 8001852:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001854:	f7ff fedc 	bl	8001610 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001858:	f247 5130 	movw	r1, #30000	; 0x7530
 800185c:	2002      	movs	r0, #2
 800185e:	f000 fb5b 	bl	8001f18 <setTimer>
            }
            break;
 8001862:	e201      	b.n	8001c68 <State_Process+0x510>

        case LOCKED_ENTRY:
            // Transitions:
            // 1. Timeout 30s -> Sleep
            if (timer_flag[ENTRY_TIMEOUT_ID] == 1)
 8001864:	4b7b      	ldr	r3, [pc, #492]	; (8001a54 <State_Process+0x2fc>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d103      	bne.n	8001874 <State_Process+0x11c>
            {
                gSystemState.currentState = LOCKED_SLEEP;
 800186c:	4b76      	ldr	r3, [pc, #472]	; (8001a48 <State_Process+0x2f0>)
 800186e:	2201      	movs	r2, #1
 8001870:	701a      	strb	r2, [r3, #0]
            {
                input_append(gKeyEvent.keyChar);
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES); // Reset timeout
                gKeyEvent.keyChar = 0;
            }
            break;
 8001872:	e1fb      	b.n	8001c6c <State_Process+0x514>
            else if (gKeyEvent.isEnter)
 8001874:	4b76      	ldr	r3, [pc, #472]	; (8001a50 <State_Process+0x2f8>)
 8001876:	785b      	ldrb	r3, [r3, #1]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d009      	beq.n	8001890 <State_Process+0x138>
                gSystemState.currentState = LOCKED_VERIFY;
 800187c:	4b72      	ldr	r3, [pc, #456]	; (8001a48 <State_Process+0x2f0>)
 800187e:	2205      	movs	r2, #5
 8001880:	701a      	strb	r2, [r3, #0]
                isShowingError = false; // Reset error flag
 8001882:	4b75      	ldr	r3, [pc, #468]	; (8001a58 <State_Process+0x300>)
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]
                gKeyEvent.isEnter = 0;
 8001888:	4b71      	ldr	r3, [pc, #452]	; (8001a50 <State_Process+0x2f8>)
 800188a:	2200      	movs	r2, #0
 800188c:	705a      	strb	r2, [r3, #1]
            break;
 800188e:	e1ed      	b.n	8001c6c <State_Process+0x514>
            else if (gKeyEvent.isBackspace)
 8001890:	4b6f      	ldr	r3, [pc, #444]	; (8001a50 <State_Process+0x2f8>)
 8001892:	78db      	ldrb	r3, [r3, #3]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d00a      	beq.n	80018ae <State_Process+0x156>
                input_backspace();
 8001898:	f7ff feec 	bl	8001674 <input_backspace>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES); // Reset timeout
 800189c:	f247 5130 	movw	r1, #30000	; 0x7530
 80018a0:	2002      	movs	r0, #2
 80018a2:	f000 fb39 	bl	8001f18 <setTimer>
                gKeyEvent.isBackspace = 0;
 80018a6:	4b6a      	ldr	r3, [pc, #424]	; (8001a50 <State_Process+0x2f8>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	70da      	strb	r2, [r3, #3]
            break;
 80018ac:	e1de      	b.n	8001c6c <State_Process+0x514>
            else if (gKeyEvent.keyChar != 0)
 80018ae:	4b68      	ldr	r3, [pc, #416]	; (8001a50 <State_Process+0x2f8>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f000 81da 	beq.w	8001c6c <State_Process+0x514>
                input_append(gKeyEvent.keyChar);
 80018b8:	4b65      	ldr	r3, [pc, #404]	; (8001a50 <State_Process+0x2f8>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff feb7 	bl	8001630 <input_append>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES); // Reset timeout
 80018c2:	f247 5130 	movw	r1, #30000	; 0x7530
 80018c6:	2002      	movs	r0, #2
 80018c8:	f000 fb26 	bl	8001f18 <setTimer>
                gKeyEvent.keyChar = 0;
 80018cc:	4b60      	ldr	r3, [pc, #384]	; (8001a50 <State_Process+0x2f8>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	701a      	strb	r2, [r3, #0]
            break;
 80018d2:	e1cb      	b.n	8001c6c <State_Process+0x514>

        case LOCKED_VERIFY:
            // Logic: Check password
            // If just entered state (isShowingError == false)
            if (!isShowingError)
 80018d4:	4b60      	ldr	r3, [pc, #384]	; (8001a58 <State_Process+0x300>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	f083 0301 	eor.w	r3, r3, #1
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d068      	beq.n	80019b4 <State_Process+0x25c>
            {
                bool isCorrect = verify_password();
 80018e2:	f7ff fee1 	bl	80016a8 <verify_password>
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]

                // Case A: Format Error (Len < 4 or > 20)
                if (inputLen < PASSWORD_LENGTH || inputLen > MAX_INPUT_LENGTH)
 80018ea:	4b5c      	ldr	r3, [pc, #368]	; (8001a5c <State_Process+0x304>)
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	2b03      	cmp	r3, #3
 80018f0:	d903      	bls.n	80018fa <State_Process+0x1a2>
 80018f2:	4b5a      	ldr	r3, [pc, #360]	; (8001a5c <State_Process+0x304>)
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	2b14      	cmp	r3, #20
 80018f8:	d908      	bls.n	800190c <State_Process+0x1b4>
                {
                    isShowingError = true;
 80018fa:	4b57      	ldr	r3, [pc, #348]	; (8001a58 <State_Process+0x300>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	701a      	strb	r2, [r3, #0]
                    setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES); // Show error 3s
 8001900:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001904:	2001      	movs	r0, #1
 8001906:	f000 fb07 	bl	8001f18 <setTimer>
                    gSystemState.currentState = LOCKED_ENTRY;
                    input_clear();
                    setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
                }
            }
            break;
 800190a:	e1b1      	b.n	8001c70 <State_Process+0x518>
                else if (isCorrect)
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00d      	beq.n	800192e <State_Process+0x1d6>
                    gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001912:	4b4d      	ldr	r3, [pc, #308]	; (8001a48 <State_Process+0x2f0>)
 8001914:	2208      	movs	r2, #8
 8001916:	701a      	strb	r2, [r3, #0]
                    setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001918:	f242 7110 	movw	r1, #10000	; 0x2710
 800191c:	2003      	movs	r0, #3
 800191e:	f000 fafb 	bl	8001f18 <setTimer>
                    gSystemTimers.failedAttempts = 0;
 8001922:	4b4a      	ldr	r3, [pc, #296]	; (8001a4c <State_Process+0x2f4>)
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
                    input_clear();
 8001928:	f7ff fe72 	bl	8001610 <input_clear>
            break;
 800192c:	e1a0      	b.n	8001c70 <State_Process+0x518>
                    gSystemTimers.failedAttempts++;
 800192e:	4b47      	ldr	r3, [pc, #284]	; (8001a4c <State_Process+0x2f4>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	3301      	adds	r3, #1
 8001934:	4a45      	ldr	r2, [pc, #276]	; (8001a4c <State_Process+0x2f4>)
 8001936:	6013      	str	r3, [r2, #0]
                    input_clear();
 8001938:	f7ff fe6a 	bl	8001610 <input_clear>
                    if ((gSystemTimers.failedAttempts % 3) == 0)
 800193c:	4b43      	ldr	r3, [pc, #268]	; (8001a4c <State_Process+0x2f4>)
 800193e:	6819      	ldr	r1, [r3, #0]
 8001940:	4b47      	ldr	r3, [pc, #284]	; (8001a60 <State_Process+0x308>)
 8001942:	fba3 2301 	umull	r2, r3, r3, r1
 8001946:	085a      	lsrs	r2, r3, #1
 8001948:	4613      	mov	r3, r2
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4413      	add	r3, r2
 800194e:	1aca      	subs	r2, r1, r3
 8001950:	2a00      	cmp	r2, #0
 8001952:	d126      	bne.n	80019a2 <State_Process+0x24a>
                        if (gSystemTimers.failedAttempts >= 15)
 8001954:	4b3d      	ldr	r3, [pc, #244]	; (8001a4c <State_Process+0x2f4>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b0e      	cmp	r3, #14
 800195a:	d90b      	bls.n	8001974 <State_Process+0x21c>
                            gSystemState.currentState = PERMANENT_LOCKOUT;
 800195c:	4b3a      	ldr	r3, [pc, #232]	; (8001a48 <State_Process+0x2f0>)
 800195e:	2207      	movs	r2, #7
 8001960:	701a      	strb	r2, [r3, #0]
                            gOutputStatus.buzzer = BUZZER_ON;
 8001962:	4b40      	ldr	r3, [pc, #256]	; (8001a64 <State_Process+0x30c>)
 8001964:	2201      	movs	r2, #1
 8001966:	70da      	strb	r2, [r3, #3]
                            setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001968:	f242 7110 	movw	r1, #10000	; 0x2710
 800196c:	2000      	movs	r0, #0
 800196e:	f000 fad3 	bl	8001f18 <setTimer>
            break;
 8001972:	e17d      	b.n	8001c70 <State_Process+0x518>
                            uint8_t level = gSystemTimers.failedAttempts / 3;
 8001974:	4b35      	ldr	r3, [pc, #212]	; (8001a4c <State_Process+0x2f4>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a39      	ldr	r2, [pc, #228]	; (8001a60 <State_Process+0x308>)
 800197a:	fba2 2303 	umull	r2, r3, r2, r3
 800197e:	085b      	lsrs	r3, r3, #1
 8001980:	71bb      	strb	r3, [r7, #6]
                            activate_penalty(level);
 8001982:	79bb      	ldrb	r3, [r7, #6]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff fea5 	bl	80016d4 <activate_penalty>
                            gSystemState.currentState = PENALTY_TIMER;
 800198a:	4b2f      	ldr	r3, [pc, #188]	; (8001a48 <State_Process+0x2f0>)
 800198c:	2206      	movs	r2, #6
 800198e:	701a      	strb	r2, [r3, #0]
                            gOutputStatus.buzzer = BUZZER_ON;
 8001990:	4b34      	ldr	r3, [pc, #208]	; (8001a64 <State_Process+0x30c>)
 8001992:	2201      	movs	r2, #1
 8001994:	70da      	strb	r2, [r3, #3]
                            setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001996:	f242 7110 	movw	r1, #10000	; 0x2710
 800199a:	2000      	movs	r0, #0
 800199c:	f000 fabc 	bl	8001f18 <setTimer>
            break;
 80019a0:	e166      	b.n	8001c70 <State_Process+0x518>
                        isShowingError = true;
 80019a2:	4b2d      	ldr	r3, [pc, #180]	; (8001a58 <State_Process+0x300>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
                        setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES); // Show error 3s
 80019a8:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80019ac:	2001      	movs	r0, #1
 80019ae:	f000 fab3 	bl	8001f18 <setTimer>
            break;
 80019b2:	e15d      	b.n	8001c70 <State_Process+0x518>
                if (timer_flag[WARNING_TASK_ID] == 1)
 80019b4:	4b27      	ldr	r3, [pc, #156]	; (8001a54 <State_Process+0x2fc>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	f040 8159 	bne.w	8001c70 <State_Process+0x518>
                    gSystemState.currentState = LOCKED_ENTRY;
 80019be:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <State_Process+0x2f0>)
 80019c0:	2204      	movs	r2, #4
 80019c2:	701a      	strb	r2, [r3, #0]
                    input_clear();
 80019c4:	f7ff fe24 	bl	8001610 <input_clear>
                    setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 80019c8:	f247 5130 	movw	r1, #30000	; 0x7530
 80019cc:	2002      	movs	r0, #2
 80019ce:	f000 faa3 	bl	8001f18 <setTimer>
            break;
 80019d2:	e14d      	b.n	8001c70 <State_Process+0x518>

        case PENALTY_TIMER:
            // Logic: Wait for penalty end
            // 1. Buzzer timeout (10s)
            if (timer_flag[BUZZER_TASK_ID] == 1)
 80019d4:	4b1f      	ldr	r3, [pc, #124]	; (8001a54 <State_Process+0x2fc>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d102      	bne.n	80019e2 <State_Process+0x28a>
            {
                gOutputStatus.buzzer = BUZZER_OFF;
 80019dc:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <State_Process+0x30c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	70da      	strb	r2, [r3, #3]
            }
            // 2. Check Penalty Time
            if (HAL_GetTick() >= gSystemTimers.penaltyEndTick)
 80019e2:	f000 fb6b 	bl	80020bc <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	4b18      	ldr	r3, [pc, #96]	; (8001a4c <State_Process+0x2f4>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	f0c0 8141 	bcc.w	8001c74 <State_Process+0x51c>
            {
                gSystemState.currentState = LOCKED_ENTRY;
 80019f2:	4b15      	ldr	r3, [pc, #84]	; (8001a48 <State_Process+0x2f0>)
 80019f4:	2204      	movs	r2, #4
 80019f6:	701a      	strb	r2, [r3, #0]
                input_clear();
 80019f8:	f7ff fe0a 	bl	8001610 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 80019fc:	f247 5130 	movw	r1, #30000	; 0x7530
 8001a00:	2002      	movs	r0, #2
 8001a02:	f000 fa89 	bl	8001f18 <setTimer>
            }
            break;
 8001a06:	e135      	b.n	8001c74 <State_Process+0x51c>

        case PERMANENT_LOCKOUT:
            // Logic: Infinite loop until Master Key (Handled in Global Overrides)
            // Buzzer timeout
            if (timer_flag[BUZZER_TASK_ID] == 1)
 8001a08:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <State_Process+0x2fc>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	f040 8133 	bne.w	8001c78 <State_Process+0x520>
            {
                gOutputStatus.buzzer = BUZZER_OFF;
 8001a12:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <State_Process+0x30c>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	70da      	strb	r2, [r3, #3]
            }
            break;
 8001a18:	e12e      	b.n	8001c78 <State_Process+0x520>

        case UNLOCKED_WAITOPEN:
            // Transitions:
            // 1. Door Opens -> DoorOpen
            if (gInputState.doorSensor == 0)
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <State_Process+0x2ec>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d108      	bne.n	8001a34 <State_Process+0x2dc>
            {
                gSystemState.currentState = UNLOCKED_DOOROPEN;
 8001a22:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <State_Process+0x2f0>)
 8001a24:	220a      	movs	r2, #10
 8001a26:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_30S_CYCLES);
 8001a28:	f247 5130 	movw	r1, #30000	; 0x7530
 8001a2c:	2003      	movs	r0, #3
 8001a2e:	f000 fa73 	bl	8001f18 <setTimer>
                gSystemState.currentState = UNLOCKED_SETPASSWORD;
                input_clear();
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
                gKeyEvent.isEnterLong = 0;
            }
            break;
 8001a32:	e123      	b.n	8001c7c <State_Process+0x524>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <State_Process+0x2fc>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d115      	bne.n	8001a68 <State_Process+0x310>
                gSystemState.currentState = LOCKED_RELOCK;
 8001a3c:	4b02      	ldr	r3, [pc, #8]	; (8001a48 <State_Process+0x2f0>)
 8001a3e:	220e      	movs	r2, #14
 8001a40:	701a      	strb	r2, [r3, #0]
            break;
 8001a42:	e11b      	b.n	8001c7c <State_Process+0x524>
 8001a44:	20000110 	.word	0x20000110
 8001a48:	20000200 	.word	0x20000200
 8001a4c:	20000118 	.word	0x20000118
 8001a50:	200001e4 	.word	0x200001e4
 8001a54:	200001e8 	.word	0x200001e8
 8001a58:	20000100 	.word	0x20000100
 8001a5c:	200000fe 	.word	0x200000fe
 8001a60:	aaaaaaab 	.word	0xaaaaaaab
 8001a64:	200001bc 	.word	0x200001bc
            else if (gKeyEvent.isEnterLong)
 8001a68:	4b8c      	ldr	r3, [pc, #560]	; (8001c9c <State_Process+0x544>)
 8001a6a:	789b      	ldrb	r3, [r3, #2]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 8105 	beq.w	8001c7c <State_Process+0x524>
                gSystemState.currentState = UNLOCKED_SETPASSWORD;
 8001a72:	4b8b      	ldr	r3, [pc, #556]	; (8001ca0 <State_Process+0x548>)
 8001a74:	2209      	movs	r2, #9
 8001a76:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001a78:	f7ff fdca 	bl	8001610 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001a7c:	f247 5130 	movw	r1, #30000	; 0x7530
 8001a80:	2002      	movs	r0, #2
 8001a82:	f000 fa49 	bl	8001f18 <setTimer>
                gKeyEvent.isEnterLong = 0;
 8001a86:	4b85      	ldr	r3, [pc, #532]	; (8001c9c <State_Process+0x544>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	709a      	strb	r2, [r3, #2]
            break;
 8001a8c:	e0f6      	b.n	8001c7c <State_Process+0x524>

        case UNLOCKED_SETPASSWORD:
            // Logic: Input new password
            // 1. Timeout 30s -> WaitOpen
            if (timer_flag[ENTRY_TIMEOUT_ID] == 1)
 8001a8e:	4b85      	ldr	r3, [pc, #532]	; (8001ca4 <State_Process+0x54c>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d108      	bne.n	8001aa8 <State_Process+0x350>
            {
                gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001a96:	4b82      	ldr	r3, [pc, #520]	; (8001ca0 <State_Process+0x548>)
 8001a98:	2208      	movs	r2, #8
 8001a9a:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001a9c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001aa0:	2003      	movs	r0, #3
 8001aa2:	f000 fa39 	bl	8001f18 <setTimer>
            {
                input_backspace();
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
                gKeyEvent.isBackspace = 0;
            }
            break;
 8001aa6:	e0eb      	b.n	8001c80 <State_Process+0x528>
            else if (gKeyEvent.isEnter)
 8001aa8:	4b7c      	ldr	r3, [pc, #496]	; (8001c9c <State_Process+0x544>)
 8001aaa:	785b      	ldrb	r3, [r3, #1]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d016      	beq.n	8001ade <State_Process+0x386>
                if (inputLen == PASSWORD_LENGTH)
 8001ab0:	4b7d      	ldr	r3, [pc, #500]	; (8001ca8 <State_Process+0x550>)
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	2b04      	cmp	r3, #4
 8001ab6:	d106      	bne.n	8001ac6 <State_Process+0x36e>
                    State_SetPassword(inputBuffer); // Update global password
 8001ab8:	487c      	ldr	r0, [pc, #496]	; (8001cac <State_Process+0x554>)
 8001aba:	f000 f901 	bl	8001cc0 <State_SetPassword>
                    gSystemState.currentState = LOCKED_RELOCK;
 8001abe:	4b78      	ldr	r3, [pc, #480]	; (8001ca0 <State_Process+0x548>)
 8001ac0:	220e      	movs	r2, #14
 8001ac2:	701a      	strb	r2, [r3, #0]
 8001ac4:	e007      	b.n	8001ad6 <State_Process+0x37e>
                    gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001ac6:	4b76      	ldr	r3, [pc, #472]	; (8001ca0 <State_Process+0x548>)
 8001ac8:	2208      	movs	r2, #8
 8001aca:	701a      	strb	r2, [r3, #0]
                    setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001acc:	f242 7110 	movw	r1, #10000	; 0x2710
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f000 fa21 	bl	8001f18 <setTimer>
                gKeyEvent.isEnter = 0;
 8001ad6:	4b71      	ldr	r3, [pc, #452]	; (8001c9c <State_Process+0x544>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	705a      	strb	r2, [r3, #1]
            break;
 8001adc:	e0d0      	b.n	8001c80 <State_Process+0x528>
            else if (gKeyEvent.keyChar != 0)
 8001ade:	4b6f      	ldr	r3, [pc, #444]	; (8001c9c <State_Process+0x544>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d011      	beq.n	8001b0a <State_Process+0x3b2>
                if (inputLen < PASSWORD_LENGTH)
 8001ae6:	4b70      	ldr	r3, [pc, #448]	; (8001ca8 <State_Process+0x550>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	2b03      	cmp	r3, #3
 8001aec:	d804      	bhi.n	8001af8 <State_Process+0x3a0>
                    input_append(gKeyEvent.keyChar);
 8001aee:	4b6b      	ldr	r3, [pc, #428]	; (8001c9c <State_Process+0x544>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fd9c 	bl	8001630 <input_append>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001af8:	f247 5130 	movw	r1, #30000	; 0x7530
 8001afc:	2002      	movs	r0, #2
 8001afe:	f000 fa0b 	bl	8001f18 <setTimer>
                gKeyEvent.keyChar = 0;
 8001b02:	4b66      	ldr	r3, [pc, #408]	; (8001c9c <State_Process+0x544>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
            break;
 8001b08:	e0ba      	b.n	8001c80 <State_Process+0x528>
            else if (gKeyEvent.isBackspace)
 8001b0a:	4b64      	ldr	r3, [pc, #400]	; (8001c9c <State_Process+0x544>)
 8001b0c:	78db      	ldrb	r3, [r3, #3]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 80b6 	beq.w	8001c80 <State_Process+0x528>
                input_backspace();
 8001b14:	f7ff fdae 	bl	8001674 <input_backspace>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001b18:	f247 5130 	movw	r1, #30000	; 0x7530
 8001b1c:	2002      	movs	r0, #2
 8001b1e:	f000 f9fb 	bl	8001f18 <setTimer>
                gKeyEvent.isBackspace = 0;
 8001b22:	4b5e      	ldr	r3, [pc, #376]	; (8001c9c <State_Process+0x544>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	70da      	strb	r2, [r3, #3]
            break;
 8001b28:	e0aa      	b.n	8001c80 <State_Process+0x528>

        case UNLOCKED_DOOROPEN:
            // Transitions:
            // 1. Door Closes -> WaitClose
            if (gInputState.doorSensor == 1)
 8001b2a:	4b61      	ldr	r3, [pc, #388]	; (8001cb0 <State_Process+0x558>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d108      	bne.n	8001b44 <State_Process+0x3ec>
            {
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001b32:	4b5b      	ldr	r3, [pc, #364]	; (8001ca0 <State_Process+0x548>)
 8001b34:	220c      	movs	r2, #12
 8001b36:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001b38:	f242 7110 	movw	r1, #10000	; 0x2710
 8001b3c:	2003      	movs	r0, #3
 8001b3e:	f000 f9eb 	bl	8001f18 <setTimer>
                gSystemTimers.alarmRepeatTick = HAL_GetTick() + ALARM_REPEAT_MS;
                // Start Buzzer 10s
                gOutputStatus.buzzer = BUZZER_ON;
                setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
            }
            break;
 8001b42:	e09f      	b.n	8001c84 <State_Process+0x52c>
            else if (gInputState.indoorButtonLong)
 8001b44:	4b5a      	ldr	r3, [pc, #360]	; (8001cb0 <State_Process+0x558>)
 8001b46:	78db      	ldrb	r3, [r3, #3]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d006      	beq.n	8001b5a <State_Process+0x402>
                gSystemState.currentState = UNLOCKED_ALWAYSOPEN;
 8001b4c:	4b54      	ldr	r3, [pc, #336]	; (8001ca0 <State_Process+0x548>)
 8001b4e:	220d      	movs	r2, #13
 8001b50:	701a      	strb	r2, [r3, #0]
                gInputState.indoorButtonLong = 0;
 8001b52:	4b57      	ldr	r3, [pc, #348]	; (8001cb0 <State_Process+0x558>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	70da      	strb	r2, [r3, #3]
            break;
 8001b58:	e094      	b.n	8001c84 <State_Process+0x52c>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
 8001b5a:	4b52      	ldr	r3, [pc, #328]	; (8001ca4 <State_Process+0x54c>)
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	f040 8090 	bne.w	8001c84 <State_Process+0x52c>
                gSystemState.currentState = ALARM_FORGOTCLOSE;
 8001b64:	4b4e      	ldr	r3, [pc, #312]	; (8001ca0 <State_Process+0x548>)
 8001b66:	220b      	movs	r2, #11
 8001b68:	701a      	strb	r2, [r3, #0]
                gSystemTimers.alarmRepeatTick = HAL_GetTick() + ALARM_REPEAT_MS;
 8001b6a:	f000 faa7 	bl	80020bc <HAL_GetTick>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8001b74:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8001b78:	4a4e      	ldr	r2, [pc, #312]	; (8001cb4 <State_Process+0x55c>)
 8001b7a:	60d3      	str	r3, [r2, #12]
                gOutputStatus.buzzer = BUZZER_ON;
 8001b7c:	4b4e      	ldr	r3, [pc, #312]	; (8001cb8 <State_Process+0x560>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	70da      	strb	r2, [r3, #3]
                setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001b82:	f242 7110 	movw	r1, #10000	; 0x2710
 8001b86:	2000      	movs	r0, #0
 8001b88:	f000 f9c6 	bl	8001f18 <setTimer>
            break;
 8001b8c:	e07a      	b.n	8001c84 <State_Process+0x52c>

        case ALARM_FORGOTCLOSE:
            // Transitions:
            // 1. Door Closes -> WaitClose
            if (gInputState.doorSensor == 1)
 8001b8e:	4b48      	ldr	r3, [pc, #288]	; (8001cb0 <State_Process+0x558>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d10a      	bne.n	8001bac <State_Process+0x454>
            {
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001b96:	4b42      	ldr	r3, [pc, #264]	; (8001ca0 <State_Process+0x548>)
 8001b98:	220c      	movs	r2, #12
 8001b9a:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001b9c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001ba0:	2003      	movs	r0, #3
 8001ba2:	f000 f9b9 	bl	8001f18 <setTimer>
                gOutputStatus.buzzer = BUZZER_OFF; // Stop alarm
 8001ba6:	4b44      	ldr	r3, [pc, #272]	; (8001cb8 <State_Process+0x560>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	70da      	strb	r2, [r3, #3]
            }
            // 2. Buzzer Timeout (10s)
            if (timer_flag[BUZZER_TASK_ID] == 1)
 8001bac:	4b3d      	ldr	r3, [pc, #244]	; (8001ca4 <State_Process+0x54c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d102      	bne.n	8001bba <State_Process+0x462>
            {
                gOutputStatus.buzzer = BUZZER_OFF;
 8001bb4:	4b40      	ldr	r3, [pc, #256]	; (8001cb8 <State_Process+0x560>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	70da      	strb	r2, [r3, #3]
            }
            // 3. Repeat Alarm (5 min)
            if (HAL_GetTick() >= gSystemTimers.alarmRepeatTick)
 8001bba:	f000 fa7f 	bl	80020bc <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	4b3c      	ldr	r3, [pc, #240]	; (8001cb4 <State_Process+0x55c>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d35f      	bcc.n	8001c88 <State_Process+0x530>
            {
                gSystemTimers.alarmRepeatTick = HAL_GetTick() + ALARM_REPEAT_MS;
 8001bc8:	f000 fa78 	bl	80020bc <HAL_GetTick>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8001bd2:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8001bd6:	4a37      	ldr	r2, [pc, #220]	; (8001cb4 <State_Process+0x55c>)
 8001bd8:	60d3      	str	r3, [r2, #12]
                gOutputStatus.buzzer = BUZZER_ON;
 8001bda:	4b37      	ldr	r3, [pc, #220]	; (8001cb8 <State_Process+0x560>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	70da      	strb	r2, [r3, #3]
                setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001be0:	f242 7110 	movw	r1, #10000	; 0x2710
 8001be4:	2000      	movs	r0, #0
 8001be6:	f000 f997 	bl	8001f18 <setTimer>
            }
            break;
 8001bea:	e04d      	b.n	8001c88 <State_Process+0x530>

        case UNLOCKED_WAITCLOSE:
            // Transitions:
            // 1. Door Opens again -> DoorOpen
            if (gInputState.doorSensor == 0)
 8001bec:	4b30      	ldr	r3, [pc, #192]	; (8001cb0 <State_Process+0x558>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d108      	bne.n	8001c06 <State_Process+0x4ae>
            {
                gSystemState.currentState = UNLOCKED_DOOROPEN;
 8001bf4:	4b2a      	ldr	r3, [pc, #168]	; (8001ca0 <State_Process+0x548>)
 8001bf6:	220a      	movs	r2, #10
 8001bf8:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_30S_CYCLES);
 8001bfa:	f247 5130 	movw	r1, #30000	; 0x7530
 8001bfe:	2003      	movs	r0, #3
 8001c00:	f000 f98a 	bl	8001f18 <setTimer>
            // 2. Timeout 10s -> Relock
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
            {
                gSystemState.currentState = LOCKED_RELOCK;
            }
            break;
 8001c04:	e042      	b.n	8001c8c <State_Process+0x534>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
 8001c06:	4b27      	ldr	r3, [pc, #156]	; (8001ca4 <State_Process+0x54c>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d13e      	bne.n	8001c8c <State_Process+0x534>
                gSystemState.currentState = LOCKED_RELOCK;
 8001c0e:	4b24      	ldr	r3, [pc, #144]	; (8001ca0 <State_Process+0x548>)
 8001c10:	220e      	movs	r2, #14
 8001c12:	701a      	strb	r2, [r3, #0]
            break;
 8001c14:	e03a      	b.n	8001c8c <State_Process+0x534>

        case UNLOCKED_ALWAYSOPEN:
            // Transitions:
            // 1. Door Closes -> WaitClose (As per user logic)
            if (gInputState.doorSensor == 1)
 8001c16:	4b26      	ldr	r3, [pc, #152]	; (8001cb0 <State_Process+0x558>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d138      	bne.n	8001c90 <State_Process+0x538>
            {
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001c1e:	4b20      	ldr	r3, [pc, #128]	; (8001ca0 <State_Process+0x548>)
 8001c20:	220c      	movs	r2, #12
 8001c22:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001c24:	f242 7110 	movw	r1, #10000	; 0x2710
 8001c28:	2003      	movs	r0, #3
 8001c2a:	f000 f975 	bl	8001f18 <setTimer>
            }
            break;
 8001c2e:	e02f      	b.n	8001c90 <State_Process+0x538>

        case LOCKED_RELOCK:
            // Logic: Wait 3s then Sleep
            // Note: Reuse WARNING timer for 3s delay
            if (timer_flag[WARNING_TASK_ID] == 0 && timer_counter[WARNING_TASK_ID] == 0)
 8001c30:	4b1c      	ldr	r3, [pc, #112]	; (8001ca4 <State_Process+0x54c>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d109      	bne.n	8001c4c <State_Process+0x4f4>
 8001c38:	4b20      	ldr	r3, [pc, #128]	; (8001cbc <State_Process+0x564>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d105      	bne.n	8001c4c <State_Process+0x4f4>
            {
                // First entry into state: Set timer
                 setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES);
 8001c40:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001c44:	2001      	movs	r0, #1
 8001c46:	f000 f967 	bl	8001f18 <setTimer>
            }
            else if (timer_flag[WARNING_TASK_ID] == 1)
            {
                gSystemState.currentState = LOCKED_SLEEP;
            }
            break;
 8001c4a:	e023      	b.n	8001c94 <State_Process+0x53c>
            else if (timer_flag[WARNING_TASK_ID] == 1)
 8001c4c:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <State_Process+0x54c>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d11f      	bne.n	8001c94 <State_Process+0x53c>
                gSystemState.currentState = LOCKED_SLEEP;
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <State_Process+0x548>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
            break;
 8001c5a:	e01b      	b.n	8001c94 <State_Process+0x53c>

        default:
            gSystemState.currentState = LOCKED_SLEEP;
 8001c5c:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <State_Process+0x548>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	701a      	strb	r2, [r3, #0]
            break;
 8001c62:	e018      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c64:	bf00      	nop
 8001c66:	e016      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c68:	bf00      	nop
 8001c6a:	e014      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c6c:	bf00      	nop
 8001c6e:	e012      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c70:	bf00      	nop
 8001c72:	e010      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c74:	bf00      	nop
 8001c76:	e00e      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c78:	bf00      	nop
 8001c7a:	e00c      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c7c:	bf00      	nop
 8001c7e:	e00a      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c80:	bf00      	nop
 8001c82:	e008      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c84:	bf00      	nop
 8001c86:	e006      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c88:	bf00      	nop
 8001c8a:	e004      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c8c:	bf00      	nop
 8001c8e:	e002      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c90:	bf00      	nop
 8001c92:	e000      	b.n	8001c96 <State_Process+0x53e>
            break;
 8001c94:	bf00      	nop
    }
}
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	200001e4 	.word	0x200001e4
 8001ca0:	20000200 	.word	0x20000200
 8001ca4:	200001e8 	.word	0x200001e8
 8001ca8:	200000fe 	.word	0x200000fe
 8001cac:	20000130 	.word	0x20000130
 8001cb0:	20000110 	.word	0x20000110
 8001cb4:	20000118 	.word	0x20000118
 8001cb8:	200001bc 	.word	0x200001bc
 8001cbc:	20000148 	.word	0x20000148

08001cc0 <State_SetPassword>:

// --- API Implementation ---
bool State_SetPassword(const char *newPass) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
    if (strlen(newPass) != PASSWORD_LENGTH) return false;
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7fe fa49 	bl	8000160 <strlen>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d001      	beq.n	8001cd8 <State_SetPassword+0x18>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e004      	b.n	8001ce2 <State_SetPassword+0x22>
    strcpy(gPassword, newPass);
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	4804      	ldr	r0, [pc, #16]	; (8001cec <State_SetPassword+0x2c>)
 8001cdc:	f002 fd74 	bl	80047c8 <strcpy>
    return true;
 8001ce0:	2301      	movs	r3, #1
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000160 	.word	0x20000160

08001cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cf6:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <HAL_MspInit+0x5c>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	4a14      	ldr	r2, [pc, #80]	; (8001d4c <HAL_MspInit+0x5c>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6193      	str	r3, [r2, #24]
 8001d02:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <HAL_MspInit+0x5c>)
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <HAL_MspInit+0x5c>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	4a0e      	ldr	r2, [pc, #56]	; (8001d4c <HAL_MspInit+0x5c>)
 8001d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d18:	61d3      	str	r3, [r2, #28]
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <HAL_MspInit+0x5c>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001d26:	4b0a      	ldr	r3, [pc, #40]	; (8001d50 <HAL_MspInit+0x60>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	4a04      	ldr	r2, [pc, #16]	; (8001d50 <HAL_MspInit+0x60>)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	40010000 	.word	0x40010000

08001d54 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a19      	ldr	r2, [pc, #100]	; (8001dd4 <HAL_I2C_MspInit+0x80>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d12b      	bne.n	8001dcc <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d74:	4b18      	ldr	r3, [pc, #96]	; (8001dd8 <HAL_I2C_MspInit+0x84>)
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	4a17      	ldr	r2, [pc, #92]	; (8001dd8 <HAL_I2C_MspInit+0x84>)
 8001d7a:	f043 0308 	orr.w	r3, r3, #8
 8001d7e:	6193      	str	r3, [r2, #24]
 8001d80:	4b15      	ldr	r3, [pc, #84]	; (8001dd8 <HAL_I2C_MspInit+0x84>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	f003 0308 	and.w	r3, r3, #8
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d8c:	23c0      	movs	r3, #192	; 0xc0
 8001d8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d90:	2312      	movs	r3, #18
 8001d92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d94:	2303      	movs	r3, #3
 8001d96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d98:	f107 0310 	add.w	r3, r7, #16
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	480f      	ldr	r0, [pc, #60]	; (8001ddc <HAL_I2C_MspInit+0x88>)
 8001da0:	f000 fb40 	bl	8002424 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <HAL_I2C_MspInit+0x84>)
 8001da6:	69db      	ldr	r3, [r3, #28]
 8001da8:	4a0b      	ldr	r2, [pc, #44]	; (8001dd8 <HAL_I2C_MspInit+0x84>)
 8001daa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dae:	61d3      	str	r3, [r2, #28]
 8001db0:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <HAL_I2C_MspInit+0x84>)
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	2020      	movs	r0, #32
 8001dc2:	f000 fa80 	bl	80022c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001dc6:	2020      	movs	r0, #32
 8001dc8:	f000 fa99 	bl	80022fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001dcc:	bf00      	nop
 8001dce:	3720      	adds	r7, #32
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40005400 	.word	0x40005400
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40010c00 	.word	0x40010c00

08001de0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001df0:	d113      	bne.n	8001e1a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <HAL_TIM_Base_MspInit+0x44>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	4a0b      	ldr	r2, [pc, #44]	; (8001e24 <HAL_TIM_Base_MspInit+0x44>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	61d3      	str	r3, [r2, #28]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <HAL_TIM_Base_MspInit+0x44>)
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	201c      	movs	r0, #28
 8001e10:	f000 fa59 	bl	80022c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e14:	201c      	movs	r0, #28
 8001e16:	f000 fa72 	bl	80022fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40021000 	.word	0x40021000

08001e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e2c:	e7fe      	b.n	8001e2c <NMI_Handler+0x4>

08001e2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e32:	e7fe      	b.n	8001e32 <HardFault_Handler+0x4>

08001e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e38:	e7fe      	b.n	8001e38 <MemManage_Handler+0x4>

08001e3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e3e:	e7fe      	b.n	8001e3e <BusFault_Handler+0x4>

08001e40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e44:	e7fe      	b.n	8001e44 <UsageFault_Handler+0x4>

08001e46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bc80      	pop	{r7}
 8001e50:	4770      	bx	lr

08001e52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr

08001e5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr

08001e6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e6e:	f000 f913 	bl	8002098 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
	...

08001e78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e7c:	4802      	ldr	r0, [pc, #8]	; (8001e88 <TIM2_IRQHandler+0x10>)
 8001e7e:	f002 f8f3 	bl	8004068 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000258 	.word	0x20000258

08001e8c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001e90:	4802      	ldr	r0, [pc, #8]	; (8001e9c <I2C1_ER_IRQHandler+0x10>)
 8001e92:	f000 fed1 	bl	8002c38 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000204 	.word	0x20000204

08001ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ea8:	4a14      	ldr	r2, [pc, #80]	; (8001efc <_sbrk+0x5c>)
 8001eaa:	4b15      	ldr	r3, [pc, #84]	; (8001f00 <_sbrk+0x60>)
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eb4:	4b13      	ldr	r3, [pc, #76]	; (8001f04 <_sbrk+0x64>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d102      	bne.n	8001ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ebc:	4b11      	ldr	r3, [pc, #68]	; (8001f04 <_sbrk+0x64>)
 8001ebe:	4a12      	ldr	r2, [pc, #72]	; (8001f08 <_sbrk+0x68>)
 8001ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ec2:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <_sbrk+0x64>)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4413      	add	r3, r2
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d207      	bcs.n	8001ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ed0:	f002 fc1a 	bl	8004708 <__errno>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	220c      	movs	r2, #12
 8001ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eda:	f04f 33ff 	mov.w	r3, #4294967295
 8001ede:	e009      	b.n	8001ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ee0:	4b08      	ldr	r3, [pc, #32]	; (8001f04 <_sbrk+0x64>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ee6:	4b07      	ldr	r3, [pc, #28]	; (8001f04 <_sbrk+0x64>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4413      	add	r3, r2
 8001eee:	4a05      	ldr	r2, [pc, #20]	; (8001f04 <_sbrk+0x64>)
 8001ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20005000 	.word	0x20005000
 8001f00:	00000400 	.word	0x00000400
 8001f04:	20000104 	.word	0x20000104
 8001f08:	200005d8 	.word	0x200005d8

08001f0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr

08001f18 <setTimer>:
 */
#include "timer.h"


void setTimer(int task_id, int duration)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
	if (task_id >= 0 && task_id < NUM_TASKS)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	db10      	blt.n	8001f4a <setTimer+0x32>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b05      	cmp	r3, #5
 8001f2c:	dc0d      	bgt.n	8001f4a <setTimer+0x32>
	{
		timer_counter[task_id] = duration/TIMER_CYCLE;
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <setTimer+0x3c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	fb92 f2f3 	sdiv	r2, r2, r3
 8001f38:	4907      	ldr	r1, [pc, #28]	; (8001f58 <setTimer+0x40>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		timer_flag[task_id] = 0;
 8001f40:	4a06      	ldr	r2, [pc, #24]	; (8001f5c <setTimer+0x44>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2100      	movs	r1, #0
 8001f46:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr
 8001f54:	20000010 	.word	0x20000010
 8001f58:	20000148 	.word	0x20000148
 8001f5c:	200001e8 	.word	0x200001e8

08001f60 <timerRun>:


void timerRun()
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_TASKS; i++)
 8001f66:	2300      	movs	r3, #0
 8001f68:	607b      	str	r3, [r7, #4]
 8001f6a:	e01c      	b.n	8001fa6 <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 8001f6c:	4a12      	ldr	r2, [pc, #72]	; (8001fb8 <timerRun+0x58>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	dd13      	ble.n	8001fa0 <timerRun+0x40>
		{
			timer_counter[i]--;
 8001f78:	4a0f      	ldr	r2, [pc, #60]	; (8001fb8 <timerRun+0x58>)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f80:	1e5a      	subs	r2, r3, #1
 8001f82:	490d      	ldr	r1, [pc, #52]	; (8001fb8 <timerRun+0x58>)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0)
 8001f8a:	4a0b      	ldr	r2, [pc, #44]	; (8001fb8 <timerRun+0x58>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	dc04      	bgt.n	8001fa0 <timerRun+0x40>
			{
				timer_flag[i] = 1;
 8001f96:	4a09      	ldr	r2, [pc, #36]	; (8001fbc <timerRun+0x5c>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_TASKS; i++)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	607b      	str	r3, [r7, #4]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2b05      	cmp	r3, #5
 8001faa:	dddf      	ble.n	8001f6c <timerRun+0xc>
			}
		}
	}
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr
 8001fb8:	20000148 	.word	0x20000148
 8001fbc:	200001e8 	.word	0x200001e8

08001fc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fc0:	f7ff ffa4 	bl	8001f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fc4:	480b      	ldr	r0, [pc, #44]	; (8001ff4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fc6:	490c      	ldr	r1, [pc, #48]	; (8001ff8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fc8:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fcc:	e002      	b.n	8001fd4 <LoopCopyDataInit>

08001fce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fd2:	3304      	adds	r3, #4

08001fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd8:	d3f9      	bcc.n	8001fce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fda:	4a09      	ldr	r2, [pc, #36]	; (8002000 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fdc:	4c09      	ldr	r4, [pc, #36]	; (8002004 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fe0:	e001      	b.n	8001fe6 <LoopFillZerobss>

08001fe2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fe2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fe4:	3204      	adds	r2, #4

08001fe6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fe6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe8:	d3fb      	bcc.n	8001fe2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fea:	f002 fb93 	bl	8004714 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fee:	f7fe fd0b 	bl	8000a08 <main>
  bx lr
 8001ff2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001ffc:	08005204 	.word	0x08005204
  ldr r2, =_sbss
 8002000:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002004:	200005d4 	.word	0x200005d4

08002008 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002008:	e7fe      	b.n	8002008 <ADC1_2_IRQHandler>
	...

0800200c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002010:	4b08      	ldr	r3, [pc, #32]	; (8002034 <HAL_Init+0x28>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a07      	ldr	r2, [pc, #28]	; (8002034 <HAL_Init+0x28>)
 8002016:	f043 0310 	orr.w	r3, r3, #16
 800201a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800201c:	2003      	movs	r0, #3
 800201e:	f000 f947 	bl	80022b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002022:	200f      	movs	r0, #15
 8002024:	f000 f808 	bl	8002038 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002028:	f7ff fe62 	bl	8001cf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40022000 	.word	0x40022000

08002038 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <HAL_InitTick+0x54>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_InitTick+0x58>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	4619      	mov	r1, r3
 800204a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800204e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002052:	fbb2 f3f3 	udiv	r3, r2, r3
 8002056:	4618      	mov	r0, r3
 8002058:	f000 f95f 	bl	800231a <HAL_SYSTICK_Config>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e00e      	b.n	8002084 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b0f      	cmp	r3, #15
 800206a:	d80a      	bhi.n	8002082 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800206c:	2200      	movs	r2, #0
 800206e:	6879      	ldr	r1, [r7, #4]
 8002070:	f04f 30ff 	mov.w	r0, #4294967295
 8002074:	f000 f927 	bl	80022c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002078:	4a06      	ldr	r2, [pc, #24]	; (8002094 <HAL_InitTick+0x5c>)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800207e:	2300      	movs	r3, #0
 8002080:	e000      	b.n	8002084 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
}
 8002084:	4618      	mov	r0, r3
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20000014 	.word	0x20000014
 8002090:	2000001c 	.word	0x2000001c
 8002094:	20000018 	.word	0x20000018

08002098 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <HAL_IncTick+0x1c>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <HAL_IncTick+0x20>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4413      	add	r3, r2
 80020a8:	4a03      	ldr	r2, [pc, #12]	; (80020b8 <HAL_IncTick+0x20>)
 80020aa:	6013      	str	r3, [r2, #0]
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	2000001c 	.word	0x2000001c
 80020b8:	200005c0 	.word	0x200005c0

080020bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  return uwTick;
 80020c0:	4b02      	ldr	r3, [pc, #8]	; (80020cc <HAL_GetTick+0x10>)
 80020c2:	681b      	ldr	r3, [r3, #0]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr
 80020cc:	200005c0 	.word	0x200005c0

080020d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020d8:	f7ff fff0 	bl	80020bc <HAL_GetTick>
 80020dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020e8:	d005      	beq.n	80020f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_Delay+0x44>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	461a      	mov	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4413      	add	r3, r2
 80020f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020f6:	bf00      	nop
 80020f8:	f7ff ffe0 	bl	80020bc <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	429a      	cmp	r2, r3
 8002106:	d8f7      	bhi.n	80020f8 <HAL_Delay+0x28>
  {
  }
}
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	2000001c 	.word	0x2000001c

08002118 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002128:	4b0c      	ldr	r3, [pc, #48]	; (800215c <__NVIC_SetPriorityGrouping+0x44>)
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002134:	4013      	ands	r3, r2
 8002136:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002140:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800214a:	4a04      	ldr	r2, [pc, #16]	; (800215c <__NVIC_SetPriorityGrouping+0x44>)
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	60d3      	str	r3, [r2, #12]
}
 8002150:	bf00      	nop
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002164:	4b04      	ldr	r3, [pc, #16]	; (8002178 <__NVIC_GetPriorityGrouping+0x18>)
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	0a1b      	lsrs	r3, r3, #8
 800216a:	f003 0307 	and.w	r3, r3, #7
}
 800216e:	4618      	mov	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218a:	2b00      	cmp	r3, #0
 800218c:	db0b      	blt.n	80021a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	f003 021f 	and.w	r2, r3, #31
 8002194:	4906      	ldr	r1, [pc, #24]	; (80021b0 <__NVIC_EnableIRQ+0x34>)
 8002196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219a:	095b      	lsrs	r3, r3, #5
 800219c:	2001      	movs	r0, #1
 800219e:	fa00 f202 	lsl.w	r2, r0, r2
 80021a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr
 80021b0:	e000e100 	.word	0xe000e100

080021b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	6039      	str	r1, [r7, #0]
 80021be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	db0a      	blt.n	80021de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	490c      	ldr	r1, [pc, #48]	; (8002200 <__NVIC_SetPriority+0x4c>)
 80021ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d2:	0112      	lsls	r2, r2, #4
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	440b      	add	r3, r1
 80021d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021dc:	e00a      	b.n	80021f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	4908      	ldr	r1, [pc, #32]	; (8002204 <__NVIC_SetPriority+0x50>)
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	3b04      	subs	r3, #4
 80021ec:	0112      	lsls	r2, r2, #4
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	440b      	add	r3, r1
 80021f2:	761a      	strb	r2, [r3, #24]
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000e100 	.word	0xe000e100
 8002204:	e000ed00 	.word	0xe000ed00

08002208 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002208:	b480      	push	{r7}
 800220a:	b089      	sub	sp, #36	; 0x24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	f1c3 0307 	rsb	r3, r3, #7
 8002222:	2b04      	cmp	r3, #4
 8002224:	bf28      	it	cs
 8002226:	2304      	movcs	r3, #4
 8002228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	3304      	adds	r3, #4
 800222e:	2b06      	cmp	r3, #6
 8002230:	d902      	bls.n	8002238 <NVIC_EncodePriority+0x30>
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	3b03      	subs	r3, #3
 8002236:	e000      	b.n	800223a <NVIC_EncodePriority+0x32>
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223c:	f04f 32ff 	mov.w	r2, #4294967295
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43da      	mvns	r2, r3
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	401a      	ands	r2, r3
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002250:	f04f 31ff 	mov.w	r1, #4294967295
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	fa01 f303 	lsl.w	r3, r1, r3
 800225a:	43d9      	mvns	r1, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002260:	4313      	orrs	r3, r2
         );
}
 8002262:	4618      	mov	r0, r3
 8002264:	3724      	adds	r7, #36	; 0x24
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr

0800226c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	3b01      	subs	r3, #1
 8002278:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800227c:	d301      	bcc.n	8002282 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800227e:	2301      	movs	r3, #1
 8002280:	e00f      	b.n	80022a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002282:	4a0a      	ldr	r2, [pc, #40]	; (80022ac <SysTick_Config+0x40>)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3b01      	subs	r3, #1
 8002288:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800228a:	210f      	movs	r1, #15
 800228c:	f04f 30ff 	mov.w	r0, #4294967295
 8002290:	f7ff ff90 	bl	80021b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002294:	4b05      	ldr	r3, [pc, #20]	; (80022ac <SysTick_Config+0x40>)
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800229a:	4b04      	ldr	r3, [pc, #16]	; (80022ac <SysTick_Config+0x40>)
 800229c:	2207      	movs	r2, #7
 800229e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	e000e010 	.word	0xe000e010

080022b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f7ff ff2d 	bl	8002118 <__NVIC_SetPriorityGrouping>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b086      	sub	sp, #24
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	4603      	mov	r3, r0
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
 80022d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022d8:	f7ff ff42 	bl	8002160 <__NVIC_GetPriorityGrouping>
 80022dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	6978      	ldr	r0, [r7, #20]
 80022e4:	f7ff ff90 	bl	8002208 <NVIC_EncodePriority>
 80022e8:	4602      	mov	r2, r0
 80022ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ee:	4611      	mov	r1, r2
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff ff5f 	bl	80021b4 <__NVIC_SetPriority>
}
 80022f6:	bf00      	nop
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b082      	sub	sp, #8
 8002302:	af00      	add	r7, sp, #0
 8002304:	4603      	mov	r3, r0
 8002306:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ff35 	bl	800217c <__NVIC_EnableIRQ>
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ffa2 	bl	800226c <SysTick_Config>
 8002328:	4603      	mov	r3, r0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d005      	beq.n	8002358 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2204      	movs	r2, #4
 8002350:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	73fb      	strb	r3, [r7, #15]
 8002356:	e051      	b.n	80023fc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 020e 	bic.w	r2, r2, #14
 8002366:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 0201 	bic.w	r2, r2, #1
 8002376:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a22      	ldr	r2, [pc, #136]	; (8002408 <HAL_DMA_Abort_IT+0xd4>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d029      	beq.n	80023d6 <HAL_DMA_Abort_IT+0xa2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a21      	ldr	r2, [pc, #132]	; (800240c <HAL_DMA_Abort_IT+0xd8>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d022      	beq.n	80023d2 <HAL_DMA_Abort_IT+0x9e>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a1f      	ldr	r2, [pc, #124]	; (8002410 <HAL_DMA_Abort_IT+0xdc>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d01a      	beq.n	80023cc <HAL_DMA_Abort_IT+0x98>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a1e      	ldr	r2, [pc, #120]	; (8002414 <HAL_DMA_Abort_IT+0xe0>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d012      	beq.n	80023c6 <HAL_DMA_Abort_IT+0x92>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a1c      	ldr	r2, [pc, #112]	; (8002418 <HAL_DMA_Abort_IT+0xe4>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d00a      	beq.n	80023c0 <HAL_DMA_Abort_IT+0x8c>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a1b      	ldr	r2, [pc, #108]	; (800241c <HAL_DMA_Abort_IT+0xe8>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d102      	bne.n	80023ba <HAL_DMA_Abort_IT+0x86>
 80023b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023b8:	e00e      	b.n	80023d8 <HAL_DMA_Abort_IT+0xa4>
 80023ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023be:	e00b      	b.n	80023d8 <HAL_DMA_Abort_IT+0xa4>
 80023c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023c4:	e008      	b.n	80023d8 <HAL_DMA_Abort_IT+0xa4>
 80023c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ca:	e005      	b.n	80023d8 <HAL_DMA_Abort_IT+0xa4>
 80023cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023d0:	e002      	b.n	80023d8 <HAL_DMA_Abort_IT+0xa4>
 80023d2:	2310      	movs	r3, #16
 80023d4:	e000      	b.n	80023d8 <HAL_DMA_Abort_IT+0xa4>
 80023d6:	2301      	movs	r3, #1
 80023d8:	4a11      	ldr	r2, [pc, #68]	; (8002420 <HAL_DMA_Abort_IT+0xec>)
 80023da:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
    } 
  }
  return status;
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40020008 	.word	0x40020008
 800240c:	4002001c 	.word	0x4002001c
 8002410:	40020030 	.word	0x40020030
 8002414:	40020044 	.word	0x40020044
 8002418:	40020058 	.word	0x40020058
 800241c:	4002006c 	.word	0x4002006c
 8002420:	40020000 	.word	0x40020000

08002424 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002424:	b480      	push	{r7}
 8002426:	b08b      	sub	sp, #44	; 0x2c
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800242e:	2300      	movs	r3, #0
 8002430:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002432:	2300      	movs	r3, #0
 8002434:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002436:	e169      	b.n	800270c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002438:	2201      	movs	r2, #1
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	69fa      	ldr	r2, [r7, #28]
 8002448:	4013      	ands	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	429a      	cmp	r2, r3
 8002452:	f040 8158 	bne.w	8002706 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	4a9a      	ldr	r2, [pc, #616]	; (80026c4 <HAL_GPIO_Init+0x2a0>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d05e      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002460:	4a98      	ldr	r2, [pc, #608]	; (80026c4 <HAL_GPIO_Init+0x2a0>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d875      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 8002466:	4a98      	ldr	r2, [pc, #608]	; (80026c8 <HAL_GPIO_Init+0x2a4>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d058      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 800246c:	4a96      	ldr	r2, [pc, #600]	; (80026c8 <HAL_GPIO_Init+0x2a4>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d86f      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 8002472:	4a96      	ldr	r2, [pc, #600]	; (80026cc <HAL_GPIO_Init+0x2a8>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d052      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002478:	4a94      	ldr	r2, [pc, #592]	; (80026cc <HAL_GPIO_Init+0x2a8>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d869      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 800247e:	4a94      	ldr	r2, [pc, #592]	; (80026d0 <HAL_GPIO_Init+0x2ac>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d04c      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002484:	4a92      	ldr	r2, [pc, #584]	; (80026d0 <HAL_GPIO_Init+0x2ac>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d863      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 800248a:	4a92      	ldr	r2, [pc, #584]	; (80026d4 <HAL_GPIO_Init+0x2b0>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d046      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002490:	4a90      	ldr	r2, [pc, #576]	; (80026d4 <HAL_GPIO_Init+0x2b0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d85d      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 8002496:	2b12      	cmp	r3, #18
 8002498:	d82a      	bhi.n	80024f0 <HAL_GPIO_Init+0xcc>
 800249a:	2b12      	cmp	r3, #18
 800249c:	d859      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 800249e:	a201      	add	r2, pc, #4	; (adr r2, 80024a4 <HAL_GPIO_Init+0x80>)
 80024a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a4:	0800251f 	.word	0x0800251f
 80024a8:	080024f9 	.word	0x080024f9
 80024ac:	0800250b 	.word	0x0800250b
 80024b0:	0800254d 	.word	0x0800254d
 80024b4:	08002553 	.word	0x08002553
 80024b8:	08002553 	.word	0x08002553
 80024bc:	08002553 	.word	0x08002553
 80024c0:	08002553 	.word	0x08002553
 80024c4:	08002553 	.word	0x08002553
 80024c8:	08002553 	.word	0x08002553
 80024cc:	08002553 	.word	0x08002553
 80024d0:	08002553 	.word	0x08002553
 80024d4:	08002553 	.word	0x08002553
 80024d8:	08002553 	.word	0x08002553
 80024dc:	08002553 	.word	0x08002553
 80024e0:	08002553 	.word	0x08002553
 80024e4:	08002553 	.word	0x08002553
 80024e8:	08002501 	.word	0x08002501
 80024ec:	08002515 	.word	0x08002515
 80024f0:	4a79      	ldr	r2, [pc, #484]	; (80026d8 <HAL_GPIO_Init+0x2b4>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d013      	beq.n	800251e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024f6:	e02c      	b.n	8002552 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	623b      	str	r3, [r7, #32]
          break;
 80024fe:	e029      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	3304      	adds	r3, #4
 8002506:	623b      	str	r3, [r7, #32]
          break;
 8002508:	e024      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	3308      	adds	r3, #8
 8002510:	623b      	str	r3, [r7, #32]
          break;
 8002512:	e01f      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	330c      	adds	r3, #12
 800251a:	623b      	str	r3, [r7, #32]
          break;
 800251c:	e01a      	b.n	8002554 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d102      	bne.n	800252c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002526:	2304      	movs	r3, #4
 8002528:	623b      	str	r3, [r7, #32]
          break;
 800252a:	e013      	b.n	8002554 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d105      	bne.n	8002540 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002534:	2308      	movs	r3, #8
 8002536:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	611a      	str	r2, [r3, #16]
          break;
 800253e:	e009      	b.n	8002554 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002540:	2308      	movs	r3, #8
 8002542:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69fa      	ldr	r2, [r7, #28]
 8002548:	615a      	str	r2, [r3, #20]
          break;
 800254a:	e003      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800254c:	2300      	movs	r3, #0
 800254e:	623b      	str	r3, [r7, #32]
          break;
 8002550:	e000      	b.n	8002554 <HAL_GPIO_Init+0x130>
          break;
 8002552:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	2bff      	cmp	r3, #255	; 0xff
 8002558:	d801      	bhi.n	800255e <HAL_GPIO_Init+0x13a>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	e001      	b.n	8002562 <HAL_GPIO_Init+0x13e>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3304      	adds	r3, #4
 8002562:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	2bff      	cmp	r3, #255	; 0xff
 8002568:	d802      	bhi.n	8002570 <HAL_GPIO_Init+0x14c>
 800256a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	e002      	b.n	8002576 <HAL_GPIO_Init+0x152>
 8002570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002572:	3b08      	subs	r3, #8
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	210f      	movs	r1, #15
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	fa01 f303 	lsl.w	r3, r1, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	401a      	ands	r2, r3
 8002588:	6a39      	ldr	r1, [r7, #32]
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	fa01 f303 	lsl.w	r3, r1, r3
 8002590:	431a      	orrs	r2, r3
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f000 80b1 	beq.w	8002706 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025a4:	4b4d      	ldr	r3, [pc, #308]	; (80026dc <HAL_GPIO_Init+0x2b8>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	4a4c      	ldr	r2, [pc, #304]	; (80026dc <HAL_GPIO_Init+0x2b8>)
 80025aa:	f043 0301 	orr.w	r3, r3, #1
 80025ae:	6193      	str	r3, [r2, #24]
 80025b0:	4b4a      	ldr	r3, [pc, #296]	; (80026dc <HAL_GPIO_Init+0x2b8>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025bc:	4a48      	ldr	r2, [pc, #288]	; (80026e0 <HAL_GPIO_Init+0x2bc>)
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	089b      	lsrs	r3, r3, #2
 80025c2:	3302      	adds	r3, #2
 80025c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025cc:	f003 0303 	and.w	r3, r3, #3
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	220f      	movs	r2, #15
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	43db      	mvns	r3, r3
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	4013      	ands	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a40      	ldr	r2, [pc, #256]	; (80026e4 <HAL_GPIO_Init+0x2c0>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d013      	beq.n	8002610 <HAL_GPIO_Init+0x1ec>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a3f      	ldr	r2, [pc, #252]	; (80026e8 <HAL_GPIO_Init+0x2c4>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d00d      	beq.n	800260c <HAL_GPIO_Init+0x1e8>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a3e      	ldr	r2, [pc, #248]	; (80026ec <HAL_GPIO_Init+0x2c8>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d007      	beq.n	8002608 <HAL_GPIO_Init+0x1e4>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a3d      	ldr	r2, [pc, #244]	; (80026f0 <HAL_GPIO_Init+0x2cc>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d101      	bne.n	8002604 <HAL_GPIO_Init+0x1e0>
 8002600:	2303      	movs	r3, #3
 8002602:	e006      	b.n	8002612 <HAL_GPIO_Init+0x1ee>
 8002604:	2304      	movs	r3, #4
 8002606:	e004      	b.n	8002612 <HAL_GPIO_Init+0x1ee>
 8002608:	2302      	movs	r3, #2
 800260a:	e002      	b.n	8002612 <HAL_GPIO_Init+0x1ee>
 800260c:	2301      	movs	r3, #1
 800260e:	e000      	b.n	8002612 <HAL_GPIO_Init+0x1ee>
 8002610:	2300      	movs	r3, #0
 8002612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002614:	f002 0203 	and.w	r2, r2, #3
 8002618:	0092      	lsls	r2, r2, #2
 800261a:	4093      	lsls	r3, r2
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	4313      	orrs	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002622:	492f      	ldr	r1, [pc, #188]	; (80026e0 <HAL_GPIO_Init+0x2bc>)
 8002624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002626:	089b      	lsrs	r3, r3, #2
 8002628:	3302      	adds	r3, #2
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d006      	beq.n	800264a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800263c:	4b2d      	ldr	r3, [pc, #180]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	492c      	ldr	r1, [pc, #176]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	4313      	orrs	r3, r2
 8002646:	608b      	str	r3, [r1, #8]
 8002648:	e006      	b.n	8002658 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800264a:	4b2a      	ldr	r3, [pc, #168]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	43db      	mvns	r3, r3
 8002652:	4928      	ldr	r1, [pc, #160]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 8002654:	4013      	ands	r3, r2
 8002656:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d006      	beq.n	8002672 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002664:	4b23      	ldr	r3, [pc, #140]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 8002666:	68da      	ldr	r2, [r3, #12]
 8002668:	4922      	ldr	r1, [pc, #136]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	4313      	orrs	r3, r2
 800266e:	60cb      	str	r3, [r1, #12]
 8002670:	e006      	b.n	8002680 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002672:	4b20      	ldr	r3, [pc, #128]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	43db      	mvns	r3, r3
 800267a:	491e      	ldr	r1, [pc, #120]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 800267c:	4013      	ands	r3, r2
 800267e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d006      	beq.n	800269a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	4918      	ldr	r1, [pc, #96]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	4313      	orrs	r3, r2
 8002696:	604b      	str	r3, [r1, #4]
 8002698:	e006      	b.n	80026a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800269a:	4b16      	ldr	r3, [pc, #88]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	43db      	mvns	r3, r3
 80026a2:	4914      	ldr	r1, [pc, #80]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d021      	beq.n	80026f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026b4:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	490e      	ldr	r1, [pc, #56]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	4313      	orrs	r3, r2
 80026be:	600b      	str	r3, [r1, #0]
 80026c0:	e021      	b.n	8002706 <HAL_GPIO_Init+0x2e2>
 80026c2:	bf00      	nop
 80026c4:	10320000 	.word	0x10320000
 80026c8:	10310000 	.word	0x10310000
 80026cc:	10220000 	.word	0x10220000
 80026d0:	10210000 	.word	0x10210000
 80026d4:	10120000 	.word	0x10120000
 80026d8:	10110000 	.word	0x10110000
 80026dc:	40021000 	.word	0x40021000
 80026e0:	40010000 	.word	0x40010000
 80026e4:	40010800 	.word	0x40010800
 80026e8:	40010c00 	.word	0x40010c00
 80026ec:	40011000 	.word	0x40011000
 80026f0:	40011400 	.word	0x40011400
 80026f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026f8:	4b0b      	ldr	r3, [pc, #44]	; (8002728 <HAL_GPIO_Init+0x304>)
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	43db      	mvns	r3, r3
 8002700:	4909      	ldr	r1, [pc, #36]	; (8002728 <HAL_GPIO_Init+0x304>)
 8002702:	4013      	ands	r3, r2
 8002704:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	3301      	adds	r3, #1
 800270a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002712:	fa22 f303 	lsr.w	r3, r2, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	f47f ae8e 	bne.w	8002438 <HAL_GPIO_Init+0x14>
  }
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	372c      	adds	r7, #44	; 0x2c
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr
 8002728:	40010400 	.word	0x40010400

0800272c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	460b      	mov	r3, r1
 8002736:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	887b      	ldrh	r3, [r7, #2]
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d002      	beq.n	800274a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	e001      	b.n	800274e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800274e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	460b      	mov	r3, r1
 8002764:	807b      	strh	r3, [r7, #2]
 8002766:	4613      	mov	r3, r2
 8002768:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800276a:	787b      	ldrb	r3, [r7, #1]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d003      	beq.n	8002778 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002770:	887a      	ldrh	r2, [r7, #2]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002776:	e003      	b.n	8002780 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002778:	887b      	ldrh	r3, [r7, #2]
 800277a:	041a      	lsls	r2, r3, #16
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	611a      	str	r2, [r3, #16]
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr
	...

0800278c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e12b      	b.n	80029f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff face 	bl	8001d54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2224      	movs	r2, #36	; 0x24
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 0201 	bic.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027f0:	f001 fb66 	bl	8003ec0 <HAL_RCC_GetPCLK1Freq>
 80027f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	4a81      	ldr	r2, [pc, #516]	; (8002a00 <HAL_I2C_Init+0x274>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d807      	bhi.n	8002810 <HAL_I2C_Init+0x84>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4a80      	ldr	r2, [pc, #512]	; (8002a04 <HAL_I2C_Init+0x278>)
 8002804:	4293      	cmp	r3, r2
 8002806:	bf94      	ite	ls
 8002808:	2301      	movls	r3, #1
 800280a:	2300      	movhi	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	e006      	b.n	800281e <HAL_I2C_Init+0x92>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4a7d      	ldr	r2, [pc, #500]	; (8002a08 <HAL_I2C_Init+0x27c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	bf94      	ite	ls
 8002818:	2301      	movls	r3, #1
 800281a:	2300      	movhi	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e0e7      	b.n	80029f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	4a78      	ldr	r2, [pc, #480]	; (8002a0c <HAL_I2C_Init+0x280>)
 800282a:	fba2 2303 	umull	r2, r3, r2, r3
 800282e:	0c9b      	lsrs	r3, r3, #18
 8002830:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	430a      	orrs	r2, r1
 8002844:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4a6a      	ldr	r2, [pc, #424]	; (8002a00 <HAL_I2C_Init+0x274>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d802      	bhi.n	8002860 <HAL_I2C_Init+0xd4>
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	3301      	adds	r3, #1
 800285e:	e009      	b.n	8002874 <HAL_I2C_Init+0xe8>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002866:	fb02 f303 	mul.w	r3, r2, r3
 800286a:	4a69      	ldr	r2, [pc, #420]	; (8002a10 <HAL_I2C_Init+0x284>)
 800286c:	fba2 2303 	umull	r2, r3, r2, r3
 8002870:	099b      	lsrs	r3, r3, #6
 8002872:	3301      	adds	r3, #1
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6812      	ldr	r2, [r2, #0]
 8002878:	430b      	orrs	r3, r1
 800287a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002886:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	495c      	ldr	r1, [pc, #368]	; (8002a00 <HAL_I2C_Init+0x274>)
 8002890:	428b      	cmp	r3, r1
 8002892:	d819      	bhi.n	80028c8 <HAL_I2C_Init+0x13c>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	1e59      	subs	r1, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	fbb1 f3f3 	udiv	r3, r1, r3
 80028a2:	1c59      	adds	r1, r3, #1
 80028a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80028a8:	400b      	ands	r3, r1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00a      	beq.n	80028c4 <HAL_I2C_Init+0x138>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	1e59      	subs	r1, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80028bc:	3301      	adds	r3, #1
 80028be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c2:	e051      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 80028c4:	2304      	movs	r3, #4
 80028c6:	e04f      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d111      	bne.n	80028f4 <HAL_I2C_Init+0x168>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	1e58      	subs	r0, r3, #1
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6859      	ldr	r1, [r3, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	440b      	add	r3, r1
 80028de:	fbb0 f3f3 	udiv	r3, r0, r3
 80028e2:	3301      	adds	r3, #1
 80028e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	bf0c      	ite	eq
 80028ec:	2301      	moveq	r3, #1
 80028ee:	2300      	movne	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	e012      	b.n	800291a <HAL_I2C_Init+0x18e>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	1e58      	subs	r0, r3, #1
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6859      	ldr	r1, [r3, #4]
 80028fc:	460b      	mov	r3, r1
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	0099      	lsls	r1, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	fbb0 f3f3 	udiv	r3, r0, r3
 800290a:	3301      	adds	r3, #1
 800290c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002910:	2b00      	cmp	r3, #0
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_I2C_Init+0x196>
 800291e:	2301      	movs	r3, #1
 8002920:	e022      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10e      	bne.n	8002948 <HAL_I2C_Init+0x1bc>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1e58      	subs	r0, r3, #1
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6859      	ldr	r1, [r3, #4]
 8002932:	460b      	mov	r3, r1
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	440b      	add	r3, r1
 8002938:	fbb0 f3f3 	udiv	r3, r0, r3
 800293c:	3301      	adds	r3, #1
 800293e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002942:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002946:	e00f      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	1e58      	subs	r0, r3, #1
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	0099      	lsls	r1, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	fbb0 f3f3 	udiv	r3, r0, r3
 800295e:	3301      	adds	r3, #1
 8002960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002964:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	6809      	ldr	r1, [r1, #0]
 800296c:	4313      	orrs	r3, r2
 800296e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69da      	ldr	r2, [r3, #28]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002996:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6911      	ldr	r1, [r2, #16]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	68d2      	ldr	r2, [r2, #12]
 80029a2:	4311      	orrs	r1, r2
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	430b      	orrs	r3, r1
 80029aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	695a      	ldr	r2, [r3, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	430a      	orrs	r2, r1
 80029c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2220      	movs	r2, #32
 80029e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	000186a0 	.word	0x000186a0
 8002a04:	001e847f 	.word	0x001e847f
 8002a08:	003d08ff 	.word	0x003d08ff
 8002a0c:	431bde83 	.word	0x431bde83
 8002a10:	10624dd3 	.word	0x10624dd3

08002a14 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a26:	2b80      	cmp	r3, #128	; 0x80
 8002a28:	d103      	bne.n	8002a32 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	611a      	str	r2, [r3, #16]
  }
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr

08002a3c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af02      	add	r7, sp, #8
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	607a      	str	r2, [r7, #4]
 8002a46:	461a      	mov	r2, r3
 8002a48:	460b      	mov	r3, r1
 8002a4a:	817b      	strh	r3, [r7, #10]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a50:	f7ff fb34 	bl	80020bc <HAL_GetTick>
 8002a54:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b20      	cmp	r3, #32
 8002a60:	f040 80e0 	bne.w	8002c24 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	2319      	movs	r3, #25
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	4970      	ldr	r1, [pc, #448]	; (8002c30 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 fc86 	bl	8003380 <I2C_WaitOnFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	e0d3      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_I2C_Master_Transmit+0x50>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	e0cc      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d007      	beq.n	8002ab2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f042 0201 	orr.w	r2, r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ac0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2221      	movs	r2, #33	; 0x21
 8002ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2210      	movs	r2, #16
 8002ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	893a      	ldrh	r2, [r7, #8]
 8002ae2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4a50      	ldr	r2, [pc, #320]	; (8002c34 <HAL_I2C_Master_Transmit+0x1f8>)
 8002af2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002af4:	8979      	ldrh	r1, [r7, #10]
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	6a3a      	ldr	r2, [r7, #32]
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f000 fb16 	bl	800312c <I2C_MasterRequestWrite>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e08d      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b20:	e066      	b.n	8002bf0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	6a39      	ldr	r1, [r7, #32]
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fd44 	bl	80035b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00d      	beq.n	8002b4e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d107      	bne.n	8002b4a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e06b      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	781a      	ldrb	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5e:	1c5a      	adds	r2, r3, #1
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b76:	3b01      	subs	r3, #1
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d11b      	bne.n	8002bc4 <HAL_I2C_Master_Transmit+0x188>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d017      	beq.n	8002bc4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	781a      	ldrb	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba4:	1c5a      	adds	r2, r3, #1
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	6a39      	ldr	r1, [r7, #32]
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f000 fd3b 	bl	8003644 <I2C_WaitOnBTFFlagUntilTimeout>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00d      	beq.n	8002bf0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	2b04      	cmp	r3, #4
 8002bda:	d107      	bne.n	8002bec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e01a      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d194      	bne.n	8002b22 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	e000      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002c24:	2302      	movs	r3, #2
  }
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	00100002 	.word	0x00100002
 8002c34:	ffff0000 	.word	0xffff0000

08002c38 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08a      	sub	sp, #40	; 0x28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002c50:	2300      	movs	r3, #0
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c5a:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	0a1b      	lsrs	r3, r3, #8
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d016      	beq.n	8002c96 <HAL_I2C_ER_IRQHandler+0x5e>
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	0a1b      	lsrs	r3, r3, #8
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d010      	beq.n	8002c96 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c76:	f043 0301 	orr.w	r3, r3, #1
 8002c7a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002c84:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c94:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c96:	6a3b      	ldr	r3, [r7, #32]
 8002c98:	0a5b      	lsrs	r3, r3, #9
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00e      	beq.n	8002cc0 <HAL_I2C_ER_IRQHandler+0x88>
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	0a1b      	lsrs	r3, r3, #8
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d008      	beq.n	8002cc0 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb0:	f043 0302 	orr.w	r3, r3, #2
 8002cb4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002cbe:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	0a9b      	lsrs	r3, r3, #10
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d03f      	beq.n	8002d4c <HAL_I2C_ER_IRQHandler+0x114>
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	0a1b      	lsrs	r3, r3, #8
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d039      	beq.n	8002d4c <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002cd8:	7efb      	ldrb	r3, [r7, #27]
 8002cda:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cea:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002cf2:	7ebb      	ldrb	r3, [r7, #26]
 8002cf4:	2b20      	cmp	r3, #32
 8002cf6:	d112      	bne.n	8002d1e <HAL_I2C_ER_IRQHandler+0xe6>
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10f      	bne.n	8002d1e <HAL_I2C_ER_IRQHandler+0xe6>
 8002cfe:	7cfb      	ldrb	r3, [r7, #19]
 8002d00:	2b21      	cmp	r3, #33	; 0x21
 8002d02:	d008      	beq.n	8002d16 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002d04:	7cfb      	ldrb	r3, [r7, #19]
 8002d06:	2b29      	cmp	r3, #41	; 0x29
 8002d08:	d005      	beq.n	8002d16 <HAL_I2C_ER_IRQHandler+0xde>
 8002d0a:	7cfb      	ldrb	r3, [r7, #19]
 8002d0c:	2b28      	cmp	r3, #40	; 0x28
 8002d0e:	d106      	bne.n	8002d1e <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2b21      	cmp	r3, #33	; 0x21
 8002d14:	d103      	bne.n	8002d1e <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f862 	bl	8002de0 <I2C_Slave_AF>
 8002d1c:	e016      	b.n	8002d4c <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d26:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	f043 0304 	orr.w	r3, r3, #4
 8002d2e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002d30:	7efb      	ldrb	r3, [r7, #27]
 8002d32:	2b10      	cmp	r3, #16
 8002d34:	d002      	beq.n	8002d3c <HAL_I2C_ER_IRQHandler+0x104>
 8002d36:	7efb      	ldrb	r3, [r7, #27]
 8002d38:	2b40      	cmp	r3, #64	; 0x40
 8002d3a:	d107      	bne.n	8002d4c <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d4a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d4c:	6a3b      	ldr	r3, [r7, #32]
 8002d4e:	0adb      	lsrs	r3, r3, #11
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d00e      	beq.n	8002d76 <HAL_I2C_ER_IRQHandler+0x13e>
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	0a1b      	lsrs	r3, r3, #8
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d008      	beq.n	8002d76 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	f043 0308 	orr.w	r3, r3, #8
 8002d6a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002d74:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d008      	beq.n	8002d8e <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f89d 	bl	8002ec8 <I2C_ITError>
  }
}
 8002d8e:	bf00      	nop
 8002d90:	3728      	adds	r7, #40	; 0x28
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr

08002dba <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr

08002dcc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr
	...

08002de0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b08      	cmp	r3, #8
 8002dfa:	d002      	beq.n	8002e02 <I2C_Slave_AF+0x22>
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b20      	cmp	r3, #32
 8002e00:	d129      	bne.n	8002e56 <I2C_Slave_AF+0x76>
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	2b28      	cmp	r3, #40	; 0x28
 8002e06:	d126      	bne.n	8002e56 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a2e      	ldr	r2, [pc, #184]	; (8002ec4 <I2C_Slave_AF+0xe4>)
 8002e0c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002e1c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e26:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e36:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2220      	movs	r2, #32
 8002e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7ff ffaa 	bl	8002da8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8002e54:	e031      	b.n	8002eba <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	2b21      	cmp	r3, #33	; 0x21
 8002e5a:	d129      	bne.n	8002eb0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a19      	ldr	r2, [pc, #100]	; (8002ec4 <I2C_Slave_AF+0xe4>)
 8002e60:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2221      	movs	r2, #33	; 0x21
 8002e66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2220      	movs	r2, #32
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002e86:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e90:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ea0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff fdb6 	bl	8002a14 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7ff ff74 	bl	8002d96 <HAL_I2C_SlaveTxCpltCallback>
}
 8002eae:	e004      	b.n	8002eba <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002eb8:	615a      	str	r2, [r3, #20]
}
 8002eba:	bf00      	nop
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	ffff0000 	.word	0xffff0000

08002ec8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ede:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002ee0:	7bbb      	ldrb	r3, [r7, #14]
 8002ee2:	2b10      	cmp	r3, #16
 8002ee4:	d002      	beq.n	8002eec <I2C_ITError+0x24>
 8002ee6:	7bbb      	ldrb	r3, [r7, #14]
 8002ee8:	2b40      	cmp	r3, #64	; 0x40
 8002eea:	d10a      	bne.n	8002f02 <I2C_ITError+0x3a>
 8002eec:	7bfb      	ldrb	r3, [r7, #15]
 8002eee:	2b22      	cmp	r3, #34	; 0x22
 8002ef0:	d107      	bne.n	8002f02 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f00:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002f08:	2b28      	cmp	r3, #40	; 0x28
 8002f0a:	d107      	bne.n	8002f1c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2228      	movs	r2, #40	; 0x28
 8002f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002f1a:	e015      	b.n	8002f48 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f2a:	d00a      	beq.n	8002f42 <I2C_ITError+0x7a>
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	2b60      	cmp	r3, #96	; 0x60
 8002f30:	d007      	beq.n	8002f42 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2220      	movs	r2, #32
 8002f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f56:	d162      	bne.n	800301e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f66:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d020      	beq.n	8002fb8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f7a:	4a6a      	ldr	r2, [pc, #424]	; (8003124 <I2C_ITError+0x25c>)
 8002f7c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff f9d6 	bl	8002334 <HAL_DMA_Abort_IT>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f000 8089 	beq.w	80030a2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 0201 	bic.w	r2, r2, #1
 8002f9e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fb2:	4610      	mov	r0, r2
 8002fb4:	4798      	blx	r3
 8002fb6:	e074      	b.n	80030a2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fbc:	4a59      	ldr	r2, [pc, #356]	; (8003124 <I2C_ITError+0x25c>)
 8002fbe:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff f9b5 	bl	8002334 <HAL_DMA_Abort_IT>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d068      	beq.n	80030a2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fda:	2b40      	cmp	r3, #64	; 0x40
 8002fdc:	d10b      	bne.n	8002ff6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	1c5a      	adds	r2, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0201 	bic.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2220      	movs	r2, #32
 800300a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003018:	4610      	mov	r0, r2
 800301a:	4798      	blx	r3
 800301c:	e041      	b.n	80030a2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b60      	cmp	r3, #96	; 0x60
 8003028:	d125      	bne.n	8003076 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003042:	2b40      	cmp	r3, #64	; 0x40
 8003044:	d10b      	bne.n	800305e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	691a      	ldr	r2, [r3, #16]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	b2d2      	uxtb	r2, r2
 8003052:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	1c5a      	adds	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0201 	bic.w	r2, r2, #1
 800306c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7ff feac 	bl	8002dcc <HAL_I2C_AbortCpltCallback>
 8003074:	e015      	b.n	80030a2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003080:	2b40      	cmp	r3, #64	; 0x40
 8003082:	d10b      	bne.n	800309c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	691a      	ldr	r2, [r3, #16]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003096:	1c5a      	adds	r2, r3, #1
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7ff fe8c 	bl	8002dba <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10e      	bne.n	80030d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d109      	bne.n	80030d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d104      	bne.n	80030d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d007      	beq.n	80030e0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80030de:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030e6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d113      	bne.n	800311c <I2C_ITError+0x254>
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
 80030f6:	2b28      	cmp	r3, #40	; 0x28
 80030f8:	d110      	bne.n	800311c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a0a      	ldr	r2, [pc, #40]	; (8003128 <I2C_ITError+0x260>)
 80030fe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7ff fe46 	bl	8002da8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800311c:	bf00      	nop
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	08003231 	.word	0x08003231
 8003128:	ffff0000 	.word	0xffff0000

0800312c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b088      	sub	sp, #32
 8003130:	af02      	add	r7, sp, #8
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	607a      	str	r2, [r7, #4]
 8003136:	603b      	str	r3, [r7, #0]
 8003138:	460b      	mov	r3, r1
 800313a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003140:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	2b08      	cmp	r3, #8
 8003146:	d006      	beq.n	8003156 <I2C_MasterRequestWrite+0x2a>
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d003      	beq.n	8003156 <I2C_MasterRequestWrite+0x2a>
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003154:	d108      	bne.n	8003168 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	e00b      	b.n	8003180 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	2b12      	cmp	r3, #18
 800316e:	d107      	bne.n	8003180 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800317e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 f8f7 	bl	8003380 <I2C_WaitOnFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00d      	beq.n	80031b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031a6:	d103      	bne.n	80031b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e035      	b.n	8003220 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031bc:	d108      	bne.n	80031d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80031be:	897b      	ldrh	r3, [r7, #10]
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	461a      	mov	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80031cc:	611a      	str	r2, [r3, #16]
 80031ce:	e01b      	b.n	8003208 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031d0:	897b      	ldrh	r3, [r7, #10]
 80031d2:	11db      	asrs	r3, r3, #7
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	f003 0306 	and.w	r3, r3, #6
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	f063 030f 	orn	r3, r3, #15
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	490e      	ldr	r1, [pc, #56]	; (8003228 <I2C_MasterRequestWrite+0xfc>)
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f940 	bl	8003474 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e010      	b.n	8003220 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80031fe:	897b      	ldrh	r3, [r7, #10]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	4907      	ldr	r1, [pc, #28]	; (800322c <I2C_MasterRequestWrite+0x100>)
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f930 	bl	8003474 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	00010008 	.word	0x00010008
 800322c:	00010002 	.word	0x00010002

08003230 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003240:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003248:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800324a:	4b4b      	ldr	r3, [pc, #300]	; (8003378 <I2C_DMAAbort+0x148>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	08db      	lsrs	r3, r3, #3
 8003250:	4a4a      	ldr	r2, [pc, #296]	; (800337c <I2C_DMAAbort+0x14c>)
 8003252:	fba2 2303 	umull	r2, r3, r2, r3
 8003256:	0a1a      	lsrs	r2, r3, #8
 8003258:	4613      	mov	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	4413      	add	r3, r2
 800325e:	00da      	lsls	r2, r3, #3
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d106      	bne.n	8003278 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f043 0220 	orr.w	r2, r3, #32
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8003276:	e00a      	b.n	800328e <I2C_DMAAbort+0x5e>
    }
    count--;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	3b01      	subs	r3, #1
 800327c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003288:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800328c:	d0ea      	beq.n	8003264 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800329a:	2200      	movs	r2, #0
 800329c:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032aa:	2200      	movs	r2, #0
 80032ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032bc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	2200      	movs	r2, #0
 80032c2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d0:	2200      	movs	r2, #0
 80032d2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d003      	beq.n	80032e4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e0:	2200      	movs	r2, #0
 80032e2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0201 	bic.w	r2, r2, #1
 80032f2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b60      	cmp	r3, #96	; 0x60
 80032fe:	d10e      	bne.n	800331e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2220      	movs	r2, #32
 8003304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	2200      	movs	r2, #0
 8003314:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003316:	6978      	ldr	r0, [r7, #20]
 8003318:	f7ff fd58 	bl	8002dcc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800331c:	e027      	b.n	800336e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800331e:	7cfb      	ldrb	r3, [r7, #19]
 8003320:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003324:	2b28      	cmp	r3, #40	; 0x28
 8003326:	d117      	bne.n	8003358 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f042 0201 	orr.w	r2, r2, #1
 8003336:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003346:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	2200      	movs	r2, #0
 800334c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	2228      	movs	r2, #40	; 0x28
 8003352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003356:	e007      	b.n	8003368 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003368:	6978      	ldr	r0, [r7, #20]
 800336a:	f7ff fd26 	bl	8002dba <HAL_I2C_ErrorCallback>
}
 800336e:	bf00      	nop
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20000014 	.word	0x20000014
 800337c:	14f8b589 	.word	0x14f8b589

08003380 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	603b      	str	r3, [r7, #0]
 800338c:	4613      	mov	r3, r2
 800338e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003390:	e048      	b.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003398:	d044      	beq.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800339a:	f7fe fe8f 	bl	80020bc <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d302      	bcc.n	80033b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d139      	bne.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	0c1b      	lsrs	r3, r3, #16
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d10d      	bne.n	80033d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	43da      	mvns	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	4013      	ands	r3, r2
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bf0c      	ite	eq
 80033cc:	2301      	moveq	r3, #1
 80033ce:	2300      	movne	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	461a      	mov	r2, r3
 80033d4:	e00c      	b.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	43da      	mvns	r2, r3
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	4013      	ands	r3, r2
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bf0c      	ite	eq
 80033e8:	2301      	moveq	r3, #1
 80033ea:	2300      	movne	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	461a      	mov	r2, r3
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d116      	bne.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003410:	f043 0220 	orr.w	r2, r3, #32
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e023      	b.n	800346c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	0c1b      	lsrs	r3, r3, #16
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b01      	cmp	r3, #1
 800342c:	d10d      	bne.n	800344a <I2C_WaitOnFlagUntilTimeout+0xca>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	43da      	mvns	r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	4013      	ands	r3, r2
 800343a:	b29b      	uxth	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	bf0c      	ite	eq
 8003440:	2301      	moveq	r3, #1
 8003442:	2300      	movne	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	461a      	mov	r2, r3
 8003448:	e00c      	b.n	8003464 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	43da      	mvns	r2, r3
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	4013      	ands	r3, r2
 8003456:	b29b      	uxth	r3, r3
 8003458:	2b00      	cmp	r3, #0
 800345a:	bf0c      	ite	eq
 800345c:	2301      	moveq	r3, #1
 800345e:	2300      	movne	r3, #0
 8003460:	b2db      	uxtb	r3, r3
 8003462:	461a      	mov	r2, r3
 8003464:	79fb      	ldrb	r3, [r7, #7]
 8003466:	429a      	cmp	r2, r3
 8003468:	d093      	beq.n	8003392 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3710      	adds	r7, #16
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
 8003480:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003482:	e071      	b.n	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800348e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003492:	d123      	bne.n	80034dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	f043 0204 	orr.w	r2, r3, #4
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e067      	b.n	80035ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e2:	d041      	beq.n	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034e4:	f7fe fdea 	bl	80020bc <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d302      	bcc.n	80034fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d136      	bne.n	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	0c1b      	lsrs	r3, r3, #16
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d10c      	bne.n	800351e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	43da      	mvns	r2, r3
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4013      	ands	r3, r2
 8003510:	b29b      	uxth	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	bf14      	ite	ne
 8003516:	2301      	movne	r3, #1
 8003518:	2300      	moveq	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	e00b      	b.n	8003536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	43da      	mvns	r2, r3
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	4013      	ands	r3, r2
 800352a:	b29b      	uxth	r3, r3
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf14      	ite	ne
 8003530:	2301      	movne	r3, #1
 8003532:	2300      	moveq	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d016      	beq.n	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2220      	movs	r2, #32
 8003544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003554:	f043 0220 	orr.w	r2, r3, #32
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e021      	b.n	80035ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	0c1b      	lsrs	r3, r3, #16
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b01      	cmp	r3, #1
 8003570:	d10c      	bne.n	800358c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	43da      	mvns	r2, r3
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	4013      	ands	r3, r2
 800357e:	b29b      	uxth	r3, r3
 8003580:	2b00      	cmp	r3, #0
 8003582:	bf14      	ite	ne
 8003584:	2301      	movne	r3, #1
 8003586:	2300      	moveq	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	e00b      	b.n	80035a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	43da      	mvns	r2, r3
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	4013      	ands	r3, r2
 8003598:	b29b      	uxth	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	bf14      	ite	ne
 800359e:	2301      	movne	r3, #1
 80035a0:	2300      	moveq	r3, #0
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f47f af6d 	bne.w	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035c0:	e034      	b.n	800362c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 f886 	bl	80036d4 <I2C_IsAcknowledgeFailed>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e034      	b.n	800363c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d8:	d028      	beq.n	800362c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035da:	f7fe fd6f 	bl	80020bc <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d302      	bcc.n	80035f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d11d      	bne.n	800362c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fa:	2b80      	cmp	r3, #128	; 0x80
 80035fc:	d016      	beq.n	800362c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2220      	movs	r2, #32
 8003608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003618:	f043 0220 	orr.w	r2, r3, #32
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e007      	b.n	800363c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003636:	2b80      	cmp	r3, #128	; 0x80
 8003638:	d1c3      	bne.n	80035c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003650:	e034      	b.n	80036bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 f83e 	bl	80036d4 <I2C_IsAcknowledgeFailed>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e034      	b.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003668:	d028      	beq.n	80036bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800366a:	f7fe fd27 	bl	80020bc <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	68ba      	ldr	r2, [r7, #8]
 8003676:	429a      	cmp	r2, r3
 8003678:	d302      	bcc.n	8003680 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d11d      	bne.n	80036bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	f003 0304 	and.w	r3, r3, #4
 800368a:	2b04      	cmp	r3, #4
 800368c:	d016      	beq.n	80036bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2220      	movs	r2, #32
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a8:	f043 0220 	orr.w	r2, r3, #32
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e007      	b.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	f003 0304 	and.w	r3, r3, #4
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	d1c3      	bne.n	8003652 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	695b      	ldr	r3, [r3, #20]
 80036e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ea:	d11b      	bne.n	8003724 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2220      	movs	r2, #32
 8003700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003710:	f043 0204 	orr.w	r2, r3, #4
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e000      	b.n	8003726 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr

08003730 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e26c      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b00      	cmp	r3, #0
 800374c:	f000 8087 	beq.w	800385e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003750:	4b92      	ldr	r3, [pc, #584]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 030c 	and.w	r3, r3, #12
 8003758:	2b04      	cmp	r3, #4
 800375a:	d00c      	beq.n	8003776 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800375c:	4b8f      	ldr	r3, [pc, #572]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f003 030c 	and.w	r3, r3, #12
 8003764:	2b08      	cmp	r3, #8
 8003766:	d112      	bne.n	800378e <HAL_RCC_OscConfig+0x5e>
 8003768:	4b8c      	ldr	r3, [pc, #560]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003774:	d10b      	bne.n	800378e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003776:	4b89      	ldr	r3, [pc, #548]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d06c      	beq.n	800385c <HAL_RCC_OscConfig+0x12c>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d168      	bne.n	800385c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e246      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003796:	d106      	bne.n	80037a6 <HAL_RCC_OscConfig+0x76>
 8003798:	4b80      	ldr	r3, [pc, #512]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a7f      	ldr	r2, [pc, #508]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 800379e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	e02e      	b.n	8003804 <HAL_RCC_OscConfig+0xd4>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10c      	bne.n	80037c8 <HAL_RCC_OscConfig+0x98>
 80037ae:	4b7b      	ldr	r3, [pc, #492]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a7a      	ldr	r2, [pc, #488]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	4b78      	ldr	r3, [pc, #480]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a77      	ldr	r2, [pc, #476]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	e01d      	b.n	8003804 <HAL_RCC_OscConfig+0xd4>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037d0:	d10c      	bne.n	80037ec <HAL_RCC_OscConfig+0xbc>
 80037d2:	4b72      	ldr	r3, [pc, #456]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a71      	ldr	r2, [pc, #452]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	4b6f      	ldr	r3, [pc, #444]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a6e      	ldr	r2, [pc, #440]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	e00b      	b.n	8003804 <HAL_RCC_OscConfig+0xd4>
 80037ec:	4b6b      	ldr	r3, [pc, #428]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a6a      	ldr	r2, [pc, #424]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	4b68      	ldr	r3, [pc, #416]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a67      	ldr	r2, [pc, #412]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80037fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003802:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d013      	beq.n	8003834 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380c:	f7fe fc56 	bl	80020bc <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003814:	f7fe fc52 	bl	80020bc <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b64      	cmp	r3, #100	; 0x64
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e1fa      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003826:	4b5d      	ldr	r3, [pc, #372]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0f0      	beq.n	8003814 <HAL_RCC_OscConfig+0xe4>
 8003832:	e014      	b.n	800385e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7fe fc42 	bl	80020bc <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800383c:	f7fe fc3e 	bl	80020bc <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b64      	cmp	r3, #100	; 0x64
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e1e6      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800384e:	4b53      	ldr	r3, [pc, #332]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0x10c>
 800385a:	e000      	b.n	800385e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800385c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d063      	beq.n	8003932 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800386a:	4b4c      	ldr	r3, [pc, #304]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f003 030c 	and.w	r3, r3, #12
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00b      	beq.n	800388e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003876:	4b49      	ldr	r3, [pc, #292]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f003 030c 	and.w	r3, r3, #12
 800387e:	2b08      	cmp	r3, #8
 8003880:	d11c      	bne.n	80038bc <HAL_RCC_OscConfig+0x18c>
 8003882:	4b46      	ldr	r3, [pc, #280]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d116      	bne.n	80038bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800388e:	4b43      	ldr	r3, [pc, #268]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d005      	beq.n	80038a6 <HAL_RCC_OscConfig+0x176>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d001      	beq.n	80038a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e1ba      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038a6:	4b3d      	ldr	r3, [pc, #244]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	4939      	ldr	r1, [pc, #228]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ba:	e03a      	b.n	8003932 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d020      	beq.n	8003906 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038c4:	4b36      	ldr	r3, [pc, #216]	; (80039a0 <HAL_RCC_OscConfig+0x270>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ca:	f7fe fbf7 	bl	80020bc <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d2:	f7fe fbf3 	bl	80020bc <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e19b      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e4:	4b2d      	ldr	r3, [pc, #180]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f0:	4b2a      	ldr	r3, [pc, #168]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	4927      	ldr	r1, [pc, #156]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]
 8003904:	e015      	b.n	8003932 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003906:	4b26      	ldr	r3, [pc, #152]	; (80039a0 <HAL_RCC_OscConfig+0x270>)
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390c:	f7fe fbd6 	bl	80020bc <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003914:	f7fe fbd2 	bl	80020bc <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e17a      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003926:	4b1d      	ldr	r3, [pc, #116]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	2b00      	cmp	r3, #0
 800393c:	d03a      	beq.n	80039b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d019      	beq.n	800397a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003946:	4b17      	ldr	r3, [pc, #92]	; (80039a4 <HAL_RCC_OscConfig+0x274>)
 8003948:	2201      	movs	r2, #1
 800394a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800394c:	f7fe fbb6 	bl	80020bc <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003954:	f7fe fbb2 	bl	80020bc <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e15a      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003966:	4b0d      	ldr	r3, [pc, #52]	; (800399c <HAL_RCC_OscConfig+0x26c>)
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d0f0      	beq.n	8003954 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003972:	2001      	movs	r0, #1
 8003974:	f000 fab8 	bl	8003ee8 <RCC_Delay>
 8003978:	e01c      	b.n	80039b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800397a:	4b0a      	ldr	r3, [pc, #40]	; (80039a4 <HAL_RCC_OscConfig+0x274>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003980:	f7fe fb9c 	bl	80020bc <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003986:	e00f      	b.n	80039a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003988:	f7fe fb98 	bl	80020bc <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d908      	bls.n	80039a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e140      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
 800399a:	bf00      	nop
 800399c:	40021000 	.word	0x40021000
 80039a0:	42420000 	.word	0x42420000
 80039a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039a8:	4b9e      	ldr	r3, [pc, #632]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d1e9      	bne.n	8003988 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0304 	and.w	r3, r3, #4
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f000 80a6 	beq.w	8003b0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039c2:	2300      	movs	r3, #0
 80039c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039c6:	4b97      	ldr	r3, [pc, #604]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10d      	bne.n	80039ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039d2:	4b94      	ldr	r3, [pc, #592]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	4a93      	ldr	r2, [pc, #588]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 80039d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039dc:	61d3      	str	r3, [r2, #28]
 80039de:	4b91      	ldr	r3, [pc, #580]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e6:	60bb      	str	r3, [r7, #8]
 80039e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039ea:	2301      	movs	r3, #1
 80039ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ee:	4b8e      	ldr	r3, [pc, #568]	; (8003c28 <HAL_RCC_OscConfig+0x4f8>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d118      	bne.n	8003a2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039fa:	4b8b      	ldr	r3, [pc, #556]	; (8003c28 <HAL_RCC_OscConfig+0x4f8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a8a      	ldr	r2, [pc, #552]	; (8003c28 <HAL_RCC_OscConfig+0x4f8>)
 8003a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a06:	f7fe fb59 	bl	80020bc <HAL_GetTick>
 8003a0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a0c:	e008      	b.n	8003a20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a0e:	f7fe fb55 	bl	80020bc <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b64      	cmp	r3, #100	; 0x64
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e0fd      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a20:	4b81      	ldr	r3, [pc, #516]	; (8003c28 <HAL_RCC_OscConfig+0x4f8>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d0f0      	beq.n	8003a0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d106      	bne.n	8003a42 <HAL_RCC_OscConfig+0x312>
 8003a34:	4b7b      	ldr	r3, [pc, #492]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	4a7a      	ldr	r2, [pc, #488]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a3a:	f043 0301 	orr.w	r3, r3, #1
 8003a3e:	6213      	str	r3, [r2, #32]
 8003a40:	e02d      	b.n	8003a9e <HAL_RCC_OscConfig+0x36e>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10c      	bne.n	8003a64 <HAL_RCC_OscConfig+0x334>
 8003a4a:	4b76      	ldr	r3, [pc, #472]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	4a75      	ldr	r2, [pc, #468]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a50:	f023 0301 	bic.w	r3, r3, #1
 8003a54:	6213      	str	r3, [r2, #32]
 8003a56:	4b73      	ldr	r3, [pc, #460]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	4a72      	ldr	r2, [pc, #456]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a5c:	f023 0304 	bic.w	r3, r3, #4
 8003a60:	6213      	str	r3, [r2, #32]
 8003a62:	e01c      	b.n	8003a9e <HAL_RCC_OscConfig+0x36e>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	2b05      	cmp	r3, #5
 8003a6a:	d10c      	bne.n	8003a86 <HAL_RCC_OscConfig+0x356>
 8003a6c:	4b6d      	ldr	r3, [pc, #436]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	4a6c      	ldr	r2, [pc, #432]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a72:	f043 0304 	orr.w	r3, r3, #4
 8003a76:	6213      	str	r3, [r2, #32]
 8003a78:	4b6a      	ldr	r3, [pc, #424]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	4a69      	ldr	r2, [pc, #420]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a7e:	f043 0301 	orr.w	r3, r3, #1
 8003a82:	6213      	str	r3, [r2, #32]
 8003a84:	e00b      	b.n	8003a9e <HAL_RCC_OscConfig+0x36e>
 8003a86:	4b67      	ldr	r3, [pc, #412]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	4a66      	ldr	r2, [pc, #408]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a8c:	f023 0301 	bic.w	r3, r3, #1
 8003a90:	6213      	str	r3, [r2, #32]
 8003a92:	4b64      	ldr	r3, [pc, #400]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	4a63      	ldr	r2, [pc, #396]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003a98:	f023 0304 	bic.w	r3, r3, #4
 8003a9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d015      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa6:	f7fe fb09 	bl	80020bc <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aac:	e00a      	b.n	8003ac4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aae:	f7fe fb05 	bl	80020bc <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d901      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e0ab      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac4:	4b57      	ldr	r3, [pc, #348]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0ee      	beq.n	8003aae <HAL_RCC_OscConfig+0x37e>
 8003ad0:	e014      	b.n	8003afc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad2:	f7fe faf3 	bl	80020bc <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ad8:	e00a      	b.n	8003af0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ada:	f7fe faef 	bl	80020bc <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e095      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af0:	4b4c      	ldr	r3, [pc, #304]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003af2:	6a1b      	ldr	r3, [r3, #32]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d1ee      	bne.n	8003ada <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003afc:	7dfb      	ldrb	r3, [r7, #23]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d105      	bne.n	8003b0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b02:	4b48      	ldr	r3, [pc, #288]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	4a47      	ldr	r2, [pc, #284]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f000 8081 	beq.w	8003c1a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b18:	4b42      	ldr	r3, [pc, #264]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 030c 	and.w	r3, r3, #12
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d061      	beq.n	8003be8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d146      	bne.n	8003bba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b2c:	4b3f      	ldr	r3, [pc, #252]	; (8003c2c <HAL_RCC_OscConfig+0x4fc>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b32:	f7fe fac3 	bl	80020bc <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b3a:	f7fe fabf 	bl	80020bc <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e067      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b4c:	4b35      	ldr	r3, [pc, #212]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1f0      	bne.n	8003b3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b60:	d108      	bne.n	8003b74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b62:	4b30      	ldr	r3, [pc, #192]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	492d      	ldr	r1, [pc, #180]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b74:	4b2b      	ldr	r3, [pc, #172]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a19      	ldr	r1, [r3, #32]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b84:	430b      	orrs	r3, r1
 8003b86:	4927      	ldr	r1, [pc, #156]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b8c:	4b27      	ldr	r3, [pc, #156]	; (8003c2c <HAL_RCC_OscConfig+0x4fc>)
 8003b8e:	2201      	movs	r2, #1
 8003b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b92:	f7fe fa93 	bl	80020bc <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b98:	e008      	b.n	8003bac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b9a:	f7fe fa8f 	bl	80020bc <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e037      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bac:	4b1d      	ldr	r3, [pc, #116]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0f0      	beq.n	8003b9a <HAL_RCC_OscConfig+0x46a>
 8003bb8:	e02f      	b.n	8003c1a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bba:	4b1c      	ldr	r3, [pc, #112]	; (8003c2c <HAL_RCC_OscConfig+0x4fc>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fa7c 	bl	80020bc <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bc8:	f7fe fa78 	bl	80020bc <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e020      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bda:	4b12      	ldr	r3, [pc, #72]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x498>
 8003be6:	e018      	b.n	8003c1a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d101      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e013      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003bf4:	4b0b      	ldr	r3, [pc, #44]	; (8003c24 <HAL_RCC_OscConfig+0x4f4>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d106      	bne.n	8003c16 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d001      	beq.n	8003c1a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e000      	b.n	8003c1c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	40021000 	.word	0x40021000
 8003c28:	40007000 	.word	0x40007000
 8003c2c:	42420060 	.word	0x42420060

08003c30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d101      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0d0      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c44:	4b6a      	ldr	r3, [pc, #424]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d910      	bls.n	8003c74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c52:	4b67      	ldr	r3, [pc, #412]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f023 0207 	bic.w	r2, r3, #7
 8003c5a:	4965      	ldr	r1, [pc, #404]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c62:	4b63      	ldr	r3, [pc, #396]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0307 	and.w	r3, r3, #7
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d001      	beq.n	8003c74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e0b8      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d020      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c8c:	4b59      	ldr	r3, [pc, #356]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	4a58      	ldr	r2, [pc, #352]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d005      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ca4:	4b53      	ldr	r3, [pc, #332]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	4a52      	ldr	r2, [pc, #328]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003caa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003cae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cb0:	4b50      	ldr	r3, [pc, #320]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	494d      	ldr	r1, [pc, #308]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d040      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d107      	bne.n	8003ce6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cd6:	4b47      	ldr	r3, [pc, #284]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d115      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e07f      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d107      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cee:	4b41      	ldr	r3, [pc, #260]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d109      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e073      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cfe:	4b3d      	ldr	r3, [pc, #244]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e06b      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d0e:	4b39      	ldr	r3, [pc, #228]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f023 0203 	bic.w	r2, r3, #3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	4936      	ldr	r1, [pc, #216]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d20:	f7fe f9cc 	bl	80020bc <HAL_GetTick>
 8003d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d26:	e00a      	b.n	8003d3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d28:	f7fe f9c8 	bl	80020bc <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e053      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3e:	4b2d      	ldr	r3, [pc, #180]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f003 020c 	and.w	r2, r3, #12
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d1eb      	bne.n	8003d28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d50:	4b27      	ldr	r3, [pc, #156]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d210      	bcs.n	8003d80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d5e:	4b24      	ldr	r3, [pc, #144]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f023 0207 	bic.w	r2, r3, #7
 8003d66:	4922      	ldr	r1, [pc, #136]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d6e:	4b20      	ldr	r3, [pc, #128]	; (8003df0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d001      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e032      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d008      	beq.n	8003d9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d8c:	4b19      	ldr	r3, [pc, #100]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	4916      	ldr	r1, [pc, #88]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d009      	beq.n	8003dbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003daa:	4b12      	ldr	r3, [pc, #72]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	490e      	ldr	r1, [pc, #56]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dbe:	f000 f821 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	091b      	lsrs	r3, r3, #4
 8003dca:	f003 030f 	and.w	r3, r3, #15
 8003dce:	490a      	ldr	r1, [pc, #40]	; (8003df8 <HAL_RCC_ClockConfig+0x1c8>)
 8003dd0:	5ccb      	ldrb	r3, [r1, r3]
 8003dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd6:	4a09      	ldr	r2, [pc, #36]	; (8003dfc <HAL_RCC_ClockConfig+0x1cc>)
 8003dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003dda:	4b09      	ldr	r3, [pc, #36]	; (8003e00 <HAL_RCC_ClockConfig+0x1d0>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fe f92a 	bl	8002038 <HAL_InitTick>

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40022000 	.word	0x40022000
 8003df4:	40021000 	.word	0x40021000
 8003df8:	0800519c 	.word	0x0800519c
 8003dfc:	20000014 	.word	0x20000014
 8003e00:	20000018 	.word	0x20000018

08003e04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b087      	sub	sp, #28
 8003e08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60bb      	str	r3, [r7, #8]
 8003e12:	2300      	movs	r3, #0
 8003e14:	617b      	str	r3, [r7, #20]
 8003e16:	2300      	movs	r3, #0
 8003e18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e1e:	4b1e      	ldr	r3, [pc, #120]	; (8003e98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f003 030c 	and.w	r3, r3, #12
 8003e2a:	2b04      	cmp	r3, #4
 8003e2c:	d002      	beq.n	8003e34 <HAL_RCC_GetSysClockFreq+0x30>
 8003e2e:	2b08      	cmp	r3, #8
 8003e30:	d003      	beq.n	8003e3a <HAL_RCC_GetSysClockFreq+0x36>
 8003e32:	e027      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e34:	4b19      	ldr	r3, [pc, #100]	; (8003e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003e36:	613b      	str	r3, [r7, #16]
      break;
 8003e38:	e027      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	0c9b      	lsrs	r3, r3, #18
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	4a17      	ldr	r2, [pc, #92]	; (8003ea0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e44:	5cd3      	ldrb	r3, [r2, r3]
 8003e46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d010      	beq.n	8003e74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e52:	4b11      	ldr	r3, [pc, #68]	; (8003e98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	0c5b      	lsrs	r3, r3, #17
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	4a11      	ldr	r2, [pc, #68]	; (8003ea4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e5e:	5cd3      	ldrb	r3, [r2, r3]
 8003e60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a0d      	ldr	r2, [pc, #52]	; (8003e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003e66:	fb02 f203 	mul.w	r2, r2, r3
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e70:	617b      	str	r3, [r7, #20]
 8003e72:	e004      	b.n	8003e7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a0c      	ldr	r2, [pc, #48]	; (8003ea8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e78:	fb02 f303 	mul.w	r3, r2, r3
 8003e7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	613b      	str	r3, [r7, #16]
      break;
 8003e82:	e002      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003e86:	613b      	str	r3, [r7, #16]
      break;
 8003e88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e8a:	693b      	ldr	r3, [r7, #16]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	371c      	adds	r7, #28
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bc80      	pop	{r7}
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	007a1200 	.word	0x007a1200
 8003ea0:	080051b4 	.word	0x080051b4
 8003ea4:	080051c4 	.word	0x080051c4
 8003ea8:	003d0900 	.word	0x003d0900

08003eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003eb0:	4b02      	ldr	r3, [pc, #8]	; (8003ebc <HAL_RCC_GetHCLKFreq+0x10>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr
 8003ebc:	20000014 	.word	0x20000014

08003ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ec4:	f7ff fff2 	bl	8003eac <HAL_RCC_GetHCLKFreq>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	4b05      	ldr	r3, [pc, #20]	; (8003ee0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	0a1b      	lsrs	r3, r3, #8
 8003ed0:	f003 0307 	and.w	r3, r3, #7
 8003ed4:	4903      	ldr	r1, [pc, #12]	; (8003ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ed6:	5ccb      	ldrb	r3, [r1, r3]
 8003ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	080051ac 	.word	0x080051ac

08003ee8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <RCC_Delay+0x34>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a0a      	ldr	r2, [pc, #40]	; (8003f20 <RCC_Delay+0x38>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	0a5b      	lsrs	r3, r3, #9
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	fb02 f303 	mul.w	r3, r2, r3
 8003f02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f04:	bf00      	nop
  }
  while (Delay --);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1e5a      	subs	r2, r3, #1
 8003f0a:	60fa      	str	r2, [r7, #12]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1f9      	bne.n	8003f04 <RCC_Delay+0x1c>
}
 8003f10:	bf00      	nop
 8003f12:	bf00      	nop
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr
 8003f1c:	20000014 	.word	0x20000014
 8003f20:	10624dd3 	.word	0x10624dd3

08003f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e041      	b.n	8003fba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d106      	bne.n	8003f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7fd ff48 	bl	8001de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3304      	adds	r3, #4
 8003f60:	4619      	mov	r1, r3
 8003f62:	4610      	mov	r0, r2
 8003f64:	f000 fa5c 	bl	8004420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d001      	beq.n	8003fdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e03a      	b.n	8004052 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2202      	movs	r2, #2
 8003fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0201 	orr.w	r2, r2, #1
 8003ff2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a18      	ldr	r2, [pc, #96]	; (800405c <HAL_TIM_Base_Start_IT+0x98>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d00e      	beq.n	800401c <HAL_TIM_Base_Start_IT+0x58>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004006:	d009      	beq.n	800401c <HAL_TIM_Base_Start_IT+0x58>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a14      	ldr	r2, [pc, #80]	; (8004060 <HAL_TIM_Base_Start_IT+0x9c>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d004      	beq.n	800401c <HAL_TIM_Base_Start_IT+0x58>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a13      	ldr	r2, [pc, #76]	; (8004064 <HAL_TIM_Base_Start_IT+0xa0>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d111      	bne.n	8004040 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2b06      	cmp	r3, #6
 800402c:	d010      	beq.n	8004050 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f042 0201 	orr.w	r2, r2, #1
 800403c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800403e:	e007      	b.n	8004050 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0201 	orr.w	r2, r2, #1
 800404e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr
 800405c:	40012c00 	.word	0x40012c00
 8004060:	40000400 	.word	0x40000400
 8004064:	40000800 	.word	0x40000800

08004068 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d020      	beq.n	80040cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d01b      	beq.n	80040cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f06f 0202 	mvn.w	r2, #2
 800409c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f998 	bl	80043e8 <HAL_TIM_IC_CaptureCallback>
 80040b8:	e005      	b.n	80040c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f98b 	bl	80043d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 f99a 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	f003 0304 	and.w	r3, r3, #4
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d020      	beq.n	8004118 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f003 0304 	and.w	r3, r3, #4
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d01b      	beq.n	8004118 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f06f 0204 	mvn.w	r2, #4
 80040e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2202      	movs	r2, #2
 80040ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f972 	bl	80043e8 <HAL_TIM_IC_CaptureCallback>
 8004104:	e005      	b.n	8004112 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f965 	bl	80043d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 f974 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d020      	beq.n	8004164 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f003 0308 	and.w	r3, r3, #8
 8004128:	2b00      	cmp	r3, #0
 800412a:	d01b      	beq.n	8004164 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f06f 0208 	mvn.w	r2, #8
 8004134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2204      	movs	r2, #4
 800413a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f94c 	bl	80043e8 <HAL_TIM_IC_CaptureCallback>
 8004150:	e005      	b.n	800415e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f93f 	bl	80043d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 f94e 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f003 0310 	and.w	r3, r3, #16
 800416a:	2b00      	cmp	r3, #0
 800416c:	d020      	beq.n	80041b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f003 0310 	and.w	r3, r3, #16
 8004174:	2b00      	cmp	r3, #0
 8004176:	d01b      	beq.n	80041b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f06f 0210 	mvn.w	r2, #16
 8004180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2208      	movs	r2, #8
 8004186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f926 	bl	80043e8 <HAL_TIM_IC_CaptureCallback>
 800419c:	e005      	b.n	80041aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f919 	bl	80043d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 f928 	bl	80043fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00c      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d007      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0201 	mvn.w	r2, #1
 80041cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7fc fdca 	bl	8000d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00c      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d007      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fa7f 	bl	80046f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00c      	beq.n	800421c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 f8f8 	bl	800440c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f003 0320 	and.w	r3, r3, #32
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00c      	beq.n	8004240 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f003 0320 	and.w	r3, r3, #32
 800422c:	2b00      	cmp	r3, #0
 800422e:	d007      	beq.n	8004240 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f06f 0220 	mvn.w	r2, #32
 8004238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 fa52 	bl	80046e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004240:	bf00      	nop
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800425c:	2b01      	cmp	r3, #1
 800425e:	d101      	bne.n	8004264 <HAL_TIM_ConfigClockSource+0x1c>
 8004260:	2302      	movs	r3, #2
 8004262:	e0b4      	b.n	80043ce <HAL_TIM_ConfigClockSource+0x186>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2202      	movs	r2, #2
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004282:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800428a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800429c:	d03e      	beq.n	800431c <HAL_TIM_ConfigClockSource+0xd4>
 800429e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042a2:	f200 8087 	bhi.w	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042aa:	f000 8086 	beq.w	80043ba <HAL_TIM_ConfigClockSource+0x172>
 80042ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042b2:	d87f      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042b4:	2b70      	cmp	r3, #112	; 0x70
 80042b6:	d01a      	beq.n	80042ee <HAL_TIM_ConfigClockSource+0xa6>
 80042b8:	2b70      	cmp	r3, #112	; 0x70
 80042ba:	d87b      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042bc:	2b60      	cmp	r3, #96	; 0x60
 80042be:	d050      	beq.n	8004362 <HAL_TIM_ConfigClockSource+0x11a>
 80042c0:	2b60      	cmp	r3, #96	; 0x60
 80042c2:	d877      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042c4:	2b50      	cmp	r3, #80	; 0x50
 80042c6:	d03c      	beq.n	8004342 <HAL_TIM_ConfigClockSource+0xfa>
 80042c8:	2b50      	cmp	r3, #80	; 0x50
 80042ca:	d873      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042cc:	2b40      	cmp	r3, #64	; 0x40
 80042ce:	d058      	beq.n	8004382 <HAL_TIM_ConfigClockSource+0x13a>
 80042d0:	2b40      	cmp	r3, #64	; 0x40
 80042d2:	d86f      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042d4:	2b30      	cmp	r3, #48	; 0x30
 80042d6:	d064      	beq.n	80043a2 <HAL_TIM_ConfigClockSource+0x15a>
 80042d8:	2b30      	cmp	r3, #48	; 0x30
 80042da:	d86b      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042dc:	2b20      	cmp	r3, #32
 80042de:	d060      	beq.n	80043a2 <HAL_TIM_ConfigClockSource+0x15a>
 80042e0:	2b20      	cmp	r3, #32
 80042e2:	d867      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d05c      	beq.n	80043a2 <HAL_TIM_ConfigClockSource+0x15a>
 80042e8:	2b10      	cmp	r3, #16
 80042ea:	d05a      	beq.n	80043a2 <HAL_TIM_ConfigClockSource+0x15a>
 80042ec:	e062      	b.n	80043b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6818      	ldr	r0, [r3, #0]
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	6899      	ldr	r1, [r3, #8]
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	f000 f974 	bl	80045ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004310:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	609a      	str	r2, [r3, #8]
      break;
 800431a:	e04f      	b.n	80043bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6818      	ldr	r0, [r3, #0]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	6899      	ldr	r1, [r3, #8]
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f000 f95d 	bl	80045ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800433e:	609a      	str	r2, [r3, #8]
      break;
 8004340:	e03c      	b.n	80043bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6818      	ldr	r0, [r3, #0]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	6859      	ldr	r1, [r3, #4]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	461a      	mov	r2, r3
 8004350:	f000 f8d4 	bl	80044fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2150      	movs	r1, #80	; 0x50
 800435a:	4618      	mov	r0, r3
 800435c:	f000 f92b 	bl	80045b6 <TIM_ITRx_SetConfig>
      break;
 8004360:	e02c      	b.n	80043bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6818      	ldr	r0, [r3, #0]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	6859      	ldr	r1, [r3, #4]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	461a      	mov	r2, r3
 8004370:	f000 f8f2 	bl	8004558 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2160      	movs	r1, #96	; 0x60
 800437a:	4618      	mov	r0, r3
 800437c:	f000 f91b 	bl	80045b6 <TIM_ITRx_SetConfig>
      break;
 8004380:	e01c      	b.n	80043bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6818      	ldr	r0, [r3, #0]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	6859      	ldr	r1, [r3, #4]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	461a      	mov	r2, r3
 8004390:	f000 f8b4 	bl	80044fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2140      	movs	r1, #64	; 0x40
 800439a:	4618      	mov	r0, r3
 800439c:	f000 f90b 	bl	80045b6 <TIM_ITRx_SetConfig>
      break;
 80043a0:	e00c      	b.n	80043bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4619      	mov	r1, r3
 80043ac:	4610      	mov	r0, r2
 80043ae:	f000 f902 	bl	80045b6 <TIM_ITRx_SetConfig>
      break;
 80043b2:	e003      	b.n	80043bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	73fb      	strb	r3, [r7, #15]
      break;
 80043b8:	e000      	b.n	80043bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80043ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bc80      	pop	{r7}
 80043e6:	4770      	bx	lr

080043e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr

080043fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr

0800440c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
	...

08004420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a2f      	ldr	r2, [pc, #188]	; (80044f0 <TIM_Base_SetConfig+0xd0>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d00b      	beq.n	8004450 <TIM_Base_SetConfig+0x30>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800443e:	d007      	beq.n	8004450 <TIM_Base_SetConfig+0x30>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a2c      	ldr	r2, [pc, #176]	; (80044f4 <TIM_Base_SetConfig+0xd4>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d003      	beq.n	8004450 <TIM_Base_SetConfig+0x30>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a2b      	ldr	r2, [pc, #172]	; (80044f8 <TIM_Base_SetConfig+0xd8>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d108      	bne.n	8004462 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004456:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	68fa      	ldr	r2, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a22      	ldr	r2, [pc, #136]	; (80044f0 <TIM_Base_SetConfig+0xd0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00b      	beq.n	8004482 <TIM_Base_SetConfig+0x62>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004470:	d007      	beq.n	8004482 <TIM_Base_SetConfig+0x62>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a1f      	ldr	r2, [pc, #124]	; (80044f4 <TIM_Base_SetConfig+0xd4>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d003      	beq.n	8004482 <TIM_Base_SetConfig+0x62>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1e      	ldr	r2, [pc, #120]	; (80044f8 <TIM_Base_SetConfig+0xd8>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d108      	bne.n	8004494 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004488:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	4313      	orrs	r3, r2
 8004492:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	4313      	orrs	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a0d      	ldr	r2, [pc, #52]	; (80044f0 <TIM_Base_SetConfig+0xd0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d103      	bne.n	80044c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d005      	beq.n	80044e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	f023 0201 	bic.w	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	611a      	str	r2, [r3, #16]
  }
}
 80044e6:	bf00      	nop
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr
 80044f0:	40012c00 	.word	0x40012c00
 80044f4:	40000400 	.word	0x40000400
 80044f8:	40000800 	.word	0x40000800

080044fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6a1b      	ldr	r3, [r3, #32]
 800450c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	f023 0201 	bic.w	r2, r3, #1
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	4313      	orrs	r3, r2
 8004530:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	f023 030a 	bic.w	r3, r3, #10
 8004538:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	4313      	orrs	r3, r2
 8004540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	621a      	str	r2, [r3, #32]
}
 800454e:	bf00      	nop
 8004550:	371c      	adds	r7, #28
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	f023 0210 	bic.w	r2, r3, #16
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	031b      	lsls	r3, r3, #12
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004594:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	621a      	str	r2, [r3, #32]
}
 80045ac:	bf00      	nop
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bc80      	pop	{r7}
 80045b4:	4770      	bx	lr

080045b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045b6:	b480      	push	{r7}
 80045b8:	b085      	sub	sp, #20
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
 80045be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	f043 0307 	orr.w	r3, r3, #7
 80045d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	609a      	str	r2, [r3, #8]
}
 80045e0:	bf00      	nop
 80045e2:	3714      	adds	r7, #20
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bc80      	pop	{r7}
 80045e8:	4770      	bx	lr

080045ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b087      	sub	sp, #28
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	607a      	str	r2, [r7, #4]
 80045f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004604:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	021a      	lsls	r2, r3, #8
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	431a      	orrs	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	4313      	orrs	r3, r2
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	4313      	orrs	r3, r2
 8004616:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	609a      	str	r2, [r3, #8]
}
 800461e:	bf00      	nop
 8004620:	371c      	adds	r7, #28
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr

08004628 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800463c:	2302      	movs	r3, #2
 800463e:	e046      	b.n	80046ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004666:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	4313      	orrs	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a16      	ldr	r2, [pc, #88]	; (80046d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d00e      	beq.n	80046a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800468c:	d009      	beq.n	80046a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a12      	ldr	r2, [pc, #72]	; (80046dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d004      	beq.n	80046a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a10      	ldr	r2, [pc, #64]	; (80046e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d10c      	bne.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68ba      	ldr	r2, [r7, #8]
 80046ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr
 80046d8:	40012c00 	.word	0x40012c00
 80046dc:	40000400 	.word	0x40000400
 80046e0:	40000800 	.word	0x40000800

080046e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bc80      	pop	{r7}
 80046f4:	4770      	bx	lr

080046f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b083      	sub	sp, #12
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046fe:	bf00      	nop
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr

08004708 <__errno>:
 8004708:	4b01      	ldr	r3, [pc, #4]	; (8004710 <__errno+0x8>)
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	20000020 	.word	0x20000020

08004714 <__libc_init_array>:
 8004714:	b570      	push	{r4, r5, r6, lr}
 8004716:	2600      	movs	r6, #0
 8004718:	4d0c      	ldr	r5, [pc, #48]	; (800474c <__libc_init_array+0x38>)
 800471a:	4c0d      	ldr	r4, [pc, #52]	; (8004750 <__libc_init_array+0x3c>)
 800471c:	1b64      	subs	r4, r4, r5
 800471e:	10a4      	asrs	r4, r4, #2
 8004720:	42a6      	cmp	r6, r4
 8004722:	d109      	bne.n	8004738 <__libc_init_array+0x24>
 8004724:	f000 fc64 	bl	8004ff0 <_init>
 8004728:	2600      	movs	r6, #0
 800472a:	4d0a      	ldr	r5, [pc, #40]	; (8004754 <__libc_init_array+0x40>)
 800472c:	4c0a      	ldr	r4, [pc, #40]	; (8004758 <__libc_init_array+0x44>)
 800472e:	1b64      	subs	r4, r4, r5
 8004730:	10a4      	asrs	r4, r4, #2
 8004732:	42a6      	cmp	r6, r4
 8004734:	d105      	bne.n	8004742 <__libc_init_array+0x2e>
 8004736:	bd70      	pop	{r4, r5, r6, pc}
 8004738:	f855 3b04 	ldr.w	r3, [r5], #4
 800473c:	4798      	blx	r3
 800473e:	3601      	adds	r6, #1
 8004740:	e7ee      	b.n	8004720 <__libc_init_array+0xc>
 8004742:	f855 3b04 	ldr.w	r3, [r5], #4
 8004746:	4798      	blx	r3
 8004748:	3601      	adds	r6, #1
 800474a:	e7f2      	b.n	8004732 <__libc_init_array+0x1e>
 800474c:	080051fc 	.word	0x080051fc
 8004750:	080051fc 	.word	0x080051fc
 8004754:	080051fc 	.word	0x080051fc
 8004758:	08005200 	.word	0x08005200

0800475c <memcpy>:
 800475c:	440a      	add	r2, r1
 800475e:	4291      	cmp	r1, r2
 8004760:	f100 33ff 	add.w	r3, r0, #4294967295
 8004764:	d100      	bne.n	8004768 <memcpy+0xc>
 8004766:	4770      	bx	lr
 8004768:	b510      	push	{r4, lr}
 800476a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800476e:	4291      	cmp	r1, r2
 8004770:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004774:	d1f9      	bne.n	800476a <memcpy+0xe>
 8004776:	bd10      	pop	{r4, pc}

08004778 <memset>:
 8004778:	4603      	mov	r3, r0
 800477a:	4402      	add	r2, r0
 800477c:	4293      	cmp	r3, r2
 800477e:	d100      	bne.n	8004782 <memset+0xa>
 8004780:	4770      	bx	lr
 8004782:	f803 1b01 	strb.w	r1, [r3], #1
 8004786:	e7f9      	b.n	800477c <memset+0x4>

08004788 <siprintf>:
 8004788:	b40e      	push	{r1, r2, r3}
 800478a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800478e:	b500      	push	{lr}
 8004790:	b09c      	sub	sp, #112	; 0x70
 8004792:	ab1d      	add	r3, sp, #116	; 0x74
 8004794:	9002      	str	r0, [sp, #8]
 8004796:	9006      	str	r0, [sp, #24]
 8004798:	9107      	str	r1, [sp, #28]
 800479a:	9104      	str	r1, [sp, #16]
 800479c:	4808      	ldr	r0, [pc, #32]	; (80047c0 <siprintf+0x38>)
 800479e:	4909      	ldr	r1, [pc, #36]	; (80047c4 <siprintf+0x3c>)
 80047a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80047a4:	9105      	str	r1, [sp, #20]
 80047a6:	6800      	ldr	r0, [r0, #0]
 80047a8:	a902      	add	r1, sp, #8
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	f000 f870 	bl	8004890 <_svfiprintf_r>
 80047b0:	2200      	movs	r2, #0
 80047b2:	9b02      	ldr	r3, [sp, #8]
 80047b4:	701a      	strb	r2, [r3, #0]
 80047b6:	b01c      	add	sp, #112	; 0x70
 80047b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80047bc:	b003      	add	sp, #12
 80047be:	4770      	bx	lr
 80047c0:	20000020 	.word	0x20000020
 80047c4:	ffff0208 	.word	0xffff0208

080047c8 <strcpy>:
 80047c8:	4603      	mov	r3, r0
 80047ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047ce:	f803 2b01 	strb.w	r2, [r3], #1
 80047d2:	2a00      	cmp	r2, #0
 80047d4:	d1f9      	bne.n	80047ca <strcpy+0x2>
 80047d6:	4770      	bx	lr

080047d8 <__ssputs_r>:
 80047d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047dc:	688e      	ldr	r6, [r1, #8]
 80047de:	4682      	mov	sl, r0
 80047e0:	429e      	cmp	r6, r3
 80047e2:	460c      	mov	r4, r1
 80047e4:	4690      	mov	r8, r2
 80047e6:	461f      	mov	r7, r3
 80047e8:	d838      	bhi.n	800485c <__ssputs_r+0x84>
 80047ea:	898a      	ldrh	r2, [r1, #12]
 80047ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80047f0:	d032      	beq.n	8004858 <__ssputs_r+0x80>
 80047f2:	6825      	ldr	r5, [r4, #0]
 80047f4:	6909      	ldr	r1, [r1, #16]
 80047f6:	3301      	adds	r3, #1
 80047f8:	eba5 0901 	sub.w	r9, r5, r1
 80047fc:	6965      	ldr	r5, [r4, #20]
 80047fe:	444b      	add	r3, r9
 8004800:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004804:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004808:	106d      	asrs	r5, r5, #1
 800480a:	429d      	cmp	r5, r3
 800480c:	bf38      	it	cc
 800480e:	461d      	movcc	r5, r3
 8004810:	0553      	lsls	r3, r2, #21
 8004812:	d531      	bpl.n	8004878 <__ssputs_r+0xa0>
 8004814:	4629      	mov	r1, r5
 8004816:	f000 fb45 	bl	8004ea4 <_malloc_r>
 800481a:	4606      	mov	r6, r0
 800481c:	b950      	cbnz	r0, 8004834 <__ssputs_r+0x5c>
 800481e:	230c      	movs	r3, #12
 8004820:	f04f 30ff 	mov.w	r0, #4294967295
 8004824:	f8ca 3000 	str.w	r3, [sl]
 8004828:	89a3      	ldrh	r3, [r4, #12]
 800482a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800482e:	81a3      	strh	r3, [r4, #12]
 8004830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004834:	464a      	mov	r2, r9
 8004836:	6921      	ldr	r1, [r4, #16]
 8004838:	f7ff ff90 	bl	800475c <memcpy>
 800483c:	89a3      	ldrh	r3, [r4, #12]
 800483e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004846:	81a3      	strh	r3, [r4, #12]
 8004848:	6126      	str	r6, [r4, #16]
 800484a:	444e      	add	r6, r9
 800484c:	6026      	str	r6, [r4, #0]
 800484e:	463e      	mov	r6, r7
 8004850:	6165      	str	r5, [r4, #20]
 8004852:	eba5 0509 	sub.w	r5, r5, r9
 8004856:	60a5      	str	r5, [r4, #8]
 8004858:	42be      	cmp	r6, r7
 800485a:	d900      	bls.n	800485e <__ssputs_r+0x86>
 800485c:	463e      	mov	r6, r7
 800485e:	4632      	mov	r2, r6
 8004860:	4641      	mov	r1, r8
 8004862:	6820      	ldr	r0, [r4, #0]
 8004864:	f000 fab8 	bl	8004dd8 <memmove>
 8004868:	68a3      	ldr	r3, [r4, #8]
 800486a:	6822      	ldr	r2, [r4, #0]
 800486c:	1b9b      	subs	r3, r3, r6
 800486e:	4432      	add	r2, r6
 8004870:	2000      	movs	r0, #0
 8004872:	60a3      	str	r3, [r4, #8]
 8004874:	6022      	str	r2, [r4, #0]
 8004876:	e7db      	b.n	8004830 <__ssputs_r+0x58>
 8004878:	462a      	mov	r2, r5
 800487a:	f000 fb6d 	bl	8004f58 <_realloc_r>
 800487e:	4606      	mov	r6, r0
 8004880:	2800      	cmp	r0, #0
 8004882:	d1e1      	bne.n	8004848 <__ssputs_r+0x70>
 8004884:	4650      	mov	r0, sl
 8004886:	6921      	ldr	r1, [r4, #16]
 8004888:	f000 fac0 	bl	8004e0c <_free_r>
 800488c:	e7c7      	b.n	800481e <__ssputs_r+0x46>
	...

08004890 <_svfiprintf_r>:
 8004890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004894:	4698      	mov	r8, r3
 8004896:	898b      	ldrh	r3, [r1, #12]
 8004898:	4607      	mov	r7, r0
 800489a:	061b      	lsls	r3, r3, #24
 800489c:	460d      	mov	r5, r1
 800489e:	4614      	mov	r4, r2
 80048a0:	b09d      	sub	sp, #116	; 0x74
 80048a2:	d50e      	bpl.n	80048c2 <_svfiprintf_r+0x32>
 80048a4:	690b      	ldr	r3, [r1, #16]
 80048a6:	b963      	cbnz	r3, 80048c2 <_svfiprintf_r+0x32>
 80048a8:	2140      	movs	r1, #64	; 0x40
 80048aa:	f000 fafb 	bl	8004ea4 <_malloc_r>
 80048ae:	6028      	str	r0, [r5, #0]
 80048b0:	6128      	str	r0, [r5, #16]
 80048b2:	b920      	cbnz	r0, 80048be <_svfiprintf_r+0x2e>
 80048b4:	230c      	movs	r3, #12
 80048b6:	603b      	str	r3, [r7, #0]
 80048b8:	f04f 30ff 	mov.w	r0, #4294967295
 80048bc:	e0d1      	b.n	8004a62 <_svfiprintf_r+0x1d2>
 80048be:	2340      	movs	r3, #64	; 0x40
 80048c0:	616b      	str	r3, [r5, #20]
 80048c2:	2300      	movs	r3, #0
 80048c4:	9309      	str	r3, [sp, #36]	; 0x24
 80048c6:	2320      	movs	r3, #32
 80048c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80048cc:	2330      	movs	r3, #48	; 0x30
 80048ce:	f04f 0901 	mov.w	r9, #1
 80048d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80048d6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004a7c <_svfiprintf_r+0x1ec>
 80048da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80048de:	4623      	mov	r3, r4
 80048e0:	469a      	mov	sl, r3
 80048e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048e6:	b10a      	cbz	r2, 80048ec <_svfiprintf_r+0x5c>
 80048e8:	2a25      	cmp	r2, #37	; 0x25
 80048ea:	d1f9      	bne.n	80048e0 <_svfiprintf_r+0x50>
 80048ec:	ebba 0b04 	subs.w	fp, sl, r4
 80048f0:	d00b      	beq.n	800490a <_svfiprintf_r+0x7a>
 80048f2:	465b      	mov	r3, fp
 80048f4:	4622      	mov	r2, r4
 80048f6:	4629      	mov	r1, r5
 80048f8:	4638      	mov	r0, r7
 80048fa:	f7ff ff6d 	bl	80047d8 <__ssputs_r>
 80048fe:	3001      	adds	r0, #1
 8004900:	f000 80aa 	beq.w	8004a58 <_svfiprintf_r+0x1c8>
 8004904:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004906:	445a      	add	r2, fp
 8004908:	9209      	str	r2, [sp, #36]	; 0x24
 800490a:	f89a 3000 	ldrb.w	r3, [sl]
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 80a2 	beq.w	8004a58 <_svfiprintf_r+0x1c8>
 8004914:	2300      	movs	r3, #0
 8004916:	f04f 32ff 	mov.w	r2, #4294967295
 800491a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800491e:	f10a 0a01 	add.w	sl, sl, #1
 8004922:	9304      	str	r3, [sp, #16]
 8004924:	9307      	str	r3, [sp, #28]
 8004926:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800492a:	931a      	str	r3, [sp, #104]	; 0x68
 800492c:	4654      	mov	r4, sl
 800492e:	2205      	movs	r2, #5
 8004930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004934:	4851      	ldr	r0, [pc, #324]	; (8004a7c <_svfiprintf_r+0x1ec>)
 8004936:	f000 fa41 	bl	8004dbc <memchr>
 800493a:	9a04      	ldr	r2, [sp, #16]
 800493c:	b9d8      	cbnz	r0, 8004976 <_svfiprintf_r+0xe6>
 800493e:	06d0      	lsls	r0, r2, #27
 8004940:	bf44      	itt	mi
 8004942:	2320      	movmi	r3, #32
 8004944:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004948:	0711      	lsls	r1, r2, #28
 800494a:	bf44      	itt	mi
 800494c:	232b      	movmi	r3, #43	; 0x2b
 800494e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004952:	f89a 3000 	ldrb.w	r3, [sl]
 8004956:	2b2a      	cmp	r3, #42	; 0x2a
 8004958:	d015      	beq.n	8004986 <_svfiprintf_r+0xf6>
 800495a:	4654      	mov	r4, sl
 800495c:	2000      	movs	r0, #0
 800495e:	f04f 0c0a 	mov.w	ip, #10
 8004962:	9a07      	ldr	r2, [sp, #28]
 8004964:	4621      	mov	r1, r4
 8004966:	f811 3b01 	ldrb.w	r3, [r1], #1
 800496a:	3b30      	subs	r3, #48	; 0x30
 800496c:	2b09      	cmp	r3, #9
 800496e:	d94e      	bls.n	8004a0e <_svfiprintf_r+0x17e>
 8004970:	b1b0      	cbz	r0, 80049a0 <_svfiprintf_r+0x110>
 8004972:	9207      	str	r2, [sp, #28]
 8004974:	e014      	b.n	80049a0 <_svfiprintf_r+0x110>
 8004976:	eba0 0308 	sub.w	r3, r0, r8
 800497a:	fa09 f303 	lsl.w	r3, r9, r3
 800497e:	4313      	orrs	r3, r2
 8004980:	46a2      	mov	sl, r4
 8004982:	9304      	str	r3, [sp, #16]
 8004984:	e7d2      	b.n	800492c <_svfiprintf_r+0x9c>
 8004986:	9b03      	ldr	r3, [sp, #12]
 8004988:	1d19      	adds	r1, r3, #4
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	9103      	str	r1, [sp, #12]
 800498e:	2b00      	cmp	r3, #0
 8004990:	bfbb      	ittet	lt
 8004992:	425b      	neglt	r3, r3
 8004994:	f042 0202 	orrlt.w	r2, r2, #2
 8004998:	9307      	strge	r3, [sp, #28]
 800499a:	9307      	strlt	r3, [sp, #28]
 800499c:	bfb8      	it	lt
 800499e:	9204      	strlt	r2, [sp, #16]
 80049a0:	7823      	ldrb	r3, [r4, #0]
 80049a2:	2b2e      	cmp	r3, #46	; 0x2e
 80049a4:	d10c      	bne.n	80049c0 <_svfiprintf_r+0x130>
 80049a6:	7863      	ldrb	r3, [r4, #1]
 80049a8:	2b2a      	cmp	r3, #42	; 0x2a
 80049aa:	d135      	bne.n	8004a18 <_svfiprintf_r+0x188>
 80049ac:	9b03      	ldr	r3, [sp, #12]
 80049ae:	3402      	adds	r4, #2
 80049b0:	1d1a      	adds	r2, r3, #4
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	9203      	str	r2, [sp, #12]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	bfb8      	it	lt
 80049ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80049be:	9305      	str	r3, [sp, #20]
 80049c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004a8c <_svfiprintf_r+0x1fc>
 80049c4:	2203      	movs	r2, #3
 80049c6:	4650      	mov	r0, sl
 80049c8:	7821      	ldrb	r1, [r4, #0]
 80049ca:	f000 f9f7 	bl	8004dbc <memchr>
 80049ce:	b140      	cbz	r0, 80049e2 <_svfiprintf_r+0x152>
 80049d0:	2340      	movs	r3, #64	; 0x40
 80049d2:	eba0 000a 	sub.w	r0, r0, sl
 80049d6:	fa03 f000 	lsl.w	r0, r3, r0
 80049da:	9b04      	ldr	r3, [sp, #16]
 80049dc:	3401      	adds	r4, #1
 80049de:	4303      	orrs	r3, r0
 80049e0:	9304      	str	r3, [sp, #16]
 80049e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049e6:	2206      	movs	r2, #6
 80049e8:	4825      	ldr	r0, [pc, #148]	; (8004a80 <_svfiprintf_r+0x1f0>)
 80049ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80049ee:	f000 f9e5 	bl	8004dbc <memchr>
 80049f2:	2800      	cmp	r0, #0
 80049f4:	d038      	beq.n	8004a68 <_svfiprintf_r+0x1d8>
 80049f6:	4b23      	ldr	r3, [pc, #140]	; (8004a84 <_svfiprintf_r+0x1f4>)
 80049f8:	bb1b      	cbnz	r3, 8004a42 <_svfiprintf_r+0x1b2>
 80049fa:	9b03      	ldr	r3, [sp, #12]
 80049fc:	3307      	adds	r3, #7
 80049fe:	f023 0307 	bic.w	r3, r3, #7
 8004a02:	3308      	adds	r3, #8
 8004a04:	9303      	str	r3, [sp, #12]
 8004a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a08:	4433      	add	r3, r6
 8004a0a:	9309      	str	r3, [sp, #36]	; 0x24
 8004a0c:	e767      	b.n	80048de <_svfiprintf_r+0x4e>
 8004a0e:	460c      	mov	r4, r1
 8004a10:	2001      	movs	r0, #1
 8004a12:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a16:	e7a5      	b.n	8004964 <_svfiprintf_r+0xd4>
 8004a18:	2300      	movs	r3, #0
 8004a1a:	f04f 0c0a 	mov.w	ip, #10
 8004a1e:	4619      	mov	r1, r3
 8004a20:	3401      	adds	r4, #1
 8004a22:	9305      	str	r3, [sp, #20]
 8004a24:	4620      	mov	r0, r4
 8004a26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a2a:	3a30      	subs	r2, #48	; 0x30
 8004a2c:	2a09      	cmp	r2, #9
 8004a2e:	d903      	bls.n	8004a38 <_svfiprintf_r+0x1a8>
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0c5      	beq.n	80049c0 <_svfiprintf_r+0x130>
 8004a34:	9105      	str	r1, [sp, #20]
 8004a36:	e7c3      	b.n	80049c0 <_svfiprintf_r+0x130>
 8004a38:	4604      	mov	r4, r0
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a40:	e7f0      	b.n	8004a24 <_svfiprintf_r+0x194>
 8004a42:	ab03      	add	r3, sp, #12
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	462a      	mov	r2, r5
 8004a48:	4638      	mov	r0, r7
 8004a4a:	4b0f      	ldr	r3, [pc, #60]	; (8004a88 <_svfiprintf_r+0x1f8>)
 8004a4c:	a904      	add	r1, sp, #16
 8004a4e:	f3af 8000 	nop.w
 8004a52:	1c42      	adds	r2, r0, #1
 8004a54:	4606      	mov	r6, r0
 8004a56:	d1d6      	bne.n	8004a06 <_svfiprintf_r+0x176>
 8004a58:	89ab      	ldrh	r3, [r5, #12]
 8004a5a:	065b      	lsls	r3, r3, #25
 8004a5c:	f53f af2c 	bmi.w	80048b8 <_svfiprintf_r+0x28>
 8004a60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a62:	b01d      	add	sp, #116	; 0x74
 8004a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a68:	ab03      	add	r3, sp, #12
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	462a      	mov	r2, r5
 8004a6e:	4638      	mov	r0, r7
 8004a70:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <_svfiprintf_r+0x1f8>)
 8004a72:	a904      	add	r1, sp, #16
 8004a74:	f000 f87c 	bl	8004b70 <_printf_i>
 8004a78:	e7eb      	b.n	8004a52 <_svfiprintf_r+0x1c2>
 8004a7a:	bf00      	nop
 8004a7c:	080051c6 	.word	0x080051c6
 8004a80:	080051d0 	.word	0x080051d0
 8004a84:	00000000 	.word	0x00000000
 8004a88:	080047d9 	.word	0x080047d9
 8004a8c:	080051cc 	.word	0x080051cc

08004a90 <_printf_common>:
 8004a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a94:	4616      	mov	r6, r2
 8004a96:	4699      	mov	r9, r3
 8004a98:	688a      	ldr	r2, [r1, #8]
 8004a9a:	690b      	ldr	r3, [r1, #16]
 8004a9c:	4607      	mov	r7, r0
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	bfb8      	it	lt
 8004aa2:	4613      	movlt	r3, r2
 8004aa4:	6033      	str	r3, [r6, #0]
 8004aa6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004aaa:	460c      	mov	r4, r1
 8004aac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ab0:	b10a      	cbz	r2, 8004ab6 <_printf_common+0x26>
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	6033      	str	r3, [r6, #0]
 8004ab6:	6823      	ldr	r3, [r4, #0]
 8004ab8:	0699      	lsls	r1, r3, #26
 8004aba:	bf42      	ittt	mi
 8004abc:	6833      	ldrmi	r3, [r6, #0]
 8004abe:	3302      	addmi	r3, #2
 8004ac0:	6033      	strmi	r3, [r6, #0]
 8004ac2:	6825      	ldr	r5, [r4, #0]
 8004ac4:	f015 0506 	ands.w	r5, r5, #6
 8004ac8:	d106      	bne.n	8004ad8 <_printf_common+0x48>
 8004aca:	f104 0a19 	add.w	sl, r4, #25
 8004ace:	68e3      	ldr	r3, [r4, #12]
 8004ad0:	6832      	ldr	r2, [r6, #0]
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	42ab      	cmp	r3, r5
 8004ad6:	dc28      	bgt.n	8004b2a <_printf_common+0x9a>
 8004ad8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004adc:	1e13      	subs	r3, r2, #0
 8004ade:	6822      	ldr	r2, [r4, #0]
 8004ae0:	bf18      	it	ne
 8004ae2:	2301      	movne	r3, #1
 8004ae4:	0692      	lsls	r2, r2, #26
 8004ae6:	d42d      	bmi.n	8004b44 <_printf_common+0xb4>
 8004ae8:	4649      	mov	r1, r9
 8004aea:	4638      	mov	r0, r7
 8004aec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004af0:	47c0      	blx	r8
 8004af2:	3001      	adds	r0, #1
 8004af4:	d020      	beq.n	8004b38 <_printf_common+0xa8>
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	68e5      	ldr	r5, [r4, #12]
 8004afa:	f003 0306 	and.w	r3, r3, #6
 8004afe:	2b04      	cmp	r3, #4
 8004b00:	bf18      	it	ne
 8004b02:	2500      	movne	r5, #0
 8004b04:	6832      	ldr	r2, [r6, #0]
 8004b06:	f04f 0600 	mov.w	r6, #0
 8004b0a:	68a3      	ldr	r3, [r4, #8]
 8004b0c:	bf08      	it	eq
 8004b0e:	1aad      	subeq	r5, r5, r2
 8004b10:	6922      	ldr	r2, [r4, #16]
 8004b12:	bf08      	it	eq
 8004b14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	bfc4      	itt	gt
 8004b1c:	1a9b      	subgt	r3, r3, r2
 8004b1e:	18ed      	addgt	r5, r5, r3
 8004b20:	341a      	adds	r4, #26
 8004b22:	42b5      	cmp	r5, r6
 8004b24:	d11a      	bne.n	8004b5c <_printf_common+0xcc>
 8004b26:	2000      	movs	r0, #0
 8004b28:	e008      	b.n	8004b3c <_printf_common+0xac>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4652      	mov	r2, sl
 8004b2e:	4649      	mov	r1, r9
 8004b30:	4638      	mov	r0, r7
 8004b32:	47c0      	blx	r8
 8004b34:	3001      	adds	r0, #1
 8004b36:	d103      	bne.n	8004b40 <_printf_common+0xb0>
 8004b38:	f04f 30ff 	mov.w	r0, #4294967295
 8004b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b40:	3501      	adds	r5, #1
 8004b42:	e7c4      	b.n	8004ace <_printf_common+0x3e>
 8004b44:	2030      	movs	r0, #48	; 0x30
 8004b46:	18e1      	adds	r1, r4, r3
 8004b48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b52:	4422      	add	r2, r4
 8004b54:	3302      	adds	r3, #2
 8004b56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b5a:	e7c5      	b.n	8004ae8 <_printf_common+0x58>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	4622      	mov	r2, r4
 8004b60:	4649      	mov	r1, r9
 8004b62:	4638      	mov	r0, r7
 8004b64:	47c0      	blx	r8
 8004b66:	3001      	adds	r0, #1
 8004b68:	d0e6      	beq.n	8004b38 <_printf_common+0xa8>
 8004b6a:	3601      	adds	r6, #1
 8004b6c:	e7d9      	b.n	8004b22 <_printf_common+0x92>
	...

08004b70 <_printf_i>:
 8004b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b74:	460c      	mov	r4, r1
 8004b76:	7e27      	ldrb	r7, [r4, #24]
 8004b78:	4691      	mov	r9, r2
 8004b7a:	2f78      	cmp	r7, #120	; 0x78
 8004b7c:	4680      	mov	r8, r0
 8004b7e:	469a      	mov	sl, r3
 8004b80:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004b82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b86:	d807      	bhi.n	8004b98 <_printf_i+0x28>
 8004b88:	2f62      	cmp	r7, #98	; 0x62
 8004b8a:	d80a      	bhi.n	8004ba2 <_printf_i+0x32>
 8004b8c:	2f00      	cmp	r7, #0
 8004b8e:	f000 80d9 	beq.w	8004d44 <_printf_i+0x1d4>
 8004b92:	2f58      	cmp	r7, #88	; 0x58
 8004b94:	f000 80a4 	beq.w	8004ce0 <_printf_i+0x170>
 8004b98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004b9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ba0:	e03a      	b.n	8004c18 <_printf_i+0xa8>
 8004ba2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ba6:	2b15      	cmp	r3, #21
 8004ba8:	d8f6      	bhi.n	8004b98 <_printf_i+0x28>
 8004baa:	a001      	add	r0, pc, #4	; (adr r0, 8004bb0 <_printf_i+0x40>)
 8004bac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004bb0:	08004c09 	.word	0x08004c09
 8004bb4:	08004c1d 	.word	0x08004c1d
 8004bb8:	08004b99 	.word	0x08004b99
 8004bbc:	08004b99 	.word	0x08004b99
 8004bc0:	08004b99 	.word	0x08004b99
 8004bc4:	08004b99 	.word	0x08004b99
 8004bc8:	08004c1d 	.word	0x08004c1d
 8004bcc:	08004b99 	.word	0x08004b99
 8004bd0:	08004b99 	.word	0x08004b99
 8004bd4:	08004b99 	.word	0x08004b99
 8004bd8:	08004b99 	.word	0x08004b99
 8004bdc:	08004d2b 	.word	0x08004d2b
 8004be0:	08004c4d 	.word	0x08004c4d
 8004be4:	08004d0d 	.word	0x08004d0d
 8004be8:	08004b99 	.word	0x08004b99
 8004bec:	08004b99 	.word	0x08004b99
 8004bf0:	08004d4d 	.word	0x08004d4d
 8004bf4:	08004b99 	.word	0x08004b99
 8004bf8:	08004c4d 	.word	0x08004c4d
 8004bfc:	08004b99 	.word	0x08004b99
 8004c00:	08004b99 	.word	0x08004b99
 8004c04:	08004d15 	.word	0x08004d15
 8004c08:	680b      	ldr	r3, [r1, #0]
 8004c0a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c0e:	1d1a      	adds	r2, r3, #4
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	600a      	str	r2, [r1, #0]
 8004c14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e0a4      	b.n	8004d66 <_printf_i+0x1f6>
 8004c1c:	6825      	ldr	r5, [r4, #0]
 8004c1e:	6808      	ldr	r0, [r1, #0]
 8004c20:	062e      	lsls	r6, r5, #24
 8004c22:	f100 0304 	add.w	r3, r0, #4
 8004c26:	d50a      	bpl.n	8004c3e <_printf_i+0xce>
 8004c28:	6805      	ldr	r5, [r0, #0]
 8004c2a:	600b      	str	r3, [r1, #0]
 8004c2c:	2d00      	cmp	r5, #0
 8004c2e:	da03      	bge.n	8004c38 <_printf_i+0xc8>
 8004c30:	232d      	movs	r3, #45	; 0x2d
 8004c32:	426d      	negs	r5, r5
 8004c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c38:	230a      	movs	r3, #10
 8004c3a:	485e      	ldr	r0, [pc, #376]	; (8004db4 <_printf_i+0x244>)
 8004c3c:	e019      	b.n	8004c72 <_printf_i+0x102>
 8004c3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004c42:	6805      	ldr	r5, [r0, #0]
 8004c44:	600b      	str	r3, [r1, #0]
 8004c46:	bf18      	it	ne
 8004c48:	b22d      	sxthne	r5, r5
 8004c4a:	e7ef      	b.n	8004c2c <_printf_i+0xbc>
 8004c4c:	680b      	ldr	r3, [r1, #0]
 8004c4e:	6825      	ldr	r5, [r4, #0]
 8004c50:	1d18      	adds	r0, r3, #4
 8004c52:	6008      	str	r0, [r1, #0]
 8004c54:	0628      	lsls	r0, r5, #24
 8004c56:	d501      	bpl.n	8004c5c <_printf_i+0xec>
 8004c58:	681d      	ldr	r5, [r3, #0]
 8004c5a:	e002      	b.n	8004c62 <_printf_i+0xf2>
 8004c5c:	0669      	lsls	r1, r5, #25
 8004c5e:	d5fb      	bpl.n	8004c58 <_printf_i+0xe8>
 8004c60:	881d      	ldrh	r5, [r3, #0]
 8004c62:	2f6f      	cmp	r7, #111	; 0x6f
 8004c64:	bf0c      	ite	eq
 8004c66:	2308      	moveq	r3, #8
 8004c68:	230a      	movne	r3, #10
 8004c6a:	4852      	ldr	r0, [pc, #328]	; (8004db4 <_printf_i+0x244>)
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c72:	6866      	ldr	r6, [r4, #4]
 8004c74:	2e00      	cmp	r6, #0
 8004c76:	bfa8      	it	ge
 8004c78:	6821      	ldrge	r1, [r4, #0]
 8004c7a:	60a6      	str	r6, [r4, #8]
 8004c7c:	bfa4      	itt	ge
 8004c7e:	f021 0104 	bicge.w	r1, r1, #4
 8004c82:	6021      	strge	r1, [r4, #0]
 8004c84:	b90d      	cbnz	r5, 8004c8a <_printf_i+0x11a>
 8004c86:	2e00      	cmp	r6, #0
 8004c88:	d04d      	beq.n	8004d26 <_printf_i+0x1b6>
 8004c8a:	4616      	mov	r6, r2
 8004c8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c90:	fb03 5711 	mls	r7, r3, r1, r5
 8004c94:	5dc7      	ldrb	r7, [r0, r7]
 8004c96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c9a:	462f      	mov	r7, r5
 8004c9c:	42bb      	cmp	r3, r7
 8004c9e:	460d      	mov	r5, r1
 8004ca0:	d9f4      	bls.n	8004c8c <_printf_i+0x11c>
 8004ca2:	2b08      	cmp	r3, #8
 8004ca4:	d10b      	bne.n	8004cbe <_printf_i+0x14e>
 8004ca6:	6823      	ldr	r3, [r4, #0]
 8004ca8:	07df      	lsls	r7, r3, #31
 8004caa:	d508      	bpl.n	8004cbe <_printf_i+0x14e>
 8004cac:	6923      	ldr	r3, [r4, #16]
 8004cae:	6861      	ldr	r1, [r4, #4]
 8004cb0:	4299      	cmp	r1, r3
 8004cb2:	bfde      	ittt	le
 8004cb4:	2330      	movle	r3, #48	; 0x30
 8004cb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004cbe:	1b92      	subs	r2, r2, r6
 8004cc0:	6122      	str	r2, [r4, #16]
 8004cc2:	464b      	mov	r3, r9
 8004cc4:	4621      	mov	r1, r4
 8004cc6:	4640      	mov	r0, r8
 8004cc8:	f8cd a000 	str.w	sl, [sp]
 8004ccc:	aa03      	add	r2, sp, #12
 8004cce:	f7ff fedf 	bl	8004a90 <_printf_common>
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	d14c      	bne.n	8004d70 <_printf_i+0x200>
 8004cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cda:	b004      	add	sp, #16
 8004cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ce0:	4834      	ldr	r0, [pc, #208]	; (8004db4 <_printf_i+0x244>)
 8004ce2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004ce6:	680e      	ldr	r6, [r1, #0]
 8004ce8:	6823      	ldr	r3, [r4, #0]
 8004cea:	f856 5b04 	ldr.w	r5, [r6], #4
 8004cee:	061f      	lsls	r7, r3, #24
 8004cf0:	600e      	str	r6, [r1, #0]
 8004cf2:	d514      	bpl.n	8004d1e <_printf_i+0x1ae>
 8004cf4:	07d9      	lsls	r1, r3, #31
 8004cf6:	bf44      	itt	mi
 8004cf8:	f043 0320 	orrmi.w	r3, r3, #32
 8004cfc:	6023      	strmi	r3, [r4, #0]
 8004cfe:	b91d      	cbnz	r5, 8004d08 <_printf_i+0x198>
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	f023 0320 	bic.w	r3, r3, #32
 8004d06:	6023      	str	r3, [r4, #0]
 8004d08:	2310      	movs	r3, #16
 8004d0a:	e7af      	b.n	8004c6c <_printf_i+0xfc>
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	f043 0320 	orr.w	r3, r3, #32
 8004d12:	6023      	str	r3, [r4, #0]
 8004d14:	2378      	movs	r3, #120	; 0x78
 8004d16:	4828      	ldr	r0, [pc, #160]	; (8004db8 <_printf_i+0x248>)
 8004d18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d1c:	e7e3      	b.n	8004ce6 <_printf_i+0x176>
 8004d1e:	065e      	lsls	r6, r3, #25
 8004d20:	bf48      	it	mi
 8004d22:	b2ad      	uxthmi	r5, r5
 8004d24:	e7e6      	b.n	8004cf4 <_printf_i+0x184>
 8004d26:	4616      	mov	r6, r2
 8004d28:	e7bb      	b.n	8004ca2 <_printf_i+0x132>
 8004d2a:	680b      	ldr	r3, [r1, #0]
 8004d2c:	6826      	ldr	r6, [r4, #0]
 8004d2e:	1d1d      	adds	r5, r3, #4
 8004d30:	6960      	ldr	r0, [r4, #20]
 8004d32:	600d      	str	r5, [r1, #0]
 8004d34:	0635      	lsls	r5, r6, #24
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	d501      	bpl.n	8004d3e <_printf_i+0x1ce>
 8004d3a:	6018      	str	r0, [r3, #0]
 8004d3c:	e002      	b.n	8004d44 <_printf_i+0x1d4>
 8004d3e:	0671      	lsls	r1, r6, #25
 8004d40:	d5fb      	bpl.n	8004d3a <_printf_i+0x1ca>
 8004d42:	8018      	strh	r0, [r3, #0]
 8004d44:	2300      	movs	r3, #0
 8004d46:	4616      	mov	r6, r2
 8004d48:	6123      	str	r3, [r4, #16]
 8004d4a:	e7ba      	b.n	8004cc2 <_printf_i+0x152>
 8004d4c:	680b      	ldr	r3, [r1, #0]
 8004d4e:	1d1a      	adds	r2, r3, #4
 8004d50:	600a      	str	r2, [r1, #0]
 8004d52:	681e      	ldr	r6, [r3, #0]
 8004d54:	2100      	movs	r1, #0
 8004d56:	4630      	mov	r0, r6
 8004d58:	6862      	ldr	r2, [r4, #4]
 8004d5a:	f000 f82f 	bl	8004dbc <memchr>
 8004d5e:	b108      	cbz	r0, 8004d64 <_printf_i+0x1f4>
 8004d60:	1b80      	subs	r0, r0, r6
 8004d62:	6060      	str	r0, [r4, #4]
 8004d64:	6863      	ldr	r3, [r4, #4]
 8004d66:	6123      	str	r3, [r4, #16]
 8004d68:	2300      	movs	r3, #0
 8004d6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d6e:	e7a8      	b.n	8004cc2 <_printf_i+0x152>
 8004d70:	4632      	mov	r2, r6
 8004d72:	4649      	mov	r1, r9
 8004d74:	4640      	mov	r0, r8
 8004d76:	6923      	ldr	r3, [r4, #16]
 8004d78:	47d0      	blx	sl
 8004d7a:	3001      	adds	r0, #1
 8004d7c:	d0ab      	beq.n	8004cd6 <_printf_i+0x166>
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	079b      	lsls	r3, r3, #30
 8004d82:	d413      	bmi.n	8004dac <_printf_i+0x23c>
 8004d84:	68e0      	ldr	r0, [r4, #12]
 8004d86:	9b03      	ldr	r3, [sp, #12]
 8004d88:	4298      	cmp	r0, r3
 8004d8a:	bfb8      	it	lt
 8004d8c:	4618      	movlt	r0, r3
 8004d8e:	e7a4      	b.n	8004cda <_printf_i+0x16a>
 8004d90:	2301      	movs	r3, #1
 8004d92:	4632      	mov	r2, r6
 8004d94:	4649      	mov	r1, r9
 8004d96:	4640      	mov	r0, r8
 8004d98:	47d0      	blx	sl
 8004d9a:	3001      	adds	r0, #1
 8004d9c:	d09b      	beq.n	8004cd6 <_printf_i+0x166>
 8004d9e:	3501      	adds	r5, #1
 8004da0:	68e3      	ldr	r3, [r4, #12]
 8004da2:	9903      	ldr	r1, [sp, #12]
 8004da4:	1a5b      	subs	r3, r3, r1
 8004da6:	42ab      	cmp	r3, r5
 8004da8:	dcf2      	bgt.n	8004d90 <_printf_i+0x220>
 8004daa:	e7eb      	b.n	8004d84 <_printf_i+0x214>
 8004dac:	2500      	movs	r5, #0
 8004dae:	f104 0619 	add.w	r6, r4, #25
 8004db2:	e7f5      	b.n	8004da0 <_printf_i+0x230>
 8004db4:	080051d7 	.word	0x080051d7
 8004db8:	080051e8 	.word	0x080051e8

08004dbc <memchr>:
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	b510      	push	{r4, lr}
 8004dc0:	b2c9      	uxtb	r1, r1
 8004dc2:	4402      	add	r2, r0
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	d101      	bne.n	8004dce <memchr+0x12>
 8004dca:	2000      	movs	r0, #0
 8004dcc:	e003      	b.n	8004dd6 <memchr+0x1a>
 8004dce:	7804      	ldrb	r4, [r0, #0]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	428c      	cmp	r4, r1
 8004dd4:	d1f6      	bne.n	8004dc4 <memchr+0x8>
 8004dd6:	bd10      	pop	{r4, pc}

08004dd8 <memmove>:
 8004dd8:	4288      	cmp	r0, r1
 8004dda:	b510      	push	{r4, lr}
 8004ddc:	eb01 0402 	add.w	r4, r1, r2
 8004de0:	d902      	bls.n	8004de8 <memmove+0x10>
 8004de2:	4284      	cmp	r4, r0
 8004de4:	4623      	mov	r3, r4
 8004de6:	d807      	bhi.n	8004df8 <memmove+0x20>
 8004de8:	1e43      	subs	r3, r0, #1
 8004dea:	42a1      	cmp	r1, r4
 8004dec:	d008      	beq.n	8004e00 <memmove+0x28>
 8004dee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004df2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004df6:	e7f8      	b.n	8004dea <memmove+0x12>
 8004df8:	4601      	mov	r1, r0
 8004dfa:	4402      	add	r2, r0
 8004dfc:	428a      	cmp	r2, r1
 8004dfe:	d100      	bne.n	8004e02 <memmove+0x2a>
 8004e00:	bd10      	pop	{r4, pc}
 8004e02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e0a:	e7f7      	b.n	8004dfc <memmove+0x24>

08004e0c <_free_r>:
 8004e0c:	b538      	push	{r3, r4, r5, lr}
 8004e0e:	4605      	mov	r5, r0
 8004e10:	2900      	cmp	r1, #0
 8004e12:	d043      	beq.n	8004e9c <_free_r+0x90>
 8004e14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e18:	1f0c      	subs	r4, r1, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	bfb8      	it	lt
 8004e1e:	18e4      	addlt	r4, r4, r3
 8004e20:	f000 f8d0 	bl	8004fc4 <__malloc_lock>
 8004e24:	4a1e      	ldr	r2, [pc, #120]	; (8004ea0 <_free_r+0x94>)
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	4610      	mov	r0, r2
 8004e2a:	b933      	cbnz	r3, 8004e3a <_free_r+0x2e>
 8004e2c:	6063      	str	r3, [r4, #4]
 8004e2e:	6014      	str	r4, [r2, #0]
 8004e30:	4628      	mov	r0, r5
 8004e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e36:	f000 b8cb 	b.w	8004fd0 <__malloc_unlock>
 8004e3a:	42a3      	cmp	r3, r4
 8004e3c:	d90a      	bls.n	8004e54 <_free_r+0x48>
 8004e3e:	6821      	ldr	r1, [r4, #0]
 8004e40:	1862      	adds	r2, r4, r1
 8004e42:	4293      	cmp	r3, r2
 8004e44:	bf01      	itttt	eq
 8004e46:	681a      	ldreq	r2, [r3, #0]
 8004e48:	685b      	ldreq	r3, [r3, #4]
 8004e4a:	1852      	addeq	r2, r2, r1
 8004e4c:	6022      	streq	r2, [r4, #0]
 8004e4e:	6063      	str	r3, [r4, #4]
 8004e50:	6004      	str	r4, [r0, #0]
 8004e52:	e7ed      	b.n	8004e30 <_free_r+0x24>
 8004e54:	461a      	mov	r2, r3
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	b10b      	cbz	r3, 8004e5e <_free_r+0x52>
 8004e5a:	42a3      	cmp	r3, r4
 8004e5c:	d9fa      	bls.n	8004e54 <_free_r+0x48>
 8004e5e:	6811      	ldr	r1, [r2, #0]
 8004e60:	1850      	adds	r0, r2, r1
 8004e62:	42a0      	cmp	r0, r4
 8004e64:	d10b      	bne.n	8004e7e <_free_r+0x72>
 8004e66:	6820      	ldr	r0, [r4, #0]
 8004e68:	4401      	add	r1, r0
 8004e6a:	1850      	adds	r0, r2, r1
 8004e6c:	4283      	cmp	r3, r0
 8004e6e:	6011      	str	r1, [r2, #0]
 8004e70:	d1de      	bne.n	8004e30 <_free_r+0x24>
 8004e72:	6818      	ldr	r0, [r3, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	4401      	add	r1, r0
 8004e78:	6011      	str	r1, [r2, #0]
 8004e7a:	6053      	str	r3, [r2, #4]
 8004e7c:	e7d8      	b.n	8004e30 <_free_r+0x24>
 8004e7e:	d902      	bls.n	8004e86 <_free_r+0x7a>
 8004e80:	230c      	movs	r3, #12
 8004e82:	602b      	str	r3, [r5, #0]
 8004e84:	e7d4      	b.n	8004e30 <_free_r+0x24>
 8004e86:	6820      	ldr	r0, [r4, #0]
 8004e88:	1821      	adds	r1, r4, r0
 8004e8a:	428b      	cmp	r3, r1
 8004e8c:	bf01      	itttt	eq
 8004e8e:	6819      	ldreq	r1, [r3, #0]
 8004e90:	685b      	ldreq	r3, [r3, #4]
 8004e92:	1809      	addeq	r1, r1, r0
 8004e94:	6021      	streq	r1, [r4, #0]
 8004e96:	6063      	str	r3, [r4, #4]
 8004e98:	6054      	str	r4, [r2, #4]
 8004e9a:	e7c9      	b.n	8004e30 <_free_r+0x24>
 8004e9c:	bd38      	pop	{r3, r4, r5, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20000108 	.word	0x20000108

08004ea4 <_malloc_r>:
 8004ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea6:	1ccd      	adds	r5, r1, #3
 8004ea8:	f025 0503 	bic.w	r5, r5, #3
 8004eac:	3508      	adds	r5, #8
 8004eae:	2d0c      	cmp	r5, #12
 8004eb0:	bf38      	it	cc
 8004eb2:	250c      	movcc	r5, #12
 8004eb4:	2d00      	cmp	r5, #0
 8004eb6:	4606      	mov	r6, r0
 8004eb8:	db01      	blt.n	8004ebe <_malloc_r+0x1a>
 8004eba:	42a9      	cmp	r1, r5
 8004ebc:	d903      	bls.n	8004ec6 <_malloc_r+0x22>
 8004ebe:	230c      	movs	r3, #12
 8004ec0:	6033      	str	r3, [r6, #0]
 8004ec2:	2000      	movs	r0, #0
 8004ec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ec6:	f000 f87d 	bl	8004fc4 <__malloc_lock>
 8004eca:	4921      	ldr	r1, [pc, #132]	; (8004f50 <_malloc_r+0xac>)
 8004ecc:	680a      	ldr	r2, [r1, #0]
 8004ece:	4614      	mov	r4, r2
 8004ed0:	b99c      	cbnz	r4, 8004efa <_malloc_r+0x56>
 8004ed2:	4f20      	ldr	r7, [pc, #128]	; (8004f54 <_malloc_r+0xb0>)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	b923      	cbnz	r3, 8004ee2 <_malloc_r+0x3e>
 8004ed8:	4621      	mov	r1, r4
 8004eda:	4630      	mov	r0, r6
 8004edc:	f000 f862 	bl	8004fa4 <_sbrk_r>
 8004ee0:	6038      	str	r0, [r7, #0]
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	f000 f85d 	bl	8004fa4 <_sbrk_r>
 8004eea:	1c43      	adds	r3, r0, #1
 8004eec:	d123      	bne.n	8004f36 <_malloc_r+0x92>
 8004eee:	230c      	movs	r3, #12
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	6033      	str	r3, [r6, #0]
 8004ef4:	f000 f86c 	bl	8004fd0 <__malloc_unlock>
 8004ef8:	e7e3      	b.n	8004ec2 <_malloc_r+0x1e>
 8004efa:	6823      	ldr	r3, [r4, #0]
 8004efc:	1b5b      	subs	r3, r3, r5
 8004efe:	d417      	bmi.n	8004f30 <_malloc_r+0x8c>
 8004f00:	2b0b      	cmp	r3, #11
 8004f02:	d903      	bls.n	8004f0c <_malloc_r+0x68>
 8004f04:	6023      	str	r3, [r4, #0]
 8004f06:	441c      	add	r4, r3
 8004f08:	6025      	str	r5, [r4, #0]
 8004f0a:	e004      	b.n	8004f16 <_malloc_r+0x72>
 8004f0c:	6863      	ldr	r3, [r4, #4]
 8004f0e:	42a2      	cmp	r2, r4
 8004f10:	bf0c      	ite	eq
 8004f12:	600b      	streq	r3, [r1, #0]
 8004f14:	6053      	strne	r3, [r2, #4]
 8004f16:	4630      	mov	r0, r6
 8004f18:	f000 f85a 	bl	8004fd0 <__malloc_unlock>
 8004f1c:	f104 000b 	add.w	r0, r4, #11
 8004f20:	1d23      	adds	r3, r4, #4
 8004f22:	f020 0007 	bic.w	r0, r0, #7
 8004f26:	1ac2      	subs	r2, r0, r3
 8004f28:	d0cc      	beq.n	8004ec4 <_malloc_r+0x20>
 8004f2a:	1a1b      	subs	r3, r3, r0
 8004f2c:	50a3      	str	r3, [r4, r2]
 8004f2e:	e7c9      	b.n	8004ec4 <_malloc_r+0x20>
 8004f30:	4622      	mov	r2, r4
 8004f32:	6864      	ldr	r4, [r4, #4]
 8004f34:	e7cc      	b.n	8004ed0 <_malloc_r+0x2c>
 8004f36:	1cc4      	adds	r4, r0, #3
 8004f38:	f024 0403 	bic.w	r4, r4, #3
 8004f3c:	42a0      	cmp	r0, r4
 8004f3e:	d0e3      	beq.n	8004f08 <_malloc_r+0x64>
 8004f40:	1a21      	subs	r1, r4, r0
 8004f42:	4630      	mov	r0, r6
 8004f44:	f000 f82e 	bl	8004fa4 <_sbrk_r>
 8004f48:	3001      	adds	r0, #1
 8004f4a:	d1dd      	bne.n	8004f08 <_malloc_r+0x64>
 8004f4c:	e7cf      	b.n	8004eee <_malloc_r+0x4a>
 8004f4e:	bf00      	nop
 8004f50:	20000108 	.word	0x20000108
 8004f54:	2000010c 	.word	0x2000010c

08004f58 <_realloc_r>:
 8004f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f5a:	4607      	mov	r7, r0
 8004f5c:	4614      	mov	r4, r2
 8004f5e:	460e      	mov	r6, r1
 8004f60:	b921      	cbnz	r1, 8004f6c <_realloc_r+0x14>
 8004f62:	4611      	mov	r1, r2
 8004f64:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004f68:	f7ff bf9c 	b.w	8004ea4 <_malloc_r>
 8004f6c:	b922      	cbnz	r2, 8004f78 <_realloc_r+0x20>
 8004f6e:	f7ff ff4d 	bl	8004e0c <_free_r>
 8004f72:	4625      	mov	r5, r4
 8004f74:	4628      	mov	r0, r5
 8004f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f78:	f000 f830 	bl	8004fdc <_malloc_usable_size_r>
 8004f7c:	42a0      	cmp	r0, r4
 8004f7e:	d20f      	bcs.n	8004fa0 <_realloc_r+0x48>
 8004f80:	4621      	mov	r1, r4
 8004f82:	4638      	mov	r0, r7
 8004f84:	f7ff ff8e 	bl	8004ea4 <_malloc_r>
 8004f88:	4605      	mov	r5, r0
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	d0f2      	beq.n	8004f74 <_realloc_r+0x1c>
 8004f8e:	4631      	mov	r1, r6
 8004f90:	4622      	mov	r2, r4
 8004f92:	f7ff fbe3 	bl	800475c <memcpy>
 8004f96:	4631      	mov	r1, r6
 8004f98:	4638      	mov	r0, r7
 8004f9a:	f7ff ff37 	bl	8004e0c <_free_r>
 8004f9e:	e7e9      	b.n	8004f74 <_realloc_r+0x1c>
 8004fa0:	4635      	mov	r5, r6
 8004fa2:	e7e7      	b.n	8004f74 <_realloc_r+0x1c>

08004fa4 <_sbrk_r>:
 8004fa4:	b538      	push	{r3, r4, r5, lr}
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	4d05      	ldr	r5, [pc, #20]	; (8004fc0 <_sbrk_r+0x1c>)
 8004faa:	4604      	mov	r4, r0
 8004fac:	4608      	mov	r0, r1
 8004fae:	602b      	str	r3, [r5, #0]
 8004fb0:	f7fc ff76 	bl	8001ea0 <_sbrk>
 8004fb4:	1c43      	adds	r3, r0, #1
 8004fb6:	d102      	bne.n	8004fbe <_sbrk_r+0x1a>
 8004fb8:	682b      	ldr	r3, [r5, #0]
 8004fba:	b103      	cbz	r3, 8004fbe <_sbrk_r+0x1a>
 8004fbc:	6023      	str	r3, [r4, #0]
 8004fbe:	bd38      	pop	{r3, r4, r5, pc}
 8004fc0:	200005c4 	.word	0x200005c4

08004fc4 <__malloc_lock>:
 8004fc4:	4801      	ldr	r0, [pc, #4]	; (8004fcc <__malloc_lock+0x8>)
 8004fc6:	f000 b811 	b.w	8004fec <__retarget_lock_acquire_recursive>
 8004fca:	bf00      	nop
 8004fcc:	200005cc 	.word	0x200005cc

08004fd0 <__malloc_unlock>:
 8004fd0:	4801      	ldr	r0, [pc, #4]	; (8004fd8 <__malloc_unlock+0x8>)
 8004fd2:	f000 b80c 	b.w	8004fee <__retarget_lock_release_recursive>
 8004fd6:	bf00      	nop
 8004fd8:	200005cc 	.word	0x200005cc

08004fdc <_malloc_usable_size_r>:
 8004fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fe0:	1f18      	subs	r0, r3, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	bfbc      	itt	lt
 8004fe6:	580b      	ldrlt	r3, [r1, r0]
 8004fe8:	18c0      	addlt	r0, r0, r3
 8004fea:	4770      	bx	lr

08004fec <__retarget_lock_acquire_recursive>:
 8004fec:	4770      	bx	lr

08004fee <__retarget_lock_release_recursive>:
 8004fee:	4770      	bx	lr

08004ff0 <_init>:
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff2:	bf00      	nop
 8004ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ff6:	bc08      	pop	{r3}
 8004ff8:	469e      	mov	lr, r3
 8004ffa:	4770      	bx	lr

08004ffc <_fini>:
 8004ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffe:	bf00      	nop
 8005000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005002:	bc08      	pop	{r3}
 8005004:	469e      	mov	lr, r3
 8005006:	4770      	bx	lr
