Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Dropbox\Graduate\6_Projects\Real_Time_FEM\FPGA\20210719_version2\nios2.qsys --synthesis=VERILOG --output-directory=D:\Dropbox\Graduate\6_Projects\Real_Time_FEM\FPGA\20210719_version2\nios2\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading 20210719_version2/nios2.qsys
Progress: Reading input file
Progress: Adding HW_reset [altera_avalon_pio 16.1]
Progress: Parameterizing module HW_reset
Progress: Adding Number32 [altera_avalon_pio 16.1]
Progress: Parameterizing module Number32
Progress: Adding O_pw_forward [altera_avalon_pio 16.1]
Progress: Parameterizing module O_pw_forward
Progress: Adding O_pw_reversed [altera_avalon_pio 16.1]
Progress: Parameterizing module O_pw_reversed
Progress: Adding O_temperature [altera_avalon_pio 16.1]
Progress: Parameterizing module O_temperature
Progress: Adding O_temperature2 [altera_avalon_pio 16.1]
Progress: Parameterizing module O_temperature2
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SP [altera_avalon_pio 16.1]
Progress: Parameterizing module SP
Progress: Adding SW [altera_avalon_pio 16.1]
Progress: Parameterizing module SW
Progress: Adding VGA_subsystem [VGA_subsystem 1.0]
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 16.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_PLL [altera_up_avalon_video_pll 16.1]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module VGA_pixel_FIFO
Progress: Adding VGA_pixel_rgb_resampler [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module VGA_pixel_rgb_resampler
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 16.1]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 16.1]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_dual_clock_FIFO [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module video_dual_clock_FIFO
Progress: Adding video_pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 16.1]
Progress: Parameterizing module video_pixel_DMA
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 16.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module VGA_subsystem
Progress: Adding bridge_FPGA_tempADC [altera_up_external_bus_to_avalon_bridge 16.1]
Progress: Parameterizing module bridge_FPGA_tempADC
Progress: Adding clock_bridge_0 [altera_clock_bridge 16.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding clock_bridge_100 [altera_clock_bridge 16.1]
Progress: Parameterizing module clock_bridge_100
Progress: Adding clock_bridge_65 [altera_clock_bridge 16.1]
Progress: Parameterizing module clock_bridge_65
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding command_from_hps [altera_avalon_pio 16.1]
Progress: Parameterizing module command_from_hps
Progress: Adding electrode_voltage [altera_avalon_pio 16.1]
Progress: Parameterizing module electrode_voltage
Progress: Adding fifo_FPGA_to_HPS [altera_avalon_fifo 16.1]
Progress: Parameterizing module fifo_FPGA_to_HPS
Progress: Adding fifo_HPS_to_FPGA [altera_avalon_fifo 16.1]
Progress: Parameterizing module fifo_HPS_to_FPGA
Progress: Adding finish_fdtd [altera_avalon_pio 16.1]
Progress: Parameterizing module finish_fdtd
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding iteration_number [altera_avalon_pio 16.1]
Progress: Parameterizing module iteration_number
Progress: Adding module_csr [altera_avalon_pio 16.1]
Progress: Parameterizing module module_csr
Progress: Adding onchip_ram1 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram1
Progress: Adding onchip_ram2 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram2
Progress: Adding pll_adc [altera_pll 16.1]
Progress: Parameterizing module pll_adc
Progress: Adding power_unlock [altera_avalon_pio 16.1]
Progress: Parameterizing module power_unlock
Progress: Adding rf_on_off [altera_avalon_pio 16.1]
Progress: Parameterizing module rf_on_off
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding temperature_adc [adc_ltc2308 1.1]
Progress: Parameterizing module temperature_adc
Progress: Adding thermocouples_sel [altera_avalon_pio 16.1]
Progress: Parameterizing module thermocouples_sel
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.Number32: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.O_pw_forward: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.O_pw_reversed: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.O_temperature: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.O_temperature2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios2.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: nios2.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.VGA_subsystem.VGA_pixel_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios2.VGA_subsystem.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: nios2.VGA_subsystem.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios2.finish_fdtd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: nios2.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: nios2.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: nios2.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: nios2.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: nios2.module_csr: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.pll_adc: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: nios2.pll_adc: Able to implement PLL with user settings
Info: nios2.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios2: Generating nios2 "nios2" for QUARTUS_SYNTH
Info: Interconnect is inserted between master bridge_FPGA_tempADC.avalon_master and slave temperature_adc.slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_FPGA_tempADC.avalon_master and slave temperature_adc.slave because the master has byteenable signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_FPGA_tempADC.avalon_master and slave temperature_adc.slave because the master has address signal 5 bit wide, but the slave is 1 bit wide.
Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_subsystem.pixel_dma_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: HW_reset: Starting RTL generation for module 'nios2_HW_reset'
Info: HW_reset:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_HW_reset --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0073_HW_reset_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0073_HW_reset_gen//nios2_HW_reset_component_configuration.pl  --do_build_sim=0  ]
Info: HW_reset: Done RTL generation for module 'nios2_HW_reset'
Info: HW_reset: "nios2" instantiated altera_avalon_pio "HW_reset"
Info: Number32: Starting RTL generation for module 'nios2_Number32'
Info: Number32:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_Number32 --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0074_Number32_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0074_Number32_gen//nios2_Number32_component_configuration.pl  --do_build_sim=0  ]
Info: Number32: Done RTL generation for module 'nios2_Number32'
Info: Number32: "nios2" instantiated altera_avalon_pio "Number32"
Info: O_pw_forward: Starting RTL generation for module 'nios2_O_pw_forward'
Info: O_pw_forward:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_O_pw_forward --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0075_O_pw_forward_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0075_O_pw_forward_gen//nios2_O_pw_forward_component_configuration.pl  --do_build_sim=0  ]
Info: O_pw_forward: Done RTL generation for module 'nios2_O_pw_forward'
Info: O_pw_forward: "nios2" instantiated altera_avalon_pio "O_pw_forward"
Info: Pixel_DMA_Addr_Translation: "nios2" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: SP: Starting RTL generation for module 'nios2_SP'
Info: SP:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_SP --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0077_SP_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0077_SP_gen//nios2_SP_component_configuration.pl  --do_build_sim=0  ]
Info: SP: Done RTL generation for module 'nios2_SP'
Info: SP: "nios2" instantiated altera_avalon_pio "SP"
Info: SW: Starting RTL generation for module 'nios2_SW'
Info: SW:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_SW --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0078_SW_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0078_SW_gen//nios2_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 'nios2_SW'
Info: SW: "nios2" instantiated altera_avalon_pio "SW"
Info: VGA_subsystem: "nios2" instantiated VGA_subsystem "VGA_subsystem"
Info: bridge_FPGA_tempADC: Starting Generation of External Bus to Avalon Bridge
Info: bridge_FPGA_tempADC: "nios2" instantiated altera_up_external_bus_to_avalon_bridge "bridge_FPGA_tempADC"
Info: clocks: "nios2" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: command_from_hps: Starting RTL generation for module 'nios2_command_from_hps'
Info: command_from_hps:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_command_from_hps --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0080_command_from_hps_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0080_command_from_hps_gen//nios2_command_from_hps_component_configuration.pl  --do_build_sim=0  ]
Info: command_from_hps: Done RTL generation for module 'nios2_command_from_hps'
Info: command_from_hps: "nios2" instantiated altera_avalon_pio "command_from_hps"
Info: fifo_FPGA_to_HPS: Starting RTL generation for module 'nios2_fifo_FPGA_to_HPS'
Info: fifo_FPGA_to_HPS:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=nios2_fifo_FPGA_to_HPS --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0081_fifo_FPGA_to_HPS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0081_fifo_FPGA_to_HPS_gen//nios2_fifo_FPGA_to_HPS_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_FPGA_to_HPS: Done RTL generation for module 'nios2_fifo_FPGA_to_HPS'
Info: fifo_FPGA_to_HPS: "nios2" instantiated altera_avalon_fifo "fifo_FPGA_to_HPS"
Info: finish_fdtd: Starting RTL generation for module 'nios2_finish_fdtd'
Info: finish_fdtd:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_finish_fdtd --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0082_finish_fdtd_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0082_finish_fdtd_gen//nios2_finish_fdtd_component_configuration.pl  --do_build_sim=0  ]
Info: finish_fdtd: Done RTL generation for module 'nios2_finish_fdtd'
Info: finish_fdtd: "nios2" instantiated altera_avalon_pio "finish_fdtd"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "nios2" instantiated altera_hps "hps_0"
Info: iteration_number: Starting RTL generation for module 'nios2_iteration_number'
Info: iteration_number:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_iteration_number --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0083_iteration_number_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0083_iteration_number_gen//nios2_iteration_number_component_configuration.pl  --do_build_sim=0  ]
Info: iteration_number: Done RTL generation for module 'nios2_iteration_number'
Info: iteration_number: "nios2" instantiated altera_avalon_pio "iteration_number"
Info: onchip_ram1: Starting RTL generation for module 'nios2_onchip_ram1'
Info: onchip_ram1:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_onchip_ram1 --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0084_onchip_ram1_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0084_onchip_ram1_gen//nios2_onchip_ram1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram1: Done RTL generation for module 'nios2_onchip_ram1'
Info: onchip_ram1: "nios2" instantiated altera_avalon_onchip_memory2 "onchip_ram1"
Info: onchip_ram2: Starting RTL generation for module 'nios2_onchip_ram2'
Info: onchip_ram2:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_onchip_ram2 --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0085_onchip_ram2_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0085_onchip_ram2_gen//nios2_onchip_ram2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram2: Done RTL generation for module 'nios2_onchip_ram2'
Info: onchip_ram2: "nios2" instantiated altera_avalon_onchip_memory2 "onchip_ram2"
Info: pll_adc: "nios2" instantiated altera_pll "pll_adc"
Info: rf_on_off: Starting RTL generation for module 'nios2_rf_on_off'
Info: rf_on_off:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_rf_on_off --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0087_rf_on_off_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0087_rf_on_off_gen//nios2_rf_on_off_component_configuration.pl  --do_build_sim=0  ]
Info: rf_on_off: Done RTL generation for module 'nios2_rf_on_off'
Info: rf_on_off: "nios2" instantiated altera_avalon_pio "rf_on_off"
Info: sdram: Starting RTL generation for module 'nios2_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sdram --dir=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0088_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/JINHWA~1/AppData/Local/Temp/alt8839_3992220537539853472.dir/0088_sdram_gen//nios2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios2_sdram'
Info: sdram: "nios2" instantiated altera_avalon_new_sdram_controller "sdram"
Info: temperature_adc: "nios2" instantiated adc_ltc2308 "temperature_adc"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "nios2" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "nios2" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "nios2" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2" instantiated altera_reset_controller "rst_controller"
Info: VGA_PLL: "VGA_subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_pixel_FIFO: "VGA_subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_pixel_FIFO"
Info: VGA_pixel_rgb_resampler: Starting Generation of Video RGB Resampler
Info: VGA_pixel_rgb_resampler: "VGA_subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_pixel_rgb_resampler"
Info: video_alpha_blender_0: Starting Generation of the Alpha Blender
Info: video_alpha_blender_0: "VGA_subsystem" instantiated altera_up_avalon_video_alpha_blender "video_alpha_blender_0"
Info: video_character_buffer_with_dma_0: Starting Generation of Character Buffer
Info: video_character_buffer_with_dma_0: "VGA_subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "video_character_buffer_with_dma_0"
Info: video_dual_clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_FIFO: "VGA_subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_FIFO"
Info: video_pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: video_pixel_DMA: "VGA_subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_DMA"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "VGA_subsystem" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: bridge_FPGA_tempADC_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "bridge_FPGA_tempADC_avalon_master_translator"
Info: temperature_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "temperature_adc_slave_translator"
Info: bridge_FPGA_tempADC_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "bridge_FPGA_tempADC_avalon_master_agent"
Info: temperature_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "temperature_adc_slave_agent"
Info: temperature_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "temperature_adc_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: temperature_adc_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "temperature_adc_slave_cmd_width_adapter"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_avalon_sc_fifo.v
Info: VGA_subsystem_char_buffer_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "VGA_subsystem_char_buffer_slave_burst_adapter"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210719_version2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: nios2: Done "nios2" with 85 modules, 155 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
