\begin{figure}[!ht]
    \centering
    %\vspace{0.7cm}
    \subfloat[]{
    \begin{tikzpicture}[scale=1]
        \ctikzset{tripoles/mos style/arrows}
        \ctikzset{tripoles/pmos style/emptycircle}
        \ctikzset{logic ports=ieee}
        \draw (0,0)
        node[ieeestd not port, anchor=out, scale=1](tsinv){}
        (tsinv.in) --++ (-0.5,0) node[signal, anchor=east, scale=1, draw](pinphi){} 
        (pinphi.west) node[anchor=east, scale=1]{In}
        %(tsinv.in) --++ (0,-1.3) --++ (-8.5,0) node[anchor=east, scale=1](inlong){In}
        %(inlong) --++ (-0.5,0) node[signal, anchor=east, scale=1, draw](pinphi){} 
        (tsinv.out) --++ (0.4,0) node[signal, anchor=west, scale=1, draw](pinpho){} 
        (pinpho.east) node[anchor=west, scale=1]{Out}
	(tsinv.up) --++ (0,0.4) node[anchor=west, scale=1]{ctrl} |-++ (-3.5,0.2) node[ieeestd not port, anchor=out, scale=1](not) {} 
	(tsinv.down) --++ (0,-0.4) node[anchor=west, scale=1]{$\overline{\mbox{ctrl}}$}
	(not.in) --++ (-1,0) node[ieeestd nor port, anchor=out, scale=1](nor){}
        (nor.in 2) -|++ (0, -0.6) node[ieeestd and port, anchor=out, scale=1](and){}
        (nor.in 1) -- (and.in 1|-nor.in 1) node[signal, anchor=east, scale=1, draw](pinro){} 
        (pinro.west) node[anchor=east, scale=1]{Row On}       
        (and.in 1) node[signal, anchor=east, scale=1, draw](pinrs){} 
        (pinrs.west) node[anchor=east, scale=1]{Row Sel.}
        (and.in 2) node[signal, anchor=east, scale=1, draw](pincs){} 
        (pincs.west) node[anchor=east, scale=1]{Col. Sel.};
	\draw[-] (not.in) node[circ]{} --++ (0,-1.8) -| (tsinv.down);
	\draw[dashed] (and.in 2) ++ (0.2,0) node[](csin){} --++ (0,2.5) -| (not.out) --++ (0,-2.9) -| (csin);
	\draw[dashed] (not.in) ++ (-0.3,0) node[](notin){} --++ (0,1) -| (tsinv.out) --++ (0,-1.7) -| (notin);
	\draw (csin) ++ (2.5,2.5) node[anchor=south west](andorlabel){\small И-ИЛИ}; 
	\draw (csin) ++ (7,2.1) node[anchor=south west](tsinvlabel){\small Тростатички инвертор}; 
	%\draw[dashed] (not.out) --++ (0,0.9);
	\draw[thick] (tsinv.down) node[draw, circle, anchor=north, fill=white, minimum size=0.17cm, inner sep=0] (invup) {};
        %\draw[decoration={brace, mirror},decorate] (not.out) ++ (0,0.9) --++ (-3.25,0) node[above=2pt] {\small И-ИЛИ} --++ (-3.23,0);
    \end{tikzpicture}
    %\vspace{0.2cm}
    \label{DCO_cell_logic_gate_level}
    }
    \vfil
    %\hfil
    \vspace{0.5cm}
    \subfloat[]{
    \begin{tikzpicture}[scale=1]
        \ctikzset{tripoles/mos style/arrows}
        \ctikzset{tripoles/pmos style/emptycircle}
        \ctikzset{logic ports=ieee}
        \draw (0,0)
        node[pmos, scale=1](pmos1){}
        (pmos1.D) to [short] ++(0,-0.5) node[nmos, scale=1, anchor=D](nmos1){}
        (pmos1.G) to (nmos1.G)
        ($(pmos1.G)!0.5!(nmos1.G)$) node[circ, scale=1]{} --++ (-1,0) node[signal, anchor=east, scale=1, draw](pinphi){} 
        (pinphi.west) node[anchor=east, scale=1]{In}
        ($(pmos1.D)!0.5!(nmos1.D)$) node[circ, scale=1]{} --++ (0.6,0) node[signal, anchor=west, scale=1, draw](pinpho){} 
        (pinpho.east) node[anchor=west, scale=1]{Out}
        (pmos1.S) node[pmos, scale=1, anchor=D](pmos2){}
        (pmos2.G) ++(-0.3,0) node[anchor=south, scale=1]{$\overline{\mbox{ctrl}}$}
        (nmos1.S) node[nmos, scale=1, anchor=D](nmos2){}
        (nmos2.G) --++ (-1,0) |-++ (-1,0) node[circ, scale=1](nctrl){}
        (nmos2.G) ++ (-0.3,0) node[anchor=south, scale=1]{ctrl}
        (nctrl) node[pmos, scale=1, anchor=D](pinv){}
        (nctrl) node[nmos, scale=1, anchor=D](ninv){}
        (pinv.G) to (ninv.G)
        ($(pinv.G)!0.5!(ninv.G)$) node[circ, scale=1]{} --++ (-1,0) --++ (0,2.5) node[circ, scale=1](pctrl){} |- (pmos2.G)
        (pctrl) --++ (-3,0) node[circ, scale=1](ctrl){}
        (ctrl) --++ (0,0.4) node[circ, scale=1](pside){}
        (ctrl) --++ (0,-0.4) node[circ, scale=1](nside){}
        (pside) ++ (2,0) node[pmos, scale=1, anchor=D](prs){}
        (pside) ++ (-2,0) node[pmos, scale=1, anchor=D](pcs){}
        (prs.G) node[signal, anchor=east, scale=1, draw](pinrs){} 
        (pinrs.west) node[anchor=east, scale=1]{Row Sel.}
        (pcs.G) node[signal, anchor=east, scale=1, draw](pincs){} 
        (pincs.west) node[anchor=east, scale=1]{Col. Sel.}
        (prs.D) to (pcs.D)
        (prs.S) to (pcs.S)
        ($(pcs.S)!0.5!(prs.S)$) node[circ, scale=1]{} node[pmos, scale=1, anchor=D](pro){}
        (pro.G) node[signal, anchor=east, scale=1, draw](pinro){} 
        (pinro.west) node[anchor=east, scale=1]{Row On}
        %
        (nside) ++ (-2,0) node[nmos, scale=1, anchor=D](ncs){}
        (nside) -|++ (2,-0.7) node[nmos, scale=1, anchor=D](nro){}
        (ncs.G) node[signal, anchor=east, scale=1, draw](pinncs){} 
        (pinncs.west) node[anchor=east, scale=1]{Col. Sel.}
        (nro.G) node[signal, anchor=east, scale=1, draw](pinnro){} 
        (pinnro.west) node[anchor=east, scale=1]{Row On}
        (ncs.D) to (nside)
        (ncs.S) node[nmos, scale=1, anchor=D](nrs){}
        (nrs.G) node[signal, anchor=east, scale=1, draw](pinnrs){} 
        (pinnrs.west) node[anchor=east, scale=1]{Row Sel.}
        (nrs.S) --++ (2,0) node[circ, scale=1](vss){} -| (nro.S)
        %
        (vss) --++ (0, -0.5) node[](vss1){} ++ (-0.3,0) --++ (0.6,0) 
	(vss1) node[anchor=north, scale=1]{$\text{V}_\text{SS}$}
        (ninv.S) ++ (-0.3,0) --++ (0.6,0)
	(ninv.S) node[anchor=north, scale=1]{$\text{V}_\text{SS}$}
        (nmos2.S) ++ (-0.3,0) --++ (0.6,0)
	(nmos2.S) node[anchor=north, scale=1]{$\text{V}_\text{SS}$}
        (pmos2.S) ++ (-0.3,0) --++ (0.6,0)
	(pmos2.S) node[anchor=south, scale=1]{$\text{V}_\text{DDL}$}
        (pro.S) ++ (-0.3,0) --++ (0.6,0)
	(pro.S) node[anchor=south, scale=1]{$\text{V}_\text{DDL}$}
        (pinv.S) ++ (-0.3,0) --++ (0.6,0)
	(pinv.S) node[anchor=south, scale=1]{$\text{V}_\text{DDL}$}
        ;
    \end{tikzpicture}
    \label{DCO_cell_transistor_level}
    }
    \caption{Ћелија \DCO-а на нивоу (a) логичких кола и (б) CMOS транзистора.}
    \label{DCO_cell}
\end{figure}
