/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [17:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_6z[3] & in_data[187]);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_4z[2] : in_data[124]);
  assign celloutsig_0_8z = !(in_data[0] ? celloutsig_0_2z[4] : celloutsig_0_7z);
  assign celloutsig_0_35z = ~(celloutsig_0_25z | celloutsig_0_34z);
  assign celloutsig_0_36z = ~(celloutsig_0_10z | celloutsig_0_4z);
  assign celloutsig_1_14z = ~(celloutsig_1_8z[2] | celloutsig_1_13z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z[1] | celloutsig_0_5z);
  assign celloutsig_0_25z = ~(celloutsig_0_21z[2] | celloutsig_0_16z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z ^ in_data[20]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 8'h00;
    else _00_ <= celloutsig_0_0z[21:14];
  assign celloutsig_0_0z = in_data[55:34] & in_data[67:46];
  assign celloutsig_1_3z = celloutsig_1_2z[8:4] & in_data[179:175];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z } & { celloutsig_1_6z[3], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_2z } & { _00_[7:1], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_11z[10:5] & celloutsig_0_18z[7:2];
  assign celloutsig_0_19z = _00_[5:3] == { celloutsig_0_0z[8:7], celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_0z[21:19] === celloutsig_0_2z[4:2];
  assign celloutsig_1_13z = celloutsig_1_6z[2:0] === celloutsig_1_4z[14:12];
  assign celloutsig_0_14z = celloutsig_0_0z[21:3] === celloutsig_0_0z[18:0];
  assign celloutsig_0_16z = in_data[36:20] === { celloutsig_0_0z[15:2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_4z = ! celloutsig_0_0z[17:11];
  assign celloutsig_0_17z = ! { celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_5z = celloutsig_0_2z[8:0] || celloutsig_0_2z[10:2];
  assign celloutsig_0_12z = { celloutsig_0_11z[4:3], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z } || _00_;
  assign celloutsig_1_4z = { in_data[187:173], celloutsig_1_0z } % { 1'h1, in_data[132:121], celloutsig_1_1z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_12z } % { 1'h1, celloutsig_1_4z[9:0], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_21z = celloutsig_0_18z[11:8] % { 1'h1, celloutsig_0_20z[1:0], celloutsig_0_12z };
  assign celloutsig_0_2z = { _00_[2:0], _00_ } % { 1'h1, celloutsig_0_0z[20:11] };
  assign celloutsig_1_9z = { in_data[190:186], celloutsig_1_8z } * { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_15z[13:11] * { celloutsig_1_9z[6:5], celloutsig_1_18z };
  assign celloutsig_0_6z = celloutsig_0_0z[7:3] * { celloutsig_0_2z[7:5], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_2z[3:1], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z } * { in_data[44:35], celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[140:137] != in_data[104:101];
  assign celloutsig_1_1z = in_data[182:171] != in_data[151:140];
  assign celloutsig_1_7z = { celloutsig_1_2z[7:3], celloutsig_1_0z, celloutsig_1_5z } != { in_data[165:164], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_4z[6:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z } != { celloutsig_1_3z[2], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_6z[2:0], celloutsig_0_10z, celloutsig_0_7z } != { _00_[4:1], celloutsig_0_4z };
  assign celloutsig_0_34z = { in_data[49:40], celloutsig_0_16z } !== { in_data[13:9], celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_1_18z = { celloutsig_1_4z[9:6], celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_17z } !== { celloutsig_1_2z[7:1], celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_10z = & { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_17z = & { celloutsig_1_15z[17:7], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[106:96] ~^ { in_data[113:106], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_3z[3:0] ~^ in_data[159:156];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
