#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 15 20:23:07 2022
# Process ID: 7364
# Current directory: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow
# Command line: vivado
# Log file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/vivado.log
# Journal file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.xpr
update_compile_order -fileset sources_1
launch_simulation
source upcounter_testbench.tcl
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v} -line 32
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v} -line 33
close_sim
