// Seed: 2315852664
module module_0 (
    id_1,
    id_2#(.id_3(1))
);
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1;
  logic id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd75
) (
    output supply0 id_0
);
  wire _id_2;
  ;
  wire [1 'h0 -  -1 'd0 : id_2] id_3, id_4;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
module module_3 #(
    parameter id_6 = 32'd2
) (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    output wire id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri1 _id_6,
    output uwire id_7,
    input tri id_8,
    input tri0 id_9,
    output wor id_10,
    input wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    input wor id_14[-1 : id_6]
);
  logic id_16;
  wire [-1 'b0 : 1] id_17;
  module_0 modCall_1 (
      id_16,
      id_17
  );
  assign modCall_1.id_3 = 0;
endmodule
