// Seed: 4179441143
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_4 = 1'b0;
  assign id_3 = 1'b0 - !-1;
  reg  id_5;
  wire id_6;
  wire id_7;
  id_8(
      -1'd0, -1'b0
  );
  if (!-1'b0) always id_5 <= id_5;
  wire id_9, id_10;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  supply0 id_6 = -1, id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  assign id_7 = -1 * -1;
  wire id_9;
endmodule
