// Seed: 4181895865
module module_0 ();
  reg id_1;
  always @(1'b0) begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  module_0 modCall_1 ();
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout logic [7:0] id_1;
  parameter id_9 = -1;
  initial begin : LABEL_0
    id_1[1] <= -1;
  end
  assign id_2[-1'b0] = -1;
endmodule
