// Seed: 3782302442
module module_0 ();
  wire id_2;
  id_3(
      1, 1
  );
  assign id_1[1] = 1;
  wire id_4;
  always $display(1);
  assign id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_6, id_7;
  assign id_6 = 1;
  wand id_8 = 1;
  reg  id_9;
  if (1) always id_9 <= id_9;
  else always_latch id_5 <= id_5;
  wire id_10;
  assign id_1 = id_9;
  module_0 modCall_1 ();
endmodule
