// Seed: 1243322673
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wor id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    output supply1 module_0,
    output tri1 id_10,
    output uwire id_11
);
  wire id_13;
  wire id_14;
  supply1 id_15 = id_2 == 1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output wire id_4
);
  assign id_4 = 1;
  module_0(
      id_4, id_4, id_2, id_3, id_3, id_3, id_1, id_0, id_3, id_4, id_4, id_1
  );
endmodule
