{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616395900464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616395900467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 09:51:40 2021 " "Processing started: Mon Mar 22 09:51:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616395900467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616395900467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616395900467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616395900613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616395900613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab13 " "Found entity 1: lab13" {  } { { "lab13.bdf" "" { Schematic "C:/_schematics/3_2/lab1/lab13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616395905308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab12 " "Found entity 1: lab12" {  } { { "lab12.bdf" "" { Schematic "C:/_schematics/3_2/lab1/lab12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616395905309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "C:/_schematics/3_2/lab1/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616395905309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab13 " "Elaborating entity \"lab13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616395905325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab12 lab12:inst39 " "Elaborating entity \"lab12\" for hierarchy \"lab12:inst39\"" {  } { { "lab13.bdf" "inst39" { Schematic "C:/_schematics/3_2/lab1/lab13.bdf" { { 304 768 864 400 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/_schematics/series_k155/k155tm2.bdf 1 1 " "Using design file /_schematics/series_k155/k155tm2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155TM2 " "Found entity 1: K155TM2" {  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616395905333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155TM2 lab12:inst39\|K155TM2:inst4 " "Elaborating entity \"K155TM2\" for hierarchy \"lab12:inst39\|K155TM2:inst4\"" {  } { { "lab12.bdf" "inst4" { Schematic "C:/_schematics/3_2/lab1/lab12.bdf" { { 712 1848 2008 1040 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/_schematics/series_k155/k155ln1.bdf 1 1 " "Using design file /_schematics/series_k155/k155ln1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LN1 " "Found entity 1: K155LN1" {  } { { "k155ln1.bdf" "" { Schematic "c:/_schematics/series_k155/k155ln1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616395905337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LN1 lab12:inst39\|K155LN1:inst10 " "Elaborating entity \"K155LN1\" for hierarchy \"lab12:inst39\|K155LN1:inst10\"" {  } { { "lab12.bdf" "inst10" { Schematic "C:/_schematics/3_2/lab1/lab12.bdf" { { 816 992 1104 1064 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/_schematics/series_k155/k155la4.bdf 1 1 " "Using design file /_schematics/series_k155/k155la4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LA4 " "Found entity 1: K155LA4" {  } { { "k155la4.bdf" "" { Schematic "c:/_schematics/series_k155/k155la4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616395905341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LA4 lab12:inst39\|K155LA4:inst15 " "Elaborating entity \"K155LA4\" for hierarchy \"lab12:inst39\|K155LA4:inst15\"" {  } { { "lab12.bdf" "inst15" { Schematic "C:/_schematics/3_2/lab1/lab12.bdf" { { 904 2384 2496 1200 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/_schematics/series_k155/k155kp7.bdf 1 1 " "Using design file /_schematics/series_k155/k155kp7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155KP7 " "Found entity 1: K155KP7" {  } { { "k155kp7.bdf" "" { Schematic "c:/_schematics/series_k155/k155kp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616395905346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155KP7 lab12:inst39\|K155KP7:inst5 " "Elaborating entity \"K155KP7\" for hierarchy \"lab12:inst39\|K155KP7:inst5\"" {  } { { "lab12.bdf" "inst5" { Schematic "C:/_schematics/3_2/lab1/lab12.bdf" { { 656 1448 1608 1072 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905346 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/_schematics/series_k155/k155li1.bdf 1 1 " "Using design file /_schematics/series_k155/k155li1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LI1 " "Found entity 1: K155LI1" {  } { { "k155li1.bdf" "" { Schematic "c:/_schematics/series_k155/k155li1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616395905350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LI1 K155LI1:inst38 " "Elaborating entity \"K155LI1\" for hierarchy \"K155LI1:inst38\"" {  } { { "lab13.bdf" "inst38" { Schematic "C:/_schematics/3_2/lab1/lab13.bdf" { { 632 832 944 912 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/_schematics/series_k155/k155la3.bdf 1 1 " "Using design file /_schematics/series_k155/k155la3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LA3 " "Found entity 1: K155LA3" {  } { { "k155la3.bdf" "" { Schematic "c:/_schematics/series_k155/k155la3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616395905355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LA3 K155LA3:inst36 " "Elaborating entity \"K155LA3\" for hierarchy \"K155LA3:inst36\"" {  } { { "lab13.bdf" "inst36" { Schematic "C:/_schematics/3_2/lab1/lab13.bdf" { { 528 584 696 808 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1 lab1:inst " "Elaborating entity \"lab1\" for hierarchy \"lab1:inst\"" {  } { { "lab13.bdf" "inst" { Schematic "C:/_schematics/3_2/lab1/lab13.bdf" { { 304 440 536 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/_schematics/series_k155/k155ll1.bdf 1 1 " "Using design file /_schematics/series_k155/k155ll1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LL1 " "Found entity 1: K155LL1" {  } { { "k155ll1.bdf" "" { Schematic "c:/_schematics/series_k155/k155ll1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616395905360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616395905360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LL1 K155LL1:inst37 " "Elaborating entity \"K155LL1\" for hierarchy \"K155LL1:inst37\"" {  } { { "lab13.bdf" "inst37" { Schematic "C:/_schematics/3_2/lab1/lab13.bdf" { { 816 592 704 1104 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616395905612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616395905847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616395905847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616395905861 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616395905861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616395905861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616395905861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616395905867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 09:51:45 2021 " "Processing ended: Mon Mar 22 09:51:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616395905867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616395905867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616395905867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616395905867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616395906790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616395906793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 09:51:46 2021 " "Processing started: Mon Mar 22 09:51:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616395906793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616395906793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616395906793 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616395906836 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1616395906836 ""}
{ "Info" "0" "" "Revision = lab1" {  } {  } 0 0 "Revision = lab1" 0 0 "Fitter" 0 0 1616395906836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616395906859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616395906859 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab1 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design lab1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1616395906927 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1616395906952 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1616395906952 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616395907020 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616395907023 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616395907067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616395907067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616395907067 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616395907067 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/_schematics/3_2/lab1/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616395907068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/_schematics/3_2/lab1/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616395907068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/_schematics/3_2/lab1/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616395907068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/_schematics/3_2/lab1/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616395907068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/_schematics/3_2/lab1/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616395907068 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616395907068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616395907069 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1616395907206 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1616395907303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616395907304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616395907304 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|combout " "Node \"inst39\|inst3\|inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst8~3\|dataa " "Node \"inst39\|inst3\|inst8~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst8~3\|combout " "Node \"inst39\|inst3\|inst8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|datab " "Node \"inst39\|inst3\|inst6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|combout " "Node \"inst39\|inst3\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|dataa " "Node \"inst39\|inst3\|inst6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|datab " "Node \"inst39\|inst3\|inst10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|datac " "Node \"inst39\|inst3\|inst10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907304 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 592 408 472 640 "inst10" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 632 248 312 680 "inst8" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 488 248 312 536 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616395907304 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2~0\|datad " "Node \"inst39\|inst3\|inst2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2~0\|combout " "Node \"inst39\|inst3\|inst2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst15\|inst~3\|datac " "Node \"inst39\|inst15\|inst~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst15\|inst~3\|combout " "Node \"inst39\|inst15\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3\|datad " "Node \"inst39\|inst4\|inst3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3\|combout " "Node \"inst39\|inst4\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|datab " "Node \"inst39\|inst4\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|combout " "Node \"inst39\|inst4\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|datac " "Node \"inst39\|inst4\|inst2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|combout " "Node \"inst39\|inst4\|inst2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst5\|datac " "Node \"inst39\|inst4\|inst5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst5\|combout " "Node \"inst39\|inst4\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~6\|datac " "Node \"inst39\|inst3\|inst3~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~6\|combout " "Node \"inst39\|inst3\|inst3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|dataa " "Node \"inst39\|inst4\|inst1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|datab " "Node \"inst39\|inst4\|inst3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|combout " "Node \"inst39\|inst4\|inst3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3\|datab " "Node \"inst39\|inst4\|inst3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|datac " "Node \"inst39\|inst4\|inst3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|datad " "Node \"inst39\|inst4\|inst2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst1~5\|datad " "Node \"inst39\|inst3\|inst1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst1~5\|combout " "Node \"inst39\|inst3\|inst1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2~0\|datac " "Node \"inst39\|inst3\|inst2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~7\|datac " "Node \"inst39\|inst3\|inst3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~7\|combout " "Node \"inst39\|inst3\|inst3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~6\|dataa " "Node \"inst39\|inst3\|inst3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 240 248 312 288 "inst2" "" } } } } { "k155la4.bdf" "" { Schematic "c:/_schematics/series_k155/k155la4.bdf" { { 112 168 232 160 "inst" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 272 408 472 320 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616395907305 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|combout " "Node \"inst\|inst3\|inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst8~2\|dataa " "Node \"inst\|inst3\|inst8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst8~2\|combout " "Node \"inst\|inst3\|inst8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|datac " "Node \"inst\|inst3\|inst6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|combout " "Node \"inst\|inst3\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|datab " "Node \"inst\|inst3\|inst6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|dataa " "Node \"inst\|inst3\|inst10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|datab " "Node \"inst\|inst3\|inst10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 592 408 472 640 "inst10" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 632 248 312 680 "inst8" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 488 248 312 536 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616395907305 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|combout " "Node \"inst\|inst3\|inst5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst3~5\|dataa " "Node \"inst\|inst3\|inst3~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst3~5\|combout " "Node \"inst\|inst3\|inst3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|datac " "Node \"inst\|inst3\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|combout " "Node \"inst\|inst3\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|datab " "Node \"inst\|inst3\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|dataa " "Node \"inst\|inst3\|inst5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|datab " "Node \"inst\|inst3\|inst5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907305 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 272 408 472 320 "inst5" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616395907305 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|combout " "Node \"inst\|inst4\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|datab " "Node \"inst\|inst4\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|dataa " "Node \"inst\|inst4\|inst3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|combout " "Node \"inst\|inst4\|inst3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3\|dataa " "Node \"inst\|inst4\|inst3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3\|combout " "Node \"inst\|inst4\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|datac " "Node \"inst\|inst4\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|datab " "Node \"inst\|inst4\|inst3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395907306 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616395907306 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616395907308 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1616395907308 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616395907308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616395907439 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616395907439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616395907439 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616395907439 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616395907439 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616395907439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616395907440 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616395907440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616395907440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616395907440 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616395907440 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 3 6 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 3 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1616395907441 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1616395907441 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1616395907441 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616395907441 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1616395907441 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1616395907441 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616395907447 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616395907449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616395907764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616395907787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616395907795 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616395908083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616395908083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616395908216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/_schematics/3_2/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616395908537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616395908537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616395908595 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616395908595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616395908597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616395908678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616395908682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616395908770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616395908770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616395908968 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616395909185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/_schematics/3_2/lab1/output_files/lab1.fit.smsg " "Generated suppressed messages file C:/_schematics/3_2/lab1/output_files/lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616395909319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6107 " "Peak virtual memory: 6107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616395909457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 09:51:49 2021 " "Processing ended: Mon Mar 22 09:51:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616395909457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616395909457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616395909457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616395909457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616395910322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616395910325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 09:51:50 2021 " "Processing started: Mon Mar 22 09:51:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616395910325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616395910325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616395910325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1616395910454 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616395910647 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616395910660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616395910744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 09:51:50 2021 " "Processing ended: Mon Mar 22 09:51:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616395910744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616395910744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616395910744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616395910744 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616395911343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616395911675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616395911678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 09:51:51 2021 " "Processing started: Mon Mar 22 09:51:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616395911678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616395911678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616395911678 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616395911723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616395911785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616395911785 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1616395911815 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1616395911815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1616395911902 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616395911907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395911907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name R R " "create_clock -period 1.000 -name R R" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616395911907 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616395911907 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|combout " "Node \"inst39\|inst3\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|datad " "Node \"inst39\|inst3\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|datad " "Node \"inst39\|inst3\|inst10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|combout " "Node \"inst39\|inst3\|inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst8~3\|datac " "Node \"inst39\|inst3\|inst8~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst8~3\|combout " "Node \"inst39\|inst3\|inst8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|datac " "Node \"inst39\|inst3\|inst10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|datac " "Node \"inst39\|inst3\|inst6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911907 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 488 248 312 536 "inst6" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 592 408 472 640 "inst10" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 632 248 312 680 "inst8" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616395911907 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2~0\|datad " "Node \"inst39\|inst3\|inst2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2~0\|combout " "Node \"inst39\|inst3\|inst2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~7\|datac " "Node \"inst39\|inst3\|inst3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~7\|combout " "Node \"inst39\|inst3\|inst3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~6\|datac " "Node \"inst39\|inst3\|inst3~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~6\|combout " "Node \"inst39\|inst3\|inst3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2~0\|datac " "Node \"inst39\|inst3\|inst2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst15\|inst~3\|datad " "Node \"inst39\|inst15\|inst~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst15\|inst~3\|combout " "Node \"inst39\|inst15\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3\|datac " "Node \"inst39\|inst4\|inst3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3\|combout " "Node \"inst39\|inst4\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|datab " "Node \"inst39\|inst4\|inst3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|combout " "Node \"inst39\|inst4\|inst3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3\|datad " "Node \"inst39\|inst4\|inst3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|datab " "Node \"inst39\|inst4\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|combout " "Node \"inst39\|inst4\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|datac " "Node \"inst39\|inst4\|inst2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|combout " "Node \"inst39\|inst4\|inst2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst5\|datab " "Node \"inst39\|inst4\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst5\|combout " "Node \"inst39\|inst4\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~6\|dataa " "Node \"inst39\|inst3\|inst3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|datac " "Node \"inst39\|inst4\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|datac " "Node \"inst39\|inst4\|inst3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|datad " "Node \"inst39\|inst4\|inst2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst1~5\|datac " "Node \"inst39\|inst3\|inst1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst1~5\|combout " "Node \"inst39\|inst3\|inst1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 240 248 312 288 "inst2" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } } { "k155la4.bdf" "" { Schematic "c:/_schematics/series_k155/k155la4.bdf" { { 112 168 232 160 "inst" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 272 408 472 320 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616395911908 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|combout " "Node \"inst\|inst3\|inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst8~2\|datad " "Node \"inst\|inst3\|inst8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst8~2\|combout " "Node \"inst\|inst3\|inst8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|datac " "Node \"inst\|inst3\|inst10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|datac " "Node \"inst\|inst3\|inst6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|combout " "Node \"inst\|inst3\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|datad " "Node \"inst\|inst3\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|datad " "Node \"inst\|inst3\|inst10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 592 408 472 640 "inst10" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 632 248 312 680 "inst8" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 488 248 312 536 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616395911908 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|combout " "Node \"inst\|inst3\|inst5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst3~5\|datac " "Node \"inst\|inst3\|inst3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst3~5\|combout " "Node \"inst\|inst3\|inst3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|datac " "Node \"inst\|inst3\|inst5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|datac " "Node \"inst\|inst3\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|combout " "Node \"inst\|inst3\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|datad " "Node \"inst\|inst3\|inst1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|datad " "Node \"inst\|inst3\|inst5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911908 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 272 408 472 320 "inst5" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616395911908 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|combout " "Node \"inst\|inst4\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|datad " "Node \"inst\|inst4\|inst3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|combout " "Node \"inst\|inst4\|inst3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3\|datad " "Node \"inst\|inst4\|inst3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3\|combout " "Node \"inst\|inst4\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|datac " "Node \"inst\|inst4\|inst3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|datac " "Node \"inst\|inst4\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|datad " "Node \"inst\|inst4\|inst1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616395911909 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616395911909 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1616395911910 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616395911911 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616395911911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616395911914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395911915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395911918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395911919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616395911920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616395911920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.063 " "Worst-case recovery slack is -7.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.063              -7.063 R  " "   -7.063              -7.063 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395911920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.444 " "Worst-case removal slack is -1.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444              -1.444 R  " "   -1.444              -1.444 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395911921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.737 R  " "   -3.000             -19.737 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395911922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395911922 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616395911931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616395911944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616395912156 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616395912172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395912172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395912175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395912176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616395912176 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616395912176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.357 " "Worst-case recovery slack is -6.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.357              -6.357 R  " "   -6.357              -6.357 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395912177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.261 " "Worst-case removal slack is -1.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261              -1.261 R  " "   -1.261              -1.261 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395912178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.479 R  " "   -3.000             -17.479 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395912179 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616395912187 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616395912236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395912237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616395912238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616395912239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616395912239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.817 " "Worst-case recovery slack is -3.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.817              -3.817 R  " "   -3.817              -3.817 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395912240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.752 " "Worst-case removal slack is -0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -0.752 R  " "   -0.752              -0.752 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395912241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.731 R  " "   -3.000              -9.731 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616395912242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616395912242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616395912481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616395912481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 69 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616395912500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 09:51:52 2021 " "Processing ended: Mon Mar 22 09:51:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616395912500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616395912500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616395912500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616395912500 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616395913095 ""}
