# Iverilog Practice 

## Simulation Results
## Commands To Run
 Compile and simulate
 
 iverilog -o sim testbench.v simple_alu.v

### Step 1: Icarus Verilog Simulation Output
<img width="2611" height="542" alt="image" src="https://github.com/user-attachments/assets/c4b7b976-0cc3-46d4-8c9e-ca14a1285b9b" />


