
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/Tracefiles/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream-based prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 2980394 heartbeat IPC: 3.35526 cumulative IPC: 3.35526 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362340 heartbeat IPC: 2.95688 cumulative IPC: 3.1435 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126920 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 23049143 heartbeat IPC: 0.599276 cumulative IPC: 0.335071 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 52936777 heartbeat IPC: 0.334587 cumulative IPC: 0.334748 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 81806742 heartbeat IPC: 0.346381 cumulative IPC: 0.339306 (Simulation time: 0 hr 1 min 58 sec) 
Finished CPU 0 instructions: 25000000 cycles: 73679840 cumulative IPC: 0.339306 (Simulation time: 0 hr 1 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.339306 instructions: 25000000 cycles: 73679840
cpu0_DTLB TOTAL     ACCESS:    6303948  HIT:    5866383  MISS:     437565
cpu0_DTLB LOAD      ACCESS:    5879404  HIT:    5599047  MISS:     280357
cpu0_DTLB RFO       ACCESS:     424544  HIT:     267336  MISS:     157208
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3254 cycles
cpu0_ITLB TOTAL     ACCESS:    2383692  HIT:    2383692  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383692  HIT:    2383692  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437565  HIT:     432135  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280357  HIT:     275669  MISS:       4688
cpu0_STLB RFO       ACCESS:     157208  HIT:     156466  MISS:        742
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.535 cycles
cpu0_L1D TOTAL     ACCESS:    6521945  HIT:    5279752  MISS:    1242193
cpu0_L1D LOAD      ACCESS:    5886678  HIT:    4760887  MISS:    1125791
cpu0_L1D RFO       ACCESS:     629863  HIT:     515412  MISS:     114451
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5404  HIT:       3453  MISS:       1951
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 105.209 cycles
cpu0_L2C TOTAL     ACCESS:    1770555  HIT:     764448  MISS:    1006107
cpu0_L2C LOAD      ACCESS:    1125783  HIT:     331310  MISS:     794473
cpu0_L2C RFO       ACCESS:     114445  HIT:      79107  MISS:      35338
cpu0_L2C PREFETCH  ACCESS:     180296  HIT:       5722  MISS:     174574
cpu0_L2C WRITEBACK ACCESS:     348080  HIT:     346844  MISS:       1236
cpu0_L2C TRANSLATION ACCESS:       1951  HIT:       1465  MISS:        486
cpu0_L2C PREFETCH  REQUESTED:     195695  ISSUED:     195681  USEFUL:     144137  USELESS:      39246
cpu0_L2C AVERAGE MISS LATENCY: 149.894 cycles
LLC TOTAL     ACCESS:    1239751  HIT:     631619  MISS:     608132
LLC LOAD      ACCESS:     785673  HIT:     381477  MISS:     404196
LLC RFO       ACCESS:      35338  HIT:       9788  MISS:      25550
LLC PREFETCH  ACCESS:     183853  HIT:       7362  MISS:     176491
LLC WRITEBACK ACCESS:     234401  HIT:     232731  MISS:       1670
LLC TRANSLATION ACCESS:        486  HIT:        261  MISS:        225
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 217.427 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      71815  ROW_BUFFER_MISS:     534475
 DBUS AVG_CONGESTED_CYCLE:    3.93324
 WQ ROW_BUFFER_HIT:      52145  ROW_BUFFER_MISS:     150912  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.3141
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

