verilog xil_defaultlib --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/ec67/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/70cf/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ip/sys_bd_design_processing_system7_0_0" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/58e2/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/979d/hdl/verilog" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/sys_bd_design/ip/sys_bd_design_processing_system7_0_0/sim/sys_bd_design_processing_system7_0_0.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_top_0_0/sim/sys_bd_design_top_0_0.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_key_debounce_0_0/sim/sys_bd_design_key_debounce_0_0.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_util_vector_logic_0_0/sim/sys_bd_design_util_vector_logic_0_0.v" \
"../../../bd/sys_bd_design/ipshared/6bb8/hdl/axi_ddr_rw_v1_0_M_AXI.v" \
"../../../bd/sys_bd_design/ipshared/6bb8/hdl/axi_ddr_rw_v1_0.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_axi_ddr_rw_0_0/sim/sys_bd_design_axi_ddr_rw_0_0.v" \
"../../../bd/sys_bd_design/sim/sys_bd_design.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_v_axi4s_vid_out_0_1/sim/sys_bd_design_v_axi4s_vid_out_0_1.v" \
"../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/ab26/src/mmcme2_drp.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_xbar_2/sim/sys_bd_design_xbar_2.v" \
"../../../bd/sys_bd_design/ipshared/31a1/src/asyn_rst_syn.v" \
"../../../bd/sys_bd_design/ipshared/31a1/src/dvi_encoder.v" \
"../../../bd/sys_bd_design/ipshared/31a1/src/serializer_10_to_1.v" \
"../../../bd/sys_bd_design/ipshared/31a1/src/dvi_transmitter_top.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_DVI_Transmitter_0_0/sim/sys_bd_design_DVI_Transmitter_0_0.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/sim/bd_267f.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_267f_one_0.v" \

sv xil_defaultlib --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/ec67/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/70cf/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ip/sys_bd_design_processing_system7_0_0" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/58e2/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/979d/hdl/verilog" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_267f_arsw_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_267f_rsw_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_267f_awsw_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_267f_wsw_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_267f_bsw_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_267f_s00mmu_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_267f_s00tr_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_267f_s00sic_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_267f_s00a2s_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_267f_sarn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_267f_srn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_267f_sawn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_267f_swn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_267f_sbn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_267f_s01mmu_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_267f_s01tr_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_267f_s01sic_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_267f_s01a2s_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_267f_sarn_1.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_267f_srn_1.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_267f_m00s2a_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_267f_m00arn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_267f_m00rn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_267f_m00awn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_267f_m00wn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_267f_m00bn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_267f_m00e_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_267f_m01s2a_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_267f_m01arn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_267f_m01rn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_267f_m01awn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_267f_m01wn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_267f_m01bn_0.sv" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_267f_m01e_0.sv" \

verilog xil_defaultlib --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/ec67/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/70cf/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ip/sys_bd_design_processing_system7_0_0" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/58e2/hdl" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/979d/hdl/verilog" --include "../../../../fpga_jjw1.srcs/sources_1/bd/sys_bd_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/sys_bd_design/ip/sys_bd_design_smartconnect_0_0/sim/sys_bd_design_smartconnect_0_0.v" \
"../../../bd/sys_bd_design/ip/sys_bd_design_auto_pc_0/sim/sys_bd_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
