$date
	Thu Aug 28 15:02:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comparator_gates_tb $end
$var wire 1 ! A_lt_B $end
$var wire 1 " A_gt_B $end
$var wire 1 # A_eq_B $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 1 # A_eq_B $end
$var wire 1 " A_gt_B $end
$var wire 1 ! A_lt_B $end
$var wire 4 ' B [3:0] $end
$var wire 4 ( eq [3:0] $end
$var wire 1 ) eq_3 $end
$var wire 1 * eq_2 $end
$var wire 1 + eq_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
1)
b1111 (
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10000
0"
b1111 %
b1111 '
b1111 $
b1111 &
#20000
1"
0#
0+
b1100 (
b1001 %
b1001 '
b1010 $
b1010 &
#30000
0"
1!
b1101 (
b110 %
b110 '
b100 $
b100 &
#40000
0!
1"
0)
0*
b0 (
b111 %
b111 '
b1000 $
b1000 &
#50000
1!
0"
1)
b1000 (
b100 %
b100 '
b11 $
b11 &
#60000
