module wideexpr_00281(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(((5'b10001)>>>(3'sb110))&(((ctrl[0]?5'b11010:(3'b101)&(~&((ctrl[6]?4'sb0001:2'sb11)))))<<<($signed(s5))));
  assign y1 = s0;
  assign y2 = {4'sb0100,(-({$signed(((-(u3))>>((u2)&(u1)))>=(2'sb11)),(2'sb11)<<((ctrl[1]?+((6'sb100110)>>(4'sb1110)):s6)),((-((ctrl[4]?4'sb0001:u7)))^~(5'sb10100))^~(($signed((ctrl[5]?s4:1'sb1)))|(((1'sb1)|(s3))|(s6)))}))^~(+($signed(s0))),1'sb1};
  assign y3 = (ctrl[6]?-(6'b011011):(ctrl[7]?(ctrl[0]?1'sb0:2'sb10):2'sb00));
  assign y4 = 3'sb110;
  assign y5 = $unsigned((+($signed({6'sb010010,u6,s2,4'sb0010})))^~((ctrl[3]?((s2)<<(s2))>>>((2'sb10)>(u5)):(s6)<<({3{2'sb00}}))));
  assign y6 = $unsigned((1'b1)<<((-({1{6'sb011100}}))<<(-((ctrl[0]?s5:s2)))));
  assign y7 = 4'sb0011;
endmodule
