
Project3-Bank.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ecc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800905c  0800905c  0001905c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009468  08009468  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009468  08009468  00019468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009470  08009470  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009470  08009470  00019470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009474  08009474  00019474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006de8  20000078  080094f0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006e60  080094f0  00026e60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b839  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d87  00000000  00000000  0003b924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001818  00000000  00000000  0003f6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012a8  00000000  00000000  00040ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029321  00000000  00000000  00042170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ca9e  00000000  00000000  0006b491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fdb01  00000000  00000000  00087f2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000069b0  00000000  00000000  00185a30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0018c3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009044 	.word	0x08009044

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08009044 	.word	0x08009044

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <run_manager>:
#include "clock.h"
#include "teller.h"
#include "stdio.h"
#include "string.h"

void run_manager(){
 800057c:	b5b0      	push	{r4, r5, r7, lr}
 800057e:	b0d4      	sub	sp, #336	; 0x150
 8000580:	af04      	add	r7, sp, #16
	if (clock_compare(Clock, fiveOclockSomewhere) == 1 && waiting_customers == 0){
 8000582:	4b91      	ldr	r3, [pc, #580]	; (80007c8 <run_manager+0x24c>)
 8000584:	4a91      	ldr	r2, [pc, #580]	; (80007cc <run_manager+0x250>)
 8000586:	466c      	mov	r4, sp
 8000588:	1d19      	adds	r1, r3, #4
 800058a:	c903      	ldmia	r1, {r0, r1}
 800058c:	e884 0003 	stmia.w	r4, {r0, r1}
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	ca07      	ldmia	r2, {r0, r1, r2}
 8000594:	f000 fc74 	bl	8000e80 <clock_compare>
 8000598:	4603      	mov	r3, r0
 800059a:	2b01      	cmp	r3, #1
 800059c:	f040 81e3 	bne.w	8000966 <run_manager+0x3ea>
 80005a0:	4b8b      	ldr	r3, [pc, #556]	; (80007d0 <run_manager+0x254>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	f040 81de 	bne.w	8000966 <run_manager+0x3ea>
		// Everyone stats
		int total_customers = 0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
		WallClock total_service_time = {.hour = 0, .minute = 0, .second = 0};
 80005b0:	2300      	movs	r3, #0
 80005b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80005b6:	2300      	movs	r3, #0
 80005b8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80005bc:	2300      	movs	r3, #0
 80005be:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
		WallClock avg_wait_time_customer = {.hour = 0, .minute = 0, .second = 0};
 80005c2:	2300      	movs	r3, #0
 80005c4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80005c8:	2300      	movs	r3, #0
 80005ca:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80005ce:	2300      	movs	r3, #0
 80005d0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
		WallClock avg_time_with_teller = {.hour = 0, .minute = 0, .second = 0};
 80005d4:	2300      	movs	r3, #0
 80005d6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80005da:	2300      	movs	r3, #0
 80005dc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80005e0:	2300      	movs	r3, #0
 80005e2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
		WallClock avg_wait_time_teller = {.hour = 0, .minute = 0, .second = 0};
 80005e6:	2300      	movs	r3, #0
 80005e8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80005ec:	2300      	movs	r3, #0
 80005ee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80005f2:	2300      	movs	r3, #0
 80005f4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		//WallClock max_queue_time = {.hour = 0, .minute = 0, .second = 0};
		// Individual Teller stats
		for (int i = 1; i < 4; i++){
 80005f8:	2301      	movs	r3, #1
 80005fa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80005fe:	e028      	b.n	8000652 <run_manager+0xd6>
			total_customers += tellers[i].customers_served;
 8000600:	4a74      	ldr	r2, [pc, #464]	; (80007d4 <run_manager+0x258>)
 8000602:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000606:	21bc      	movs	r1, #188	; 0xbc
 8000608:	fb01 f303 	mul.w	r3, r1, r3
 800060c:	4413      	add	r3, r2
 800060e:	3318      	adds	r3, #24
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8000616:	4413      	add	r3, r2
 8000618:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
			total_service_time = add_clocks(total_service_time, tellers[i].total_time_working);
 800061c:	f507 7594 	add.w	r5, r7, #296	; 0x128
 8000620:	4a6c      	ldr	r2, [pc, #432]	; (80007d4 <run_manager+0x258>)
 8000622:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000626:	21bc      	movs	r1, #188	; 0xbc
 8000628:	fb01 f303 	mul.w	r3, r1, r3
 800062c:	4413      	add	r3, r2
 800062e:	3318      	adds	r3, #24
 8000630:	466c      	mov	r4, sp
 8000632:	3304      	adds	r3, #4
 8000634:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000638:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800063c:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8000640:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000642:	4628      	mov	r0, r5
 8000644:	f000 fbdb 	bl	8000dfe <add_clocks>
		for (int i = 1; i < 4; i++){
 8000648:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800064c:	3301      	adds	r3, #1
 800064e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8000652:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000656:	2b03      	cmp	r3, #3
 8000658:	ddd2      	ble.n	8000600 <run_manager+0x84>
		}

		char buffer[256];
		sprintf(buffer, "\r\n-------------------- End of Day Report ---------------------\r\n");
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	495e      	ldr	r1, [pc, #376]	; (80007d8 <run_manager+0x25c>)
 800065e:	4618      	mov	r0, r3
 8000660:	f008 f84c 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	4618      	mov	r0, r3
 8000668:	f7ff fdb2 	bl	80001d0 <strlen>
 800066c:	4603      	mov	r3, r0
 800066e:	b29a      	uxth	r2, r3
 8000670:	1d39      	adds	r1, r7, #4
 8000672:	2364      	movs	r3, #100	; 0x64
 8000674:	4859      	ldr	r0, [pc, #356]	; (80007dc <run_manager+0x260>)
 8000676:	f004 f967 	bl	8004948 <HAL_UART_Transmit>
		sprintf(buffer, "Customers serviced: %d\r\n", total_customers);
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8000680:	4957      	ldr	r1, [pc, #348]	; (80007e0 <run_manager+0x264>)
 8000682:	4618      	mov	r0, r3
 8000684:	f008 f83a 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	4618      	mov	r0, r3
 800068c:	f7ff fda0 	bl	80001d0 <strlen>
 8000690:	4603      	mov	r3, r0
 8000692:	b29a      	uxth	r2, r3
 8000694:	1d39      	adds	r1, r7, #4
 8000696:	2364      	movs	r3, #100	; 0x64
 8000698:	4850      	ldr	r0, [pc, #320]	; (80007dc <run_manager+0x260>)
 800069a:	f004 f955 	bl	8004948 <HAL_UART_Transmit>
		sprintf(buffer, "Customers serviced by Teller 1: %d\r\n", tellers[1].customers_served);
 800069e:	4b4d      	ldr	r3, [pc, #308]	; (80007d4 <run_manager+0x258>)
 80006a0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	494f      	ldr	r1, [pc, #316]	; (80007e4 <run_manager+0x268>)
 80006a8:	4618      	mov	r0, r3
 80006aa:	f008 f827 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff fd8d 	bl	80001d0 <strlen>
 80006b6:	4603      	mov	r3, r0
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	1d39      	adds	r1, r7, #4
 80006bc:	2364      	movs	r3, #100	; 0x64
 80006be:	4847      	ldr	r0, [pc, #284]	; (80007dc <run_manager+0x260>)
 80006c0:	f004 f942 	bl	8004948 <HAL_UART_Transmit>
		sprintf(buffer, "Customers serviced by Teller 2: %d\r\n", tellers[2].customers_served);
 80006c4:	4b43      	ldr	r3, [pc, #268]	; (80007d4 <run_manager+0x258>)
 80006c6:	f8d3 2190 	ldr.w	r2, [r3, #400]	; 0x190
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	4946      	ldr	r1, [pc, #280]	; (80007e8 <run_manager+0x26c>)
 80006ce:	4618      	mov	r0, r3
 80006d0:	f008 f814 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff fd7a 	bl	80001d0 <strlen>
 80006dc:	4603      	mov	r3, r0
 80006de:	b29a      	uxth	r2, r3
 80006e0:	1d39      	adds	r1, r7, #4
 80006e2:	2364      	movs	r3, #100	; 0x64
 80006e4:	483d      	ldr	r0, [pc, #244]	; (80007dc <run_manager+0x260>)
 80006e6:	f004 f92f 	bl	8004948 <HAL_UART_Transmit>
		sprintf(buffer, "Customers serviced by Teller 3: %d\r\n", tellers[3].customers_served);
 80006ea:	4b3a      	ldr	r3, [pc, #232]	; (80007d4 <run_manager+0x258>)
 80006ec:	f8d3 224c 	ldr.w	r2, [r3, #588]	; 0x24c
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	493e      	ldr	r1, [pc, #248]	; (80007ec <run_manager+0x270>)
 80006f4:	4618      	mov	r0, r3
 80006f6:	f008 f801 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	4618      	mov	r0, r3
 80006fe:	f7ff fd67 	bl	80001d0 <strlen>
 8000702:	4603      	mov	r3, r0
 8000704:	b29a      	uxth	r2, r3
 8000706:	1d39      	adds	r1, r7, #4
 8000708:	2364      	movs	r3, #100	; 0x64
 800070a:	4834      	ldr	r0, [pc, #208]	; (80007dc <run_manager+0x260>)
 800070c:	f004 f91c 	bl	8004948 <HAL_UART_Transmit>

		sprintf(buffer, "Average customer wait time: %d:%d:%d\r\n", avg_wait_time_customer.hour, avg_wait_time_customer.minute, avg_wait_time_customer.second);
 8000710:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000714:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 8000718:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800071c:	1d38      	adds	r0, r7, #4
 800071e:	9300      	str	r3, [sp, #0]
 8000720:	460b      	mov	r3, r1
 8000722:	4933      	ldr	r1, [pc, #204]	; (80007f0 <run_manager+0x274>)
 8000724:	f007 ffea 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff fd50 	bl	80001d0 <strlen>
 8000730:	4603      	mov	r3, r0
 8000732:	b29a      	uxth	r2, r3
 8000734:	1d39      	adds	r1, r7, #4
 8000736:	2364      	movs	r3, #100	; 0x64
 8000738:	4828      	ldr	r0, [pc, #160]	; (80007dc <run_manager+0x260>)
 800073a:	f004 f905 	bl	8004948 <HAL_UART_Transmit>
		sprintf(buffer, "Average customer time with Tellers: %d:%d:%d\r\n", avg_time_with_teller.hour, avg_time_with_teller.minute, avg_time_with_teller.second);
 800073e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000742:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 8000746:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800074a:	1d38      	adds	r0, r7, #4
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	460b      	mov	r3, r1
 8000750:	4928      	ldr	r1, [pc, #160]	; (80007f4 <run_manager+0x278>)
 8000752:	f007 ffd3 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff fd39 	bl	80001d0 <strlen>
 800075e:	4603      	mov	r3, r0
 8000760:	b29a      	uxth	r2, r3
 8000762:	1d39      	adds	r1, r7, #4
 8000764:	2364      	movs	r3, #100	; 0x64
 8000766:	481d      	ldr	r0, [pc, #116]	; (80007dc <run_manager+0x260>)
 8000768:	f004 f8ee 	bl	8004948 <HAL_UART_Transmit>
		sprintf(buffer, "Average teller wait time: %d:%d:%d\r\n", avg_wait_time_teller.hour, avg_wait_time_teller.minute, avg_wait_time_teller.second);
 800076c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8000770:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8000774:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000778:	1d38      	adds	r0, r7, #4
 800077a:	9300      	str	r3, [sp, #0]
 800077c:	460b      	mov	r3, r1
 800077e:	491e      	ldr	r1, [pc, #120]	; (80007f8 <run_manager+0x27c>)
 8000780:	f007 ffbc 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff fd22 	bl	80001d0 <strlen>
 800078c:	4603      	mov	r3, r0
 800078e:	b29a      	uxth	r2, r3
 8000790:	1d39      	adds	r1, r7, #4
 8000792:	2364      	movs	r3, #100	; 0x64
 8000794:	4811      	ldr	r0, [pc, #68]	; (80007dc <run_manager+0x260>)
 8000796:	f004 f8d7 	bl	8004948 <HAL_UART_Transmit>
		sprintf(buffer, "Max customers in queue: %d\r\n", max_customer_waiting);
 800079a:	4b18      	ldr	r3, [pc, #96]	; (80007fc <run_manager+0x280>)
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	4917      	ldr	r1, [pc, #92]	; (8000800 <run_manager+0x284>)
 80007a2:	4618      	mov	r0, r3
 80007a4:	f007 ffaa 	bl	80086fc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff fd10 	bl	80001d0 <strlen>
 80007b0:	4603      	mov	r3, r0
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	1d39      	adds	r1, r7, #4
 80007b6:	2364      	movs	r3, #100	; 0x64
 80007b8:	4808      	ldr	r0, [pc, #32]	; (80007dc <run_manager+0x260>)
 80007ba:	f004 f8c5 	bl	8004948 <HAL_UART_Transmit>

		for (int i = 1; i < 4; i++){
 80007be:	2301      	movs	r3, #1
 80007c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80007c4:	e0ca      	b.n	800095c <run_manager+0x3e0>
 80007c6:	bf00      	nop
 80007c8:	2000000c 	.word	0x2000000c
 80007cc:	20000000 	.word	0x20000000
 80007d0:	200000ec 	.word	0x200000ec
 80007d4:	200003b8 	.word	0x200003b8
 80007d8:	0800905c 	.word	0x0800905c
 80007dc:	20000308 	.word	0x20000308
 80007e0:	080090a0 	.word	0x080090a0
 80007e4:	080090bc 	.word	0x080090bc
 80007e8:	080090e4 	.word	0x080090e4
 80007ec:	0800910c 	.word	0x0800910c
 80007f0:	08009134 	.word	0x08009134
 80007f4:	0800915c 	.word	0x0800915c
 80007f8:	0800918c 	.word	0x0800918c
 80007fc:	200000e8 	.word	0x200000e8
 8000800:	080091b4 	.word	0x080091b4
			sprintf(buffer, "Number of breaks for Teller %d: %d\r\n", i, tellers[i].num_breaks);
 8000804:	4a5a      	ldr	r2, [pc, #360]	; (8000970 <run_manager+0x3f4>)
 8000806:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800080a:	21bc      	movs	r1, #188	; 0xbc
 800080c:	fb01 f303 	mul.w	r3, r1, r3
 8000810:	4413      	add	r3, r2
 8000812:	3394      	adds	r3, #148	; 0x94
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	1d38      	adds	r0, r7, #4
 8000818:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800081c:	4955      	ldr	r1, [pc, #340]	; (8000974 <run_manager+0x3f8>)
 800081e:	f007 ff6d 	bl	80086fc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff fcd3 	bl	80001d0 <strlen>
 800082a:	4603      	mov	r3, r0
 800082c:	b29a      	uxth	r2, r3
 800082e:	1d39      	adds	r1, r7, #4
 8000830:	2364      	movs	r3, #100	; 0x64
 8000832:	4851      	ldr	r0, [pc, #324]	; (8000978 <run_manager+0x3fc>)
 8000834:	f004 f888 	bl	8004948 <HAL_UART_Transmit>
			sprintf(buffer, "Average break time for Teller %d: %d:%d:%d\r\n", i, tellers[i].current_break.hour, tellers[i].current_break.minute, tellers[i].current_break.second); //calculate avg
 8000838:	4a4d      	ldr	r2, [pc, #308]	; (8000970 <run_manager+0x3f4>)
 800083a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800083e:	21bc      	movs	r1, #188	; 0xbc
 8000840:	fb01 f303 	mul.w	r3, r1, r3
 8000844:	4413      	add	r3, r2
 8000846:	3388      	adds	r3, #136	; 0x88
 8000848:	6819      	ldr	r1, [r3, #0]
 800084a:	4a49      	ldr	r2, [pc, #292]	; (8000970 <run_manager+0x3f4>)
 800084c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000850:	20bc      	movs	r0, #188	; 0xbc
 8000852:	fb00 f303 	mul.w	r3, r0, r3
 8000856:	4413      	add	r3, r2
 8000858:	338c      	adds	r3, #140	; 0x8c
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4844      	ldr	r0, [pc, #272]	; (8000970 <run_manager+0x3f4>)
 800085e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8000862:	24bc      	movs	r4, #188	; 0xbc
 8000864:	fb04 f202 	mul.w	r2, r4, r2
 8000868:	4402      	add	r2, r0
 800086a:	3290      	adds	r2, #144	; 0x90
 800086c:	6812      	ldr	r2, [r2, #0]
 800086e:	1d38      	adds	r0, r7, #4
 8000870:	9201      	str	r2, [sp, #4]
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	460b      	mov	r3, r1
 8000876:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800087a:	4940      	ldr	r1, [pc, #256]	; (800097c <run_manager+0x400>)
 800087c:	f007 ff3e 	bl	80086fc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff fca4 	bl	80001d0 <strlen>
 8000888:	4603      	mov	r3, r0
 800088a:	b29a      	uxth	r2, r3
 800088c:	1d39      	adds	r1, r7, #4
 800088e:	2364      	movs	r3, #100	; 0x64
 8000890:	4839      	ldr	r0, [pc, #228]	; (8000978 <run_manager+0x3fc>)
 8000892:	f004 f859 	bl	8004948 <HAL_UART_Transmit>
			sprintf(buffer, "Max break time for Teller %d: %d:%d:%d\r\n", i, tellers[i].max_break.hour, tellers[i].max_break.minute, tellers[i].max_break.second);
 8000896:	4a36      	ldr	r2, [pc, #216]	; (8000970 <run_manager+0x3f4>)
 8000898:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800089c:	21bc      	movs	r1, #188	; 0xbc
 800089e:	fb01 f303 	mul.w	r3, r1, r3
 80008a2:	4413      	add	r3, r2
 80008a4:	3398      	adds	r3, #152	; 0x98
 80008a6:	6819      	ldr	r1, [r3, #0]
 80008a8:	4a31      	ldr	r2, [pc, #196]	; (8000970 <run_manager+0x3f4>)
 80008aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80008ae:	20bc      	movs	r0, #188	; 0xbc
 80008b0:	fb00 f303 	mul.w	r3, r0, r3
 80008b4:	4413      	add	r3, r2
 80008b6:	339c      	adds	r3, #156	; 0x9c
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	482d      	ldr	r0, [pc, #180]	; (8000970 <run_manager+0x3f4>)
 80008bc:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80008c0:	24bc      	movs	r4, #188	; 0xbc
 80008c2:	fb04 f202 	mul.w	r2, r4, r2
 80008c6:	4402      	add	r2, r0
 80008c8:	32a0      	adds	r2, #160	; 0xa0
 80008ca:	6812      	ldr	r2, [r2, #0]
 80008cc:	1d38      	adds	r0, r7, #4
 80008ce:	9201      	str	r2, [sp, #4]
 80008d0:	9300      	str	r3, [sp, #0]
 80008d2:	460b      	mov	r3, r1
 80008d4:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80008d8:	4929      	ldr	r1, [pc, #164]	; (8000980 <run_manager+0x404>)
 80008da:	f007 ff0f 	bl	80086fc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fc75 	bl	80001d0 <strlen>
 80008e6:	4603      	mov	r3, r0
 80008e8:	b29a      	uxth	r2, r3
 80008ea:	1d39      	adds	r1, r7, #4
 80008ec:	2364      	movs	r3, #100	; 0x64
 80008ee:	4822      	ldr	r0, [pc, #136]	; (8000978 <run_manager+0x3fc>)
 80008f0:	f004 f82a 	bl	8004948 <HAL_UART_Transmit>
			sprintf(buffer, "Min break time for Teller %d: %d:%d:%d\r\n", i, tellers[i].min_break.hour, tellers[i].min_break.minute, tellers[i].min_break.second);
 80008f4:	4a1e      	ldr	r2, [pc, #120]	; (8000970 <run_manager+0x3f4>)
 80008f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80008fa:	21bc      	movs	r1, #188	; 0xbc
 80008fc:	fb01 f303 	mul.w	r3, r1, r3
 8000900:	4413      	add	r3, r2
 8000902:	33a4      	adds	r3, #164	; 0xa4
 8000904:	6819      	ldr	r1, [r3, #0]
 8000906:	4a1a      	ldr	r2, [pc, #104]	; (8000970 <run_manager+0x3f4>)
 8000908:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800090c:	20bc      	movs	r0, #188	; 0xbc
 800090e:	fb00 f303 	mul.w	r3, r0, r3
 8000912:	4413      	add	r3, r2
 8000914:	33a8      	adds	r3, #168	; 0xa8
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4815      	ldr	r0, [pc, #84]	; (8000970 <run_manager+0x3f4>)
 800091a:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800091e:	24bc      	movs	r4, #188	; 0xbc
 8000920:	fb04 f202 	mul.w	r2, r4, r2
 8000924:	4402      	add	r2, r0
 8000926:	32ac      	adds	r2, #172	; 0xac
 8000928:	6812      	ldr	r2, [r2, #0]
 800092a:	1d38      	adds	r0, r7, #4
 800092c:	9201      	str	r2, [sp, #4]
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	460b      	mov	r3, r1
 8000932:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8000936:	4913      	ldr	r1, [pc, #76]	; (8000984 <run_manager+0x408>)
 8000938:	f007 fee0 	bl	80086fc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fc46 	bl	80001d0 <strlen>
 8000944:	4603      	mov	r3, r0
 8000946:	b29a      	uxth	r2, r3
 8000948:	1d39      	adds	r1, r7, #4
 800094a:	2364      	movs	r3, #100	; 0x64
 800094c:	480a      	ldr	r0, [pc, #40]	; (8000978 <run_manager+0x3fc>)
 800094e:	f003 fffb 	bl	8004948 <HAL_UART_Transmit>
		for (int i = 1; i < 4; i++){
 8000952:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000956:	3301      	adds	r3, #1
 8000958:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800095c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000960:	2b03      	cmp	r3, #3
 8000962:	f77f af4f 	ble.w	8000804 <run_manager+0x288>
		}
	}
}
 8000966:	bf00      	nop
 8000968:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 800096c:	46bd      	mov	sp, r7
 800096e:	bdb0      	pop	{r4, r5, r7, pc}
 8000970:	200003b8 	.word	0x200003b8
 8000974:	080091d4 	.word	0x080091d4
 8000978:	20000308 	.word	0x20000308
 800097c:	080091fc 	.word	0x080091fc
 8000980:	0800922c 	.word	0x0800922c
 8000984:	08009258 	.word	0x08009258

08000988 <init_breaker>:
#include "clock.h"
#include "teller.h"

Breaker breaker;

void init_breaker(void){
 8000988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800098a:	b0a1      	sub	sp, #132	; 0x84
 800098c:	af04      	add	r7, sp, #16
	uint32_t random1 = 0;
 800098e:	2300      	movs	r3, #0
 8000990:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint32_t random2 = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	66bb      	str	r3, [r7, #104]	; 0x68
	uint32_t random3 = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	667b      	str	r3, [r7, #100]	; 0x64

	//What time the variable for going on break will be assigned

	breaker.start_break[0] = 0;
 800099a:	4bae      	ldr	r3, [pc, #696]	; (8000c54 <init_breaker+0x2cc>)
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
	//Duration of the assigned break;
	HAL_RNG_GenerateRandomNumber(&hrng,&random1);
 80009a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009a4:	4619      	mov	r1, r3
 80009a6:	48ac      	ldr	r0, [pc, #688]	; (8000c58 <init_breaker+0x2d0>)
 80009a8:	f003 fa15 	bl	8003dd6 <HAL_RNG_GenerateRandomNumber>
	WallClock temp_clock1 = { .hour = 9, .minute = (30 + (random1 - 30) % 31), .second = (random1 % 60)};
 80009ac:	2309      	movs	r3, #9
 80009ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80009b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009b2:	f1a3 011e 	sub.w	r1, r3, #30
 80009b6:	4ba9      	ldr	r3, [pc, #676]	; (8000c5c <init_breaker+0x2d4>)
 80009b8:	fba3 2301 	umull	r2, r3, r3, r1
 80009bc:	1aca      	subs	r2, r1, r3
 80009be:	0852      	lsrs	r2, r2, #1
 80009c0:	4413      	add	r3, r2
 80009c2:	091a      	lsrs	r2, r3, #4
 80009c4:	4613      	mov	r3, r2
 80009c6:	015b      	lsls	r3, r3, #5
 80009c8:	1a9b      	subs	r3, r3, r2
 80009ca:	1aca      	subs	r2, r1, r3
 80009cc:	f102 031e 	add.w	r3, r2, #30
 80009d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80009d2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80009d4:	4ba2      	ldr	r3, [pc, #648]	; (8000c60 <init_breaker+0x2d8>)
 80009d6:	fba3 2301 	umull	r2, r3, r3, r1
 80009da:	095a      	lsrs	r2, r3, #5
 80009dc:	4613      	mov	r3, r2
 80009de:	011b      	lsls	r3, r3, #4
 80009e0:	1a9b      	subs	r3, r3, r2
 80009e2:	009b      	lsls	r3, r3, #2
 80009e4:	1aca      	subs	r2, r1, r3
 80009e6:	4613      	mov	r3, r2
 80009e8:	663b      	str	r3, [r7, #96]	; 0x60
	WallClock temp_clock11 = { .hour = 0, .minute = (random1 % 5), .second = (random1 % 60)};
 80009ea:	2300      	movs	r3, #0
 80009ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80009ee:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80009f0:	4b9c      	ldr	r3, [pc, #624]	; (8000c64 <init_breaker+0x2dc>)
 80009f2:	fba3 2301 	umull	r2, r3, r3, r1
 80009f6:	089a      	lsrs	r2, r3, #2
 80009f8:	4613      	mov	r3, r2
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	4413      	add	r3, r2
 80009fe:	1aca      	subs	r2, r1, r3
 8000a00:	4613      	mov	r3, r2
 8000a02:	653b      	str	r3, [r7, #80]	; 0x50
 8000a04:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8000a06:	4b96      	ldr	r3, [pc, #600]	; (8000c60 <init_breaker+0x2d8>)
 8000a08:	fba3 2301 	umull	r2, r3, r3, r1
 8000a0c:	095a      	lsrs	r2, r3, #5
 8000a0e:	4613      	mov	r3, r2
 8000a10:	011b      	lsls	r3, r3, #4
 8000a12:	1a9b      	subs	r3, r3, r2
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	1aca      	subs	r2, r1, r3
 8000a18:	4613      	mov	r3, r2
 8000a1a:	657b      	str	r3, [r7, #84]	; 0x54
	breaker.break_time[0] = add_clocks(breaker.break_time[0],temp_clock1);
 8000a1c:	4e8d      	ldr	r6, [pc, #564]	; (8000c54 <init_breaker+0x2cc>)
 8000a1e:	f107 0508 	add.w	r5, r7, #8
 8000a22:	4b8c      	ldr	r3, [pc, #560]	; (8000c54 <init_breaker+0x2cc>)
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	466c      	mov	r4, sp
 8000a28:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a2c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a30:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	330c      	adds	r3, #12
 8000a38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a3a:	4628      	mov	r0, r5
 8000a3c:	f000 f9df 	bl	8000dfe <add_clocks>
 8000a40:	f106 030c 	add.w	r3, r6, #12
 8000a44:	f107 0208 	add.w	r2, r7, #8
 8000a48:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	breaker.break_duration[0] = add_clocks(breaker.break_duration[0],temp_clock11);
 8000a4e:	4e81      	ldr	r6, [pc, #516]	; (8000c54 <init_breaker+0x2cc>)
 8000a50:	f107 0508 	add.w	r5, r7, #8
 8000a54:	4b7f      	ldr	r3, [pc, #508]	; (8000c54 <init_breaker+0x2cc>)
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	466c      	mov	r4, sp
 8000a5a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000a5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3330      	adds	r3, #48	; 0x30
 8000a6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a6c:	4628      	mov	r0, r5
 8000a6e:	f000 f9c6 	bl	8000dfe <add_clocks>
 8000a72:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8000a76:	f107 0208 	add.w	r2, r7, #8
 8000a7a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//What time the variable for going on break will be assigned
	breaker.start_break[1] = 0;
 8000a80:	4b74      	ldr	r3, [pc, #464]	; (8000c54 <init_breaker+0x2cc>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	605a      	str	r2, [r3, #4]
	//Duration of the assigned break;
	HAL_RNG_GenerateRandomNumber(&hrng,&random2);
 8000a86:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4872      	ldr	r0, [pc, #456]	; (8000c58 <init_breaker+0x2d0>)
 8000a8e:	f003 f9a2 	bl	8003dd6 <HAL_RNG_GenerateRandomNumber>
	WallClock temp_clock2 = { .hour = 9, .minute = (30 + (random2 - 30) % 31), .second = (random2 % 60)};
 8000a92:	2309      	movs	r3, #9
 8000a94:	643b      	str	r3, [r7, #64]	; 0x40
 8000a96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a98:	f1a3 011e 	sub.w	r1, r3, #30
 8000a9c:	4b6f      	ldr	r3, [pc, #444]	; (8000c5c <init_breaker+0x2d4>)
 8000a9e:	fba3 2301 	umull	r2, r3, r3, r1
 8000aa2:	1aca      	subs	r2, r1, r3
 8000aa4:	0852      	lsrs	r2, r2, #1
 8000aa6:	4413      	add	r3, r2
 8000aa8:	091a      	lsrs	r2, r3, #4
 8000aaa:	4613      	mov	r3, r2
 8000aac:	015b      	lsls	r3, r3, #5
 8000aae:	1a9b      	subs	r3, r3, r2
 8000ab0:	1aca      	subs	r2, r1, r3
 8000ab2:	f102 031e 	add.w	r3, r2, #30
 8000ab6:	647b      	str	r3, [r7, #68]	; 0x44
 8000ab8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000aba:	4b69      	ldr	r3, [pc, #420]	; (8000c60 <init_breaker+0x2d8>)
 8000abc:	fba3 2301 	umull	r2, r3, r3, r1
 8000ac0:	095a      	lsrs	r2, r3, #5
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	011b      	lsls	r3, r3, #4
 8000ac6:	1a9b      	subs	r3, r3, r2
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	1aca      	subs	r2, r1, r3
 8000acc:	4613      	mov	r3, r2
 8000ace:	64bb      	str	r3, [r7, #72]	; 0x48
	WallClock temp_clock22 = { .hour = 0, .minute = (random2 % 5), .second = (random2 % 60)};
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	637b      	str	r3, [r7, #52]	; 0x34
 8000ad4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000ad6:	4b63      	ldr	r3, [pc, #396]	; (8000c64 <init_breaker+0x2dc>)
 8000ad8:	fba3 2301 	umull	r2, r3, r3, r1
 8000adc:	089a      	lsrs	r2, r3, #2
 8000ade:	4613      	mov	r3, r2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	4413      	add	r3, r2
 8000ae4:	1aca      	subs	r2, r1, r3
 8000ae6:	4613      	mov	r3, r2
 8000ae8:	63bb      	str	r3, [r7, #56]	; 0x38
 8000aea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000aec:	4b5c      	ldr	r3, [pc, #368]	; (8000c60 <init_breaker+0x2d8>)
 8000aee:	fba3 2301 	umull	r2, r3, r3, r1
 8000af2:	095a      	lsrs	r2, r3, #5
 8000af4:	4613      	mov	r3, r2
 8000af6:	011b      	lsls	r3, r3, #4
 8000af8:	1a9b      	subs	r3, r3, r2
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	1aca      	subs	r2, r1, r3
 8000afe:	4613      	mov	r3, r2
 8000b00:	63fb      	str	r3, [r7, #60]	; 0x3c
	breaker.break_time[1] = add_clocks(breaker.break_time[1],temp_clock2);
 8000b02:	4e54      	ldr	r6, [pc, #336]	; (8000c54 <init_breaker+0x2cc>)
 8000b04:	f107 0508 	add.w	r5, r7, #8
 8000b08:	4b52      	ldr	r3, [pc, #328]	; (8000c54 <init_breaker+0x2cc>)
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	466c      	mov	r4, sp
 8000b0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b12:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000b16:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	3318      	adds	r3, #24
 8000b1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b20:	4628      	mov	r0, r5
 8000b22:	f000 f96c 	bl	8000dfe <add_clocks>
 8000b26:	f106 0318 	add.w	r3, r6, #24
 8000b2a:	f107 0208 	add.w	r2, r7, #8
 8000b2e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b30:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	breaker.break_duration[1] = add_clocks(breaker.break_duration[1],temp_clock22);
 8000b34:	4e47      	ldr	r6, [pc, #284]	; (8000c54 <init_breaker+0x2cc>)
 8000b36:	f107 0508 	add.w	r5, r7, #8
 8000b3a:	4b46      	ldr	r3, [pc, #280]	; (8000c54 <init_breaker+0x2cc>)
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	466c      	mov	r4, sp
 8000b40:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000b44:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000b48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	333c      	adds	r3, #60	; 0x3c
 8000b50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b52:	4628      	mov	r0, r5
 8000b54:	f000 f953 	bl	8000dfe <add_clocks>
 8000b58:	f106 033c 	add.w	r3, r6, #60	; 0x3c
 8000b5c:	f107 0208 	add.w	r2, r7, #8
 8000b60:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b62:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//What time the variable for going on break will be assigned
	breaker.start_break[2] = 0;
 8000b66:	4b3b      	ldr	r3, [pc, #236]	; (8000c54 <init_breaker+0x2cc>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
	//Duration of the assigned break;
	HAL_RNG_GenerateRandomNumber(&hrng,&random3);
 8000b6c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b70:	4619      	mov	r1, r3
 8000b72:	4839      	ldr	r0, [pc, #228]	; (8000c58 <init_breaker+0x2d0>)
 8000b74:	f003 f92f 	bl	8003dd6 <HAL_RNG_GenerateRandomNumber>
	WallClock temp_clock3 = { .hour = 9, .minute = (30 + (random3 - 30) % 31), .second = (random3 % 60)};
 8000b78:	2309      	movs	r3, #9
 8000b7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b7e:	f1a3 011e 	sub.w	r1, r3, #30
 8000b82:	4b36      	ldr	r3, [pc, #216]	; (8000c5c <init_breaker+0x2d4>)
 8000b84:	fba3 2301 	umull	r2, r3, r3, r1
 8000b88:	1aca      	subs	r2, r1, r3
 8000b8a:	0852      	lsrs	r2, r2, #1
 8000b8c:	4413      	add	r3, r2
 8000b8e:	091a      	lsrs	r2, r3, #4
 8000b90:	4613      	mov	r3, r2
 8000b92:	015b      	lsls	r3, r3, #5
 8000b94:	1a9b      	subs	r3, r3, r2
 8000b96:	1aca      	subs	r2, r1, r3
 8000b98:	f102 031e 	add.w	r3, r2, #30
 8000b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b9e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8000ba0:	4b2f      	ldr	r3, [pc, #188]	; (8000c60 <init_breaker+0x2d8>)
 8000ba2:	fba3 2301 	umull	r2, r3, r3, r1
 8000ba6:	095a      	lsrs	r2, r3, #5
 8000ba8:	4613      	mov	r3, r2
 8000baa:	011b      	lsls	r3, r3, #4
 8000bac:	1a9b      	subs	r3, r3, r2
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	1aca      	subs	r2, r1, r3
 8000bb2:	4613      	mov	r3, r2
 8000bb4:	633b      	str	r3, [r7, #48]	; 0x30
	WallClock temp_clock33 = { .hour = 0, .minute = (random3 % 5), .second = (random3 % 60)};
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61fb      	str	r3, [r7, #28]
 8000bba:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8000bbc:	4b29      	ldr	r3, [pc, #164]	; (8000c64 <init_breaker+0x2dc>)
 8000bbe:	fba3 2301 	umull	r2, r3, r3, r1
 8000bc2:	089a      	lsrs	r2, r3, #2
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	4413      	add	r3, r2
 8000bca:	1aca      	subs	r2, r1, r3
 8000bcc:	4613      	mov	r3, r2
 8000bce:	623b      	str	r3, [r7, #32]
 8000bd0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8000bd2:	4b23      	ldr	r3, [pc, #140]	; (8000c60 <init_breaker+0x2d8>)
 8000bd4:	fba3 2301 	umull	r2, r3, r3, r1
 8000bd8:	095a      	lsrs	r2, r3, #5
 8000bda:	4613      	mov	r3, r2
 8000bdc:	011b      	lsls	r3, r3, #4
 8000bde:	1a9b      	subs	r3, r3, r2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	1aca      	subs	r2, r1, r3
 8000be4:	4613      	mov	r3, r2
 8000be6:	627b      	str	r3, [r7, #36]	; 0x24
	breaker.break_time[2] = add_clocks(breaker.break_time[2],temp_clock3);
 8000be8:	4e1a      	ldr	r6, [pc, #104]	; (8000c54 <init_breaker+0x2cc>)
 8000bea:	f107 0508 	add.w	r5, r7, #8
 8000bee:	4b19      	ldr	r3, [pc, #100]	; (8000c54 <init_breaker+0x2cc>)
 8000bf0:	607b      	str	r3, [r7, #4]
 8000bf2:	466c      	mov	r4, sp
 8000bf4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bf8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000bfc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3324      	adds	r3, #36	; 0x24
 8000c04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c06:	4628      	mov	r0, r5
 8000c08:	f000 f8f9 	bl	8000dfe <add_clocks>
 8000c0c:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8000c10:	f107 0208 	add.w	r2, r7, #8
 8000c14:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c16:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	breaker.break_duration[2] =  add_clocks(breaker.break_duration[2],temp_clock33);
 8000c1a:	4e0e      	ldr	r6, [pc, #56]	; (8000c54 <init_breaker+0x2cc>)
 8000c1c:	f107 0508 	add.w	r5, r7, #8
 8000c20:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <init_breaker+0x2cc>)
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	466c      	mov	r4, sp
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000c2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3348      	adds	r3, #72	; 0x48
 8000c36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c38:	4628      	mov	r0, r5
 8000c3a:	f000 f8e0 	bl	8000dfe <add_clocks>
 8000c3e:	f106 0348 	add.w	r3, r6, #72	; 0x48
 8000c42:	f107 0208 	add.w	r2, r7, #8
 8000c46:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8000c4c:	bf00      	nop
 8000c4e:	3774      	adds	r7, #116	; 0x74
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c54:	20000094 	.word	0x20000094
 8000c58:	200002ac 	.word	0x200002ac
 8000c5c:	08421085 	.word	0x08421085
 8000c60:	88888889 	.word	0x88888889
 8000c64:	cccccccd 	.word	0xcccccccd

08000c68 <run_breaker>:

void run_breaker(){
 8000c68:	b5b0      	push	{r4, r5, r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af02      	add	r7, sp, #8

	//Override automatic break if switch gets pressed
	if(((!HAL_GPIO_ReadPin(Switch1_GPIO_Port, Switch1_Pin)) == 1 ) || (clock_compare(breaker.break_time[0],Clock) == 1)){
 8000c6e:	2102      	movs	r1, #2
 8000c70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c74:	f001 fd08 	bl	8002688 <HAL_GPIO_ReadPin>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d010      	beq.n	8000ca0 <run_breaker+0x38>
 8000c7e:	4b27      	ldr	r3, [pc, #156]	; (8000d1c <run_breaker+0xb4>)
 8000c80:	4d27      	ldr	r5, [pc, #156]	; (8000d20 <run_breaker+0xb8>)
 8000c82:	466c      	mov	r4, sp
 8000c84:	1d1a      	adds	r2, r3, #4
 8000c86:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c8a:	e884 0003 	stmia.w	r4, {r0, r1}
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f105 020c 	add.w	r2, r5, #12
 8000c94:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c96:	f000 f8f3 	bl	8000e80 <clock_compare>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d102      	bne.n	8000ca6 <run_breaker+0x3e>
		breaker.start_break[0] = 1;
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <run_breaker+0xb8>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	601a      	str	r2, [r3, #0]
	}
	if(((!HAL_GPIO_ReadPin(Switch1_GPIO_Port, Switch1_Pin)) == 1 ) || (clock_compare(breaker.break_time[1],Clock) == 1)){
 8000ca6:	2102      	movs	r1, #2
 8000ca8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cac:	f001 fcec 	bl	8002688 <HAL_GPIO_ReadPin>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d010      	beq.n	8000cd8 <run_breaker+0x70>
 8000cb6:	4b19      	ldr	r3, [pc, #100]	; (8000d1c <run_breaker+0xb4>)
 8000cb8:	4d19      	ldr	r5, [pc, #100]	; (8000d20 <run_breaker+0xb8>)
 8000cba:	466c      	mov	r4, sp
 8000cbc:	1d1a      	adds	r2, r3, #4
 8000cbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cc2:	e884 0003 	stmia.w	r4, {r0, r1}
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f105 0218 	add.w	r2, r5, #24
 8000ccc:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cce:	f000 f8d7 	bl	8000e80 <clock_compare>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d102      	bne.n	8000cde <run_breaker+0x76>
		breaker.start_break[0] = 1;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <run_breaker+0xb8>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	601a      	str	r2, [r3, #0]
	}
	if(((!HAL_GPIO_ReadPin(Switch1_GPIO_Port, Switch1_Pin)) == 1 ) || (clock_compare(breaker.break_time[2],Clock) == 1)){
 8000cde:	2102      	movs	r1, #2
 8000ce0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce4:	f001 fcd0 	bl	8002688 <HAL_GPIO_ReadPin>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d010      	beq.n	8000d10 <run_breaker+0xa8>
 8000cee:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <run_breaker+0xb4>)
 8000cf0:	4d0b      	ldr	r5, [pc, #44]	; (8000d20 <run_breaker+0xb8>)
 8000cf2:	466c      	mov	r4, sp
 8000cf4:	1d1a      	adds	r2, r3, #4
 8000cf6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cfa:	e884 0003 	stmia.w	r4, {r0, r1}
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f105 0224 	add.w	r2, r5, #36	; 0x24
 8000d04:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d06:	f000 f8bb 	bl	8000e80 <clock_compare>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d102      	bne.n	8000d16 <run_breaker+0xae>
		breaker.start_break[0] = 1;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <run_breaker+0xb8>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	601a      	str	r2, [r3, #0]
	}


}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d1c:	20000000 	.word	0x20000000
 8000d20:	20000094 	.word	0x20000094

08000d24 <clock_init>:
//The main clock to be checked by the program
//Declare extern within the header file
WallClock Clock = {.hour = 9, .minute = 0, .second = 0};


WallClock clock_init(WallClock the_clock) {
 8000d24:	b490      	push	{r4, r7}
 8000d26:	b088      	sub	sp, #32
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	4638      	mov	r0, r7
 8000d2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Initialize the main clock
	WallClock tempClock = the_clock;
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	463a      	mov	r2, r7
 8000d38:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	tempClock.hour = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
	tempClock.minute = 0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61bb      	str	r3, [r7, #24]
	tempClock.second = 0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61fb      	str	r3, [r7, #28]

	return tempClock;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	461c      	mov	r4, r3
 8000d4e:	f107 0314 	add.w	r3, r7, #20
 8000d52:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000d56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000d5a:	68f8      	ldr	r0, [r7, #12]
 8000d5c:	3720      	adds	r7, #32
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc90      	pop	{r4, r7}
 8000d62:	4770      	bx	lr

08000d64 <day_init>:

WallClock day_init(WallClock the_clock) {
 8000d64:	b490      	push	{r4, r7}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	4638      	mov	r0, r7
 8000d6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Initialize the main clock
	WallClock tempClock = the_clock;
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	463a      	mov	r2, r7
 8000d78:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	tempClock.hour = 9;
 8000d7e:	2309      	movs	r3, #9
 8000d80:	617b      	str	r3, [r7, #20]
	tempClock.minute = 0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61bb      	str	r3, [r7, #24]
	tempClock.second = 0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]

	return tempClock;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	461c      	mov	r4, r3
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000d96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000d9a:	68f8      	ldr	r0, [r7, #12]
 8000d9c:	3720      	adds	r7, #32
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc90      	pop	{r4, r7}
 8000da2:	4770      	bx	lr

08000da4 <clock_increment>:

WallClock clock_increment(WallClock the_clock){
 8000da4:	b490      	push	{r4, r7}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	4638      	mov	r0, r7
 8000dae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	WallClock tempClock = the_clock;
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	463a      	mov	r2, r7
 8000db8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000dba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//Check if second is full, if so then increment
	//minute count and reset second count to 0
	//if minute count full increment hour count and reset minutes to 0
	tempClock.second++;
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	61fb      	str	r3, [r7, #28]
	if(tempClock.second == 60){
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	2b3c      	cmp	r3, #60	; 0x3c
 8000dc8:	d104      	bne.n	8000dd4 <clock_increment+0x30>
		tempClock.minute++;
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	61bb      	str	r3, [r7, #24]
		tempClock.second = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61fb      	str	r3, [r7, #28]
	}
	if(tempClock.minute == 60){
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	2b3c      	cmp	r3, #60	; 0x3c
 8000dd8:	d104      	bne.n	8000de4 <clock_increment+0x40>
		tempClock.hour++;
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	617b      	str	r3, [r7, #20]
		tempClock.minute= 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61bb      	str	r3, [r7, #24]
	}
	return tempClock;
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	461c      	mov	r4, r3
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000df0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000df4:	68f8      	ldr	r0, [r7, #12]
 8000df6:	3720      	adds	r7, #32
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc90      	pop	{r4, r7}
 8000dfc:	4770      	bx	lr

08000dfe <add_clocks>:

WallClock add_clocks(WallClock Clock1, WallClock Clock2){
 8000dfe:	b490      	push	{r4, r7}
 8000e00:	b088      	sub	sp, #32
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	60f8      	str	r0, [r7, #12]
 8000e06:	4638      	mov	r0, r7
 8000e08:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	WallClock tempClock = Clock1;
 8000e0c:	f107 0314 	add.w	r3, r7, #20
 8000e10:	463a      	mov	r2, r7
 8000e12:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//Adds seconds then minutes then hours, accounting for overflows as needed
	//Add seconds and account overflow
	tempClock.second += Clock2.second;
 8000e18:	69fa      	ldr	r2, [r7, #28]
 8000e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e1c:	4413      	add	r3, r2
 8000e1e:	61fb      	str	r3, [r7, #28]
	if(tempClock.second >= 60){
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	2b3b      	cmp	r3, #59	; 0x3b
 8000e24:	dd0e      	ble.n	8000e44 <add_clocks+0x46>
		tempClock.minute += 1;
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	61bb      	str	r3, [r7, #24]
		tempClock.second -= 60;
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	3b3c      	subs	r3, #60	; 0x3c
 8000e30:	61fb      	str	r3, [r7, #28]
		if(tempClock.minute >= 60){
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	2b3b      	cmp	r3, #59	; 0x3b
 8000e36:	dd05      	ble.n	8000e44 <add_clocks+0x46>
			tempClock.hour += 1;
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	617b      	str	r3, [r7, #20]
			tempClock.minute -= 60;
 8000e3e:	69bb      	ldr	r3, [r7, #24]
 8000e40:	3b3c      	subs	r3, #60	; 0x3c
 8000e42:	61bb      	str	r3, [r7, #24]
		}
	}
	//Add minutes and account overflow
	tempClock.minute += Clock2.minute;
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e48:	4413      	add	r3, r2
 8000e4a:	61bb      	str	r3, [r7, #24]
	if(tempClock.minute >= 60){
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	2b3b      	cmp	r3, #59	; 0x3b
 8000e50:	dd05      	ble.n	8000e5e <add_clocks+0x60>
		tempClock.hour += 1;
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	3301      	adds	r3, #1
 8000e56:	617b      	str	r3, [r7, #20]
		tempClock.minute -= 60;
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	3b3c      	subs	r3, #60	; 0x3c
 8000e5c:	61bb      	str	r3, [r7, #24]
	}
	//Add hours, don't account overflow as impossible
	tempClock.hour += Clock2.hour;
 8000e5e:	697a      	ldr	r2, [r7, #20]
 8000e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e62:	4413      	add	r3, r2
 8000e64:	617b      	str	r3, [r7, #20]

	return tempClock;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	461c      	mov	r4, r3
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000e72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	3720      	adds	r7, #32
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc90      	pop	{r4, r7}
 8000e7e:	4770      	bx	lr

08000e80 <clock_compare>:

//if clock 1 is greater than clock 2(later) then return 0
//if clock 1 is less than clock 2(earlier) then return 2
int clock_compare(WallClock Clock1, WallClock Clock2){
 8000e80:	b082      	sub	sp, #8
 8000e82:	b490      	push	{r4, r7}
 8000e84:	b084      	sub	sp, #16
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	1d3c      	adds	r4, r7, #4
 8000e8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000e8e:	61fb      	str	r3, [r7, #28]
	if(Clock1.hour == Clock2.hour){
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d121      	bne.n	8000edc <clock_compare+0x5c>
		if(Clock1.minute == Clock2.minute){
 8000e98:	68ba      	ldr	r2, [r7, #8]
 8000e9a:	6a3b      	ldr	r3, [r7, #32]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d111      	bne.n	8000ec4 <clock_compare+0x44>
			if(Clock1.second == Clock2.second){
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d101      	bne.n	8000eac <clock_compare+0x2c>
				return 1;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e024      	b.n	8000ef6 <clock_compare+0x76>
			}
			else if(Clock1.second > Clock2.second){
 8000eac:	68fa      	ldr	r2, [r7, #12]
 8000eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dd01      	ble.n	8000eb8 <clock_compare+0x38>
				return 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	e01e      	b.n	8000ef6 <clock_compare+0x76>
			}
			else if(Clock1.second < Clock2.second){
 8000eb8:	68fa      	ldr	r2, [r7, #12]
 8000eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	da19      	bge.n	8000ef4 <clock_compare+0x74>
				return 2;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	e018      	b.n	8000ef6 <clock_compare+0x76>
			}
		}
		else if(Clock1.minute > Clock2.minute){
 8000ec4:	68ba      	ldr	r2, [r7, #8]
 8000ec6:	6a3b      	ldr	r3, [r7, #32]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	dd01      	ble.n	8000ed0 <clock_compare+0x50>
			return 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	e012      	b.n	8000ef6 <clock_compare+0x76>
		}
		else if(Clock1.minute < Clock2.minute){
 8000ed0:	68ba      	ldr	r2, [r7, #8]
 8000ed2:	6a3b      	ldr	r3, [r7, #32]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	da0d      	bge.n	8000ef4 <clock_compare+0x74>
			return 2;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	e00c      	b.n	8000ef6 <clock_compare+0x76>
		}
	}
	else if(Clock1.hour > Clock2.hour){
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dd01      	ble.n	8000ee8 <clock_compare+0x68>
		return 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	e006      	b.n	8000ef6 <clock_compare+0x76>
	}
	else if(Clock1.hour < Clock2.hour){
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	da01      	bge.n	8000ef4 <clock_compare+0x74>
		return 2;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	e000      	b.n	8000ef6 <clock_compare+0x76>
	}
	return 0;
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc90      	pop	{r4, r7}
 8000efe:	b002      	add	sp, #8
 8000f00:	4770      	bx	lr
	...

08000f04 <init_GPIO>:
WallClock total_customer_wait;
WallClock max_customer_wait;
int total_customers;
WallClock fiveOclockSomewhere = {.hour = 17, .minute = 0, .second = 0};

void init_GPIO(){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b088      	sub	sp, #32
 8000f08:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	4b29      	ldr	r3, [pc, #164]	; (8000fb0 <init_GPIO+0xac>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0e:	4a28      	ldr	r2, [pc, #160]	; (8000fb0 <init_GPIO+0xac>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f16:	4b26      	ldr	r3, [pc, #152]	; (8000fb0 <init_GPIO+0xac>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f22:	4b23      	ldr	r3, [pc, #140]	; (8000fb0 <init_GPIO+0xac>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f26:	4a22      	ldr	r2, [pc, #136]	; (8000fb0 <init_GPIO+0xac>)
 8000f28:	f043 0302 	orr.w	r3, r3, #2
 8000f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2e:	4b20      	ldr	r3, [pc, #128]	; (8000fb0 <init_GPIO+0xac>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]
	/*Configure GPIO pins : SHLD_D13_Pin SHLD_D12_Pin SHLD_D11_Pin SHLD_D7_SEG7_Clock_Pin */
	GPIO_InitStruct.Pin = SHLD_D13_Pin|SHLD_D12_Pin|SHLD_D11_Pin|SHLD_D7_SEG7_Clock_Pin;
 8000f4a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000f4e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f50:	2301      	movs	r3, #1
 8000f52:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5c:	f107 030c 	add.w	r3, r7, #12
 8000f60:	4619      	mov	r1, r3
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f66:	f001 f9e5 	bl	8002334 <HAL_GPIO_Init>

	/*Configure GPIO pin : SHLD_D8_SEG7_Data_Pin */
	GPIO_InitStruct.Pin = SHLD_D8_SEG7_Data_Pin;
 8000f6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f6e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(SHLD_D8_SEG7_Data_GPIO_Port, &GPIO_InitStruct);
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	4619      	mov	r1, r3
 8000f82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f86:	f001 f9d5 	bl	8002334 <HAL_GPIO_Init>

	/*Configure GPIO pin : SHLD_D4_SEG7_Latch_Pin */
	GPIO_InitStruct.Pin = SHLD_D4_SEG7_Latch_Pin;
 8000f8a:	2310      	movs	r3, #16
 8000f8c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f96:	2302      	movs	r3, #2
 8000f98:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(SHLD_D4_SEG7_Latch_GPIO_Port, &GPIO_InitStruct);
 8000f9a:	f107 030c 	add.w	r3, r7, #12
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <init_GPIO+0xb0>)
 8000fa2:	f001 f9c7 	bl	8002334 <HAL_GPIO_Init>
}
 8000fa6:	bf00      	nop
 8000fa8:	3720      	adds	r7, #32
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	48000400 	.word	0x48000400

08000fb8 <init_customer>:

void init_customer(){
 8000fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fba:	b089      	sub	sp, #36	; 0x24
 8000fbc:	af04      	add	r7, sp, #16
	total_customers = 0;
 8000fbe:	4b30      	ldr	r3, [pc, #192]	; (8001080 <init_customer+0xc8>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
	total_customer_wait = clock_init(total_customer_wait);
 8000fc4:	4c2f      	ldr	r4, [pc, #188]	; (8001084 <init_customer+0xcc>)
 8000fc6:	4638      	mov	r0, r7
 8000fc8:	4b2e      	ldr	r3, [pc, #184]	; (8001084 <init_customer+0xcc>)
 8000fca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fcc:	f7ff feaa 	bl	8000d24 <clock_init>
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000fd6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	max_customer_waiting = 0;
 8000fda:	4b2b      	ldr	r3, [pc, #172]	; (8001088 <init_customer+0xd0>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
	max_customer_wait = clock_init(max_customer_wait);
 8000fe0:	4c2a      	ldr	r4, [pc, #168]	; (800108c <init_customer+0xd4>)
 8000fe2:	4638      	mov	r0, r7
 8000fe4:	4b29      	ldr	r3, [pc, #164]	; (800108c <init_customer+0xd4>)
 8000fe6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fe8:	f7ff fe9c 	bl	8000d24 <clock_init>
 8000fec:	463b      	mov	r3, r7
 8000fee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000ff2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	waiting_customers = 0;
 8000ff6:	4b26      	ldr	r3, [pc, #152]	; (8001090 <init_customer+0xd8>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
	HAL_RNG_GenerateRandomNumber(&hrng, random_new_customer);
 8000ffc:	4b25      	ldr	r3, [pc, #148]	; (8001094 <init_customer+0xdc>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4619      	mov	r1, r3
 8001002:	4825      	ldr	r0, [pc, #148]	; (8001098 <init_customer+0xe0>)
 8001004:	f002 fee7 	bl	8003dd6 <HAL_RNG_GenerateRandomNumber>
	new_customer_time->hour = 0;
 8001008:	4b24      	ldr	r3, [pc, #144]	; (800109c <init_customer+0xe4>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
	new_customer_time->minute = (*random_new_customer % 5);
 8001010:	4b20      	ldr	r3, [pc, #128]	; (8001094 <init_customer+0xdc>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	6819      	ldr	r1, [r3, #0]
 8001016:	4b22      	ldr	r3, [pc, #136]	; (80010a0 <init_customer+0xe8>)
 8001018:	fba3 2301 	umull	r2, r3, r3, r1
 800101c:	089a      	lsrs	r2, r3, #2
 800101e:	4613      	mov	r3, r2
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	4413      	add	r3, r2
 8001024:	1aca      	subs	r2, r1, r3
 8001026:	4b1d      	ldr	r3, [pc, #116]	; (800109c <init_customer+0xe4>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
	new_customer_time->second = (*random_new_customer % 60);
 800102c:	4b19      	ldr	r3, [pc, #100]	; (8001094 <init_customer+0xdc>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	6819      	ldr	r1, [r3, #0]
 8001032:	4b1c      	ldr	r3, [pc, #112]	; (80010a4 <init_customer+0xec>)
 8001034:	fba3 2301 	umull	r2, r3, r3, r1
 8001038:	095a      	lsrs	r2, r3, #5
 800103a:	4613      	mov	r3, r2
 800103c:	011b      	lsls	r3, r3, #4
 800103e:	1a9b      	subs	r3, r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	1aca      	subs	r2, r1, r3
 8001044:	4b15      	ldr	r3, [pc, #84]	; (800109c <init_customer+0xe4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	609a      	str	r2, [r3, #8]
	*new_customer_time = add_clocks(*new_customer_time, Clock);
 800104a:	4b14      	ldr	r3, [pc, #80]	; (800109c <init_customer+0xe4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a13      	ldr	r2, [pc, #76]	; (800109c <init_customer+0xe4>)
 8001050:	6816      	ldr	r6, [r2, #0]
 8001052:	463d      	mov	r5, r7
 8001054:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <init_customer+0xf0>)
 8001056:	466c      	mov	r4, sp
 8001058:	ca07      	ldmia	r2, {r0, r1, r2}
 800105a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800105e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001060:	4628      	mov	r0, r5
 8001062:	f7ff fecc 	bl	8000dfe <add_clocks>
 8001066:	4634      	mov	r4, r6
 8001068:	463b      	mov	r3, r7
 800106a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800106e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	init_GPIO();
 8001072:	f7ff ff47 	bl	8000f04 <init_GPIO>

}
 8001076:	bf00      	nop
 8001078:	3714      	adds	r7, #20
 800107a:	46bd      	mov	sp, r7
 800107c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800107e:	bf00      	nop
 8001080:	200002a8 	.word	0x200002a8
 8001084:	20000290 	.word	0x20000290
 8001088:	200000e8 	.word	0x200000e8
 800108c:	2000029c 	.word	0x2000029c
 8001090:	200000ec 	.word	0x200000ec
 8001094:	20000288 	.word	0x20000288
 8001098:	200002ac 	.word	0x200002ac
 800109c:	20000280 	.word	0x20000280
 80010a0:	cccccccd 	.word	0xcccccccd
 80010a4:	88888889 	.word	0x88888889
 80010a8:	20000000 	.word	0x20000000

080010ac <run_customer>:



void run_customer(){
 80010ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ae:	b091      	sub	sp, #68	; 0x44
 80010b0:	af04      	add	r7, sp, #16
	// shift customers if first customers want to
	if((waiting[0] == NULL) && waiting[1] != NULL){
 80010b2:	4b89      	ldr	r3, [pc, #548]	; (80012d8 <run_customer+0x22c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d11c      	bne.n	80010f4 <run_customer+0x48>
 80010ba:	4b87      	ldr	r3, [pc, #540]	; (80012d8 <run_customer+0x22c>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d018      	beq.n	80010f4 <run_customer+0x48>
		for (int i = 0; i < waiting_customers; i++){
 80010c2:	2300      	movs	r3, #0
 80010c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010c6:	e00b      	b.n	80010e0 <run_customer+0x34>
			waiting[i] = waiting[i+1];
 80010c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ca:	3301      	adds	r3, #1
 80010cc:	4a82      	ldr	r2, [pc, #520]	; (80012d8 <run_customer+0x22c>)
 80010ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010d2:	4981      	ldr	r1, [pc, #516]	; (80012d8 <run_customer+0x22c>)
 80010d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int i = 0; i < waiting_customers; i++){
 80010da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010dc:	3301      	adds	r3, #1
 80010de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010e0:	4b7e      	ldr	r3, [pc, #504]	; (80012dc <run_customer+0x230>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010e6:	429a      	cmp	r2, r3
 80010e8:	dbee      	blt.n	80010c8 <run_customer+0x1c>
		}
		waiting_customers--;
 80010ea:	4b7c      	ldr	r3, [pc, #496]	; (80012dc <run_customer+0x230>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	4a7a      	ldr	r2, [pc, #488]	; (80012dc <run_customer+0x230>)
 80010f2:	6013      	str	r3, [r2, #0]
	}

	for (int i = 0; i < waiting_customers; i++){
 80010f4:	2300      	movs	r3, #0
 80010f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80010f8:	e015      	b.n	8001126 <run_customer+0x7a>
		waiting[i]->total_queue_time = clock_increment(waiting[i]->total_queue_time);
 80010fa:	4a77      	ldr	r2, [pc, #476]	; (80012d8 <run_customer+0x22c>)
 80010fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001102:	4975      	ldr	r1, [pc, #468]	; (80012d8 <run_customer+0x22c>)
 8001104:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001106:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
 800110a:	4638      	mov	r0, r7
 800110c:	3328      	adds	r3, #40	; 0x28
 800110e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001110:	f7ff fe48 	bl	8000da4 <clock_increment>
 8001114:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8001118:	463a      	mov	r2, r7
 800111a:	ca07      	ldmia	r2, {r0, r1, r2}
 800111c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (int i = 0; i < waiting_customers; i++){
 8001120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001122:	3301      	adds	r3, #1
 8001124:	62bb      	str	r3, [r7, #40]	; 0x28
 8001126:	4b6d      	ldr	r3, [pc, #436]	; (80012dc <run_customer+0x230>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800112c:	429a      	cmp	r2, r3
 800112e:	dbe4      	blt.n	80010fa <run_customer+0x4e>
	}

	// add new customer if enough time has passed
	if (clock_compare(Clock, *new_customer_time) == 1 && clock_compare(Clock, fiveOclockSomewhere) == 2){
 8001130:	4b6b      	ldr	r3, [pc, #428]	; (80012e0 <run_customer+0x234>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a6b      	ldr	r2, [pc, #428]	; (80012e4 <run_customer+0x238>)
 8001136:	466c      	mov	r4, sp
 8001138:	1d19      	adds	r1, r3, #4
 800113a:	c903      	ldmia	r1, {r0, r1}
 800113c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	ca07      	ldmia	r2, {r0, r1, r2}
 8001144:	f7ff fe9c 	bl	8000e80 <clock_compare>
 8001148:	4603      	mov	r3, r0
 800114a:	2b01      	cmp	r3, #1
 800114c:	f040 8093 	bne.w	8001276 <run_customer+0x1ca>
 8001150:	4b65      	ldr	r3, [pc, #404]	; (80012e8 <run_customer+0x23c>)
 8001152:	4a64      	ldr	r2, [pc, #400]	; (80012e4 <run_customer+0x238>)
 8001154:	466c      	mov	r4, sp
 8001156:	1d19      	adds	r1, r3, #4
 8001158:	c903      	ldmia	r1, {r0, r1}
 800115a:	e884 0003 	stmia.w	r4, {r0, r1}
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	ca07      	ldmia	r2, {r0, r1, r2}
 8001162:	f7ff fe8d 	bl	8000e80 <clock_compare>
 8001166:	4603      	mov	r3, r0
 8001168:	2b02      	cmp	r3, #2
 800116a:	f040 8084 	bne.w	8001276 <run_customer+0x1ca>
		HAL_RNG_GenerateRandomNumber(&hrng, random_service_time);
 800116e:	4b5f      	ldr	r3, [pc, #380]	; (80012ec <run_customer+0x240>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4619      	mov	r1, r3
 8001174:	485e      	ldr	r0, [pc, #376]	; (80012f0 <run_customer+0x244>)
 8001176:	f002 fe2e 	bl	8003dd6 <HAL_RNG_GenerateRandomNumber>
		WallClock service_time = { .hour = 0, .minute = (*random_service_time % 7), .second = (*random_service_time % 60)};
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
 800117e:	4b5b      	ldr	r3, [pc, #364]	; (80012ec <run_customer+0x240>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4b5b      	ldr	r3, [pc, #364]	; (80012f4 <run_customer+0x248>)
 8001186:	fba3 1302 	umull	r1, r3, r3, r2
 800118a:	1ad1      	subs	r1, r2, r3
 800118c:	0849      	lsrs	r1, r1, #1
 800118e:	440b      	add	r3, r1
 8001190:	0899      	lsrs	r1, r3, #2
 8001192:	460b      	mov	r3, r1
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	1a5b      	subs	r3, r3, r1
 8001198:	1ad1      	subs	r1, r2, r3
 800119a:	460b      	mov	r3, r1
 800119c:	623b      	str	r3, [r7, #32]
 800119e:	4b53      	ldr	r3, [pc, #332]	; (80012ec <run_customer+0x240>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6819      	ldr	r1, [r3, #0]
 80011a4:	4b54      	ldr	r3, [pc, #336]	; (80012f8 <run_customer+0x24c>)
 80011a6:	fba3 2301 	umull	r2, r3, r3, r1
 80011aa:	095a      	lsrs	r2, r3, #5
 80011ac:	4613      	mov	r3, r2
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	1a9b      	subs	r3, r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	1aca      	subs	r2, r1, r3
 80011b6:	4613      	mov	r3, r2
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
		c->service_time = service_time;
 80011ba:	4b50      	ldr	r3, [pc, #320]	; (80012fc <run_customer+0x250>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	3304      	adds	r3, #4
 80011c0:	f107 021c 	add.w	r2, r7, #28
 80011c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80011c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		c->entered_queue_time = Clock;
 80011ca:	4b4c      	ldr	r3, [pc, #304]	; (80012fc <run_customer+0x250>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a45      	ldr	r2, [pc, #276]	; (80012e4 <run_customer+0x238>)
 80011d0:	3310      	adds	r3, #16
 80011d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80011d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		c->total_queue_time = (WallClock) {.hour = 0, .minute = 0, .second = 0};
 80011d8:	4b48      	ldr	r3, [pc, #288]	; (80012fc <run_customer+0x250>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2200      	movs	r2, #0
 80011de:	629a      	str	r2, [r3, #40]	; 0x28
 80011e0:	2200      	movs	r2, #0
 80011e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80011e4:	2200      	movs	r2, #0
 80011e6:	631a      	str	r2, [r3, #48]	; 0x30
		waiting[waiting_customers] = c;
 80011e8:	4b3c      	ldr	r3, [pc, #240]	; (80012dc <run_customer+0x230>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a43      	ldr	r2, [pc, #268]	; (80012fc <run_customer+0x250>)
 80011ee:	6812      	ldr	r2, [r2, #0]
 80011f0:	4939      	ldr	r1, [pc, #228]	; (80012d8 <run_customer+0x22c>)
 80011f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		HAL_RNG_GenerateRandomNumber(&hrng, random_new_customer);
 80011f6:	4b42      	ldr	r3, [pc, #264]	; (8001300 <run_customer+0x254>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4619      	mov	r1, r3
 80011fc:	483c      	ldr	r0, [pc, #240]	; (80012f0 <run_customer+0x244>)
 80011fe:	f002 fdea 	bl	8003dd6 <HAL_RNG_GenerateRandomNumber>
		new_customer_time->hour = 0;
 8001202:	4b37      	ldr	r3, [pc, #220]	; (80012e0 <run_customer+0x234>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
		new_customer_time->minute = (*random_new_customer % 5);
 800120a:	4b3d      	ldr	r3, [pc, #244]	; (8001300 <run_customer+0x254>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	6819      	ldr	r1, [r3, #0]
 8001210:	4b3c      	ldr	r3, [pc, #240]	; (8001304 <run_customer+0x258>)
 8001212:	fba3 2301 	umull	r2, r3, r3, r1
 8001216:	089a      	lsrs	r2, r3, #2
 8001218:	4613      	mov	r3, r2
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	4413      	add	r3, r2
 800121e:	1aca      	subs	r2, r1, r3
 8001220:	4b2f      	ldr	r3, [pc, #188]	; (80012e0 <run_customer+0x234>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
		new_customer_time->second = (*random_new_customer % 60);
 8001226:	4b36      	ldr	r3, [pc, #216]	; (8001300 <run_customer+0x254>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	6819      	ldr	r1, [r3, #0]
 800122c:	4b32      	ldr	r3, [pc, #200]	; (80012f8 <run_customer+0x24c>)
 800122e:	fba3 2301 	umull	r2, r3, r3, r1
 8001232:	095a      	lsrs	r2, r3, #5
 8001234:	4613      	mov	r3, r2
 8001236:	011b      	lsls	r3, r3, #4
 8001238:	1a9b      	subs	r3, r3, r2
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	1aca      	subs	r2, r1, r3
 800123e:	4b28      	ldr	r3, [pc, #160]	; (80012e0 <run_customer+0x234>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	609a      	str	r2, [r3, #8]
		*new_customer_time = add_clocks(*new_customer_time, Clock);
 8001244:	4b26      	ldr	r3, [pc, #152]	; (80012e0 <run_customer+0x234>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a25      	ldr	r2, [pc, #148]	; (80012e0 <run_customer+0x234>)
 800124a:	6816      	ldr	r6, [r2, #0]
 800124c:	463d      	mov	r5, r7
 800124e:	4a25      	ldr	r2, [pc, #148]	; (80012e4 <run_customer+0x238>)
 8001250:	466c      	mov	r4, sp
 8001252:	ca07      	ldmia	r2, {r0, r1, r2}
 8001254:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001258:	cb0e      	ldmia	r3, {r1, r2, r3}
 800125a:	4628      	mov	r0, r5
 800125c:	f7ff fdcf 	bl	8000dfe <add_clocks>
 8001260:	4634      	mov	r4, r6
 8001262:	463b      	mov	r3, r7
 8001264:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001268:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		total_customers += 1;
 800126c:	4b26      	ldr	r3, [pc, #152]	; (8001308 <run_customer+0x25c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	4a25      	ldr	r2, [pc, #148]	; (8001308 <run_customer+0x25c>)
 8001274:	6013      	str	r3, [r2, #0]
	}

	// update max customers waiting
	if (max_customer_waiting < waiting_customers){
 8001276:	4b25      	ldr	r3, [pc, #148]	; (800130c <run_customer+0x260>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b18      	ldr	r3, [pc, #96]	; (80012dc <run_customer+0x230>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	429a      	cmp	r2, r3
 8001280:	da03      	bge.n	800128a <run_customer+0x1de>
		max_customer_waiting = waiting_customers;
 8001282:	4b16      	ldr	r3, [pc, #88]	; (80012dc <run_customer+0x230>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a21      	ldr	r2, [pc, #132]	; (800130c <run_customer+0x260>)
 8001288:	6013      	str	r3, [r2, #0]

//	uint32_t display_num = 0;



	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	2110      	movs	r1, #16
 800128e:	4820      	ldr	r0, [pc, #128]	; (8001310 <run_customer+0x264>)
 8001290:	f001 fa12 	bl	80026b8 <HAL_GPIO_WritePin>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, 0xC0);
 8001294:	23c0      	movs	r3, #192	; 0xc0
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	f44f 7380 	mov.w	r3, #256	; 0x100
 800129c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012a8:	f000 f834 	bl	8001314 <shiftOut>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, 0);
 80012ac:	2300      	movs	r3, #0
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012b4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c0:	f000 f828 	bl	8001314 <shiftOut>
	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	2110      	movs	r1, #16
 80012c8:	4811      	ldr	r0, [pc, #68]	; (8001310 <run_customer+0x264>)
 80012ca:	f001 f9f5 	bl	80026b8 <HAL_GPIO_WritePin>
}
 80012ce:	bf00      	nop
 80012d0:	3734      	adds	r7, #52	; 0x34
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200000f0 	.word	0x200000f0
 80012dc:	200000ec 	.word	0x200000ec
 80012e0:	20000280 	.word	0x20000280
 80012e4:	20000000 	.word	0x20000000
 80012e8:	2000000c 	.word	0x2000000c
 80012ec:	20000284 	.word	0x20000284
 80012f0:	200002ac 	.word	0x200002ac
 80012f4:	24924925 	.word	0x24924925
 80012f8:	88888889 	.word	0x88888889
 80012fc:	2000028c 	.word	0x2000028c
 8001300:	20000288 	.word	0x20000288
 8001304:	cccccccd 	.word	0xcccccccd
 8001308:	200002a8 	.word	0x200002a8
 800130c:	200000e8 	.word	0x200000e8
 8001310:	48000400 	.word	0x48000400

08001314 <shiftOut>:

void shiftOut(GPIO_TypeDef* data_port, uint16_t data_pin, GPIO_TypeDef* clock_port, uint16_t clock_pin, uint8_t value) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	461a      	mov	r2, r3
 8001320:	460b      	mov	r3, r1
 8001322:	817b      	strh	r3, [r7, #10]
 8001324:	4613      	mov	r3, r2
 8001326:	813b      	strh	r3, [r7, #8]
	for(int ii=0x80; ii; ii>>=1) {
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	e01d      	b.n	800136a <shiftOut+0x56>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_RESET);
 800132e:	893b      	ldrh	r3, [r7, #8]
 8001330:	2200      	movs	r2, #0
 8001332:	4619      	mov	r1, r3
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f001 f9bf 	bl	80026b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(data_port, data_pin, (value&ii)!=0);
 800133a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	4013      	ands	r3, r2
 8001342:	2b00      	cmp	r3, #0
 8001344:	bf14      	ite	ne
 8001346:	2301      	movne	r3, #1
 8001348:	2300      	moveq	r3, #0
 800134a:	b2db      	uxtb	r3, r3
 800134c:	461a      	mov	r2, r3
 800134e:	897b      	ldrh	r3, [r7, #10]
 8001350:	4619      	mov	r1, r3
 8001352:	68f8      	ldr	r0, [r7, #12]
 8001354:	f001 f9b0 	bl	80026b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_SET);
 8001358:	893b      	ldrh	r3, [r7, #8]
 800135a:	2201      	movs	r2, #1
 800135c:	4619      	mov	r1, r3
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f001 f9aa 	bl	80026b8 <HAL_GPIO_WritePin>
	for(int ii=0x80; ii; ii>>=1) {
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	105b      	asrs	r3, r3, #1
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1de      	bne.n	800132e <shiftOut+0x1a>
	}
}
 8001370:	bf00      	nop
 8001372:	bf00      	nop
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001380:	f000 fe4a 	bl	8002018 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001384:	f000 f87e 	bl	8001484 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001388:	f000 f95e 	bl	8001648 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800138c:	f000 f92c 	bl	80015e8 <MX_USART2_UART_Init>
  MX_RNG_Init();
 8001390:	f000 f8ca 	bl	8001528 <MX_RNG_Init>
  MX_TIM2_Init();
 8001394:	f000 f8dc 	bl	8001550 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001398:	4822      	ldr	r0, [pc, #136]	; (8001424 <main+0xa8>)
 800139a:	f002 fe49 	bl	8004030 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800139e:	f004 f85f 	bl	8005460 <osKernelInitialize>

  /* Create the recursive mutex(es) */
  /* creation of MUTEX */
  MUTEXHandle = osMutexNew(&MUTEX_attributes);
 80013a2:	4821      	ldr	r0, [pc, #132]	; (8001428 <main+0xac>)
 80013a4:	f004 f958 	bl	8005658 <osMutexNew>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4a20      	ldr	r2, [pc, #128]	; (800142c <main+0xb0>)
 80013ac:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Teller0 */
  Teller0Handle = osThreadNew(StartTeller0, NULL, &Teller0_attributes);
 80013ae:	4a20      	ldr	r2, [pc, #128]	; (8001430 <main+0xb4>)
 80013b0:	2100      	movs	r1, #0
 80013b2:	4820      	ldr	r0, [pc, #128]	; (8001434 <main+0xb8>)
 80013b4:	f004 f89e 	bl	80054f4 <osThreadNew>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a1f      	ldr	r2, [pc, #124]	; (8001438 <main+0xbc>)
 80013bc:	6013      	str	r3, [r2, #0]

  /* creation of Customers */
  CustomersHandle = osThreadNew(StartCustomers, NULL, &Customers_attributes);
 80013be:	4a1f      	ldr	r2, [pc, #124]	; (800143c <main+0xc0>)
 80013c0:	2100      	movs	r1, #0
 80013c2:	481f      	ldr	r0, [pc, #124]	; (8001440 <main+0xc4>)
 80013c4:	f004 f896 	bl	80054f4 <osThreadNew>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4a1e      	ldr	r2, [pc, #120]	; (8001444 <main+0xc8>)
 80013cc:	6013      	str	r3, [r2, #0]

  /* creation of Clock */
  ClockHandle = osThreadNew(StartClock, NULL, &Clock_attributes);
 80013ce:	4a1e      	ldr	r2, [pc, #120]	; (8001448 <main+0xcc>)
 80013d0:	2100      	movs	r1, #0
 80013d2:	481e      	ldr	r0, [pc, #120]	; (800144c <main+0xd0>)
 80013d4:	f004 f88e 	bl	80054f4 <osThreadNew>
 80013d8:	4603      	mov	r3, r0
 80013da:	4a1d      	ldr	r2, [pc, #116]	; (8001450 <main+0xd4>)
 80013dc:	6013      	str	r3, [r2, #0]

  /* creation of Manager */
  ManagerHandle = osThreadNew(StartManager, NULL, &Manager_attributes);
 80013de:	4a1d      	ldr	r2, [pc, #116]	; (8001454 <main+0xd8>)
 80013e0:	2100      	movs	r1, #0
 80013e2:	481d      	ldr	r0, [pc, #116]	; (8001458 <main+0xdc>)
 80013e4:	f004 f886 	bl	80054f4 <osThreadNew>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4a1c      	ldr	r2, [pc, #112]	; (800145c <main+0xe0>)
 80013ec:	6013      	str	r3, [r2, #0]

  /* creation of Breaker */
  BreakerHandle = osThreadNew(StartBreaker, NULL, &Breaker_attributes);
 80013ee:	4a1c      	ldr	r2, [pc, #112]	; (8001460 <main+0xe4>)
 80013f0:	2100      	movs	r1, #0
 80013f2:	481c      	ldr	r0, [pc, #112]	; (8001464 <main+0xe8>)
 80013f4:	f004 f87e 	bl	80054f4 <osThreadNew>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4a1b      	ldr	r2, [pc, #108]	; (8001468 <main+0xec>)
 80013fc:	6013      	str	r3, [r2, #0]

  /* creation of Teller1 */
  Teller1Handle = osThreadNew(StartTeller1, NULL, &Teller1_attributes);
 80013fe:	4a1b      	ldr	r2, [pc, #108]	; (800146c <main+0xf0>)
 8001400:	2100      	movs	r1, #0
 8001402:	481b      	ldr	r0, [pc, #108]	; (8001470 <main+0xf4>)
 8001404:	f004 f876 	bl	80054f4 <osThreadNew>
 8001408:	4603      	mov	r3, r0
 800140a:	4a1a      	ldr	r2, [pc, #104]	; (8001474 <main+0xf8>)
 800140c:	6013      	str	r3, [r2, #0]

  /* creation of Teller2 */
  Teller2Handle = osThreadNew(StartTeller2, NULL, &Teller2_attributes);
 800140e:	4a1a      	ldr	r2, [pc, #104]	; (8001478 <main+0xfc>)
 8001410:	2100      	movs	r1, #0
 8001412:	481a      	ldr	r0, [pc, #104]	; (800147c <main+0x100>)
 8001414:	f004 f86e 	bl	80054f4 <osThreadNew>
 8001418:	4603      	mov	r3, r0
 800141a:	4a19      	ldr	r2, [pc, #100]	; (8001480 <main+0x104>)
 800141c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800141e:	f004 f843 	bl	80054a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001422:	e7fe      	b.n	8001422 <main+0xa6>
 8001424:	200002bc 	.word	0x200002bc
 8001428:	080093dc 	.word	0x080093dc
 800142c:	200003ac 	.word	0x200003ac
 8001430:	080092e0 	.word	0x080092e0
 8001434:	080017a1 	.word	0x080017a1
 8001438:	20000390 	.word	0x20000390
 800143c:	08009304 	.word	0x08009304
 8001440:	080017d5 	.word	0x080017d5
 8001444:	20000394 	.word	0x20000394
 8001448:	08009328 	.word	0x08009328
 800144c:	08001805 	.word	0x08001805
 8001450:	20000398 	.word	0x20000398
 8001454:	0800934c 	.word	0x0800934c
 8001458:	08001895 	.word	0x08001895
 800145c:	2000039c 	.word	0x2000039c
 8001460:	08009370 	.word	0x08009370
 8001464:	080018c1 	.word	0x080018c1
 8001468:	200003a0 	.word	0x200003a0
 800146c:	08009394 	.word	0x08009394
 8001470:	080018f1 	.word	0x080018f1
 8001474:	200003a4 	.word	0x200003a4
 8001478:	080093b8 	.word	0x080093b8
 800147c:	08001925 	.word	0x08001925
 8001480:	200003a8 	.word	0x200003a8

08001484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b096      	sub	sp, #88	; 0x58
 8001488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	2244      	movs	r2, #68	; 0x44
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f007 f952 	bl	800873c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001498:	463b      	mov	r3, r7
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014aa:	f001 f92b 	bl	8002704 <HAL_PWREx_ControlVoltageScaling>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014b4:	f000 fa50 	bl	8001958 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80014b8:	2310      	movs	r3, #16
 80014ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014bc:	2301      	movs	r3, #1
 80014be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014c4:	2360      	movs	r3, #96	; 0x60
 80014c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c8:	2302      	movs	r3, #2
 80014ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014cc:	2301      	movs	r3, #1
 80014ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80014d4:	2328      	movs	r3, #40	; 0x28
 80014d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014d8:	2307      	movs	r3, #7
 80014da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014dc:	2302      	movs	r3, #2
 80014de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014e0:	2302      	movs	r3, #2
 80014e2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 f961 	bl	80027b0 <HAL_RCC_OscConfig>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80014f4:	f000 fa30 	bl	8001958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f8:	230f      	movs	r3, #15
 80014fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014fc:	2303      	movs	r3, #3
 80014fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001508:	2300      	movs	r3, #0
 800150a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	2104      	movs	r1, #4
 8001510:	4618      	mov	r0, r3
 8001512:	f001 fd29 	bl	8002f68 <HAL_RCC_ClockConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800151c:	f000 fa1c 	bl	8001958 <Error_Handler>
  }
}
 8001520:	bf00      	nop
 8001522:	3758      	adds	r7, #88	; 0x58
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <MX_RNG_Init+0x20>)
 800152e:	4a07      	ldr	r2, [pc, #28]	; (800154c <MX_RNG_Init+0x24>)
 8001530:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_RNG_Init+0x20>)
 8001534:	f002 fbf8 	bl	8003d28 <HAL_RNG_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800153e:	f000 fa0b 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200002ac 	.word	0x200002ac
 800154c:	50060800 	.word	0x50060800

08001550 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001556:	f107 0310 	add.w	r3, r7, #16
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800156e:	4b1d      	ldr	r3, [pc, #116]	; (80015e4 <MX_TIM2_Init+0x94>)
 8001570:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001574:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 125;
 8001576:	4b1b      	ldr	r3, [pc, #108]	; (80015e4 <MX_TIM2_Init+0x94>)
 8001578:	227d      	movs	r2, #125	; 0x7d
 800157a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800157c:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <MX_TIM2_Init+0x94>)
 800157e:	2210      	movs	r2, #16
 8001580:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 15;
 8001582:	4b18      	ldr	r3, [pc, #96]	; (80015e4 <MX_TIM2_Init+0x94>)
 8001584:	220f      	movs	r2, #15
 8001586:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b16      	ldr	r3, [pc, #88]	; (80015e4 <MX_TIM2_Init+0x94>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800158e:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <MX_TIM2_Init+0x94>)
 8001590:	2280      	movs	r2, #128	; 0x80
 8001592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001594:	4813      	ldr	r0, [pc, #76]	; (80015e4 <MX_TIM2_Init+0x94>)
 8001596:	f002 fcf3 	bl	8003f80 <HAL_TIM_Base_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015a0:	f000 f9da 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015aa:	f107 0310 	add.w	r3, r7, #16
 80015ae:	4619      	mov	r1, r3
 80015b0:	480c      	ldr	r0, [pc, #48]	; (80015e4 <MX_TIM2_Init+0x94>)
 80015b2:	f002 feaf 	bl	8004314 <HAL_TIM_ConfigClockSource>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015bc:	f000 f9cc 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c0:	2300      	movs	r3, #0
 80015c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_TIM2_Init+0x94>)
 80015ce:	f003 f8c7 	bl	8004760 <HAL_TIMEx_MasterConfigSynchronization>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015d8:	f000 f9be 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3720      	adds	r7, #32
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200002bc 	.word	0x200002bc

080015e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015ec:	4b14      	ldr	r3, [pc, #80]	; (8001640 <MX_USART2_UART_Init+0x58>)
 80015ee:	4a15      	ldr	r2, [pc, #84]	; (8001644 <MX_USART2_UART_Init+0x5c>)
 80015f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015f2:	4b13      	ldr	r3, [pc, #76]	; (8001640 <MX_USART2_UART_Init+0x58>)
 80015f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015fa:	4b11      	ldr	r3, [pc, #68]	; (8001640 <MX_USART2_UART_Init+0x58>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001600:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <MX_USART2_UART_Init+0x58>)
 8001602:	2200      	movs	r2, #0
 8001604:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <MX_USART2_UART_Init+0x58>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800160c:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <MX_USART2_UART_Init+0x58>)
 800160e:	220c      	movs	r2, #12
 8001610:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <MX_USART2_UART_Init+0x58>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <MX_USART2_UART_Init+0x58>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <MX_USART2_UART_Init+0x58>)
 8001620:	2200      	movs	r2, #0
 8001622:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <MX_USART2_UART_Init+0x58>)
 8001626:	2200      	movs	r2, #0
 8001628:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800162a:	4805      	ldr	r0, [pc, #20]	; (8001640 <MX_USART2_UART_Init+0x58>)
 800162c:	f003 f93e 	bl	80048ac <HAL_UART_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001636:	f000 f98f 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000308 	.word	0x20000308
 8001644:	40004400 	.word	0x40004400

08001648 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	; 0x28
 800164c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800165e:	4b45      	ldr	r3, [pc, #276]	; (8001774 <MX_GPIO_Init+0x12c>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001662:	4a44      	ldr	r2, [pc, #272]	; (8001774 <MX_GPIO_Init+0x12c>)
 8001664:	f043 0304 	orr.w	r3, r3, #4
 8001668:	64d3      	str	r3, [r2, #76]	; 0x4c
 800166a:	4b42      	ldr	r3, [pc, #264]	; (8001774 <MX_GPIO_Init+0x12c>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166e:	f003 0304 	and.w	r3, r3, #4
 8001672:	613b      	str	r3, [r7, #16]
 8001674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001676:	4b3f      	ldr	r3, [pc, #252]	; (8001774 <MX_GPIO_Init+0x12c>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167a:	4a3e      	ldr	r2, [pc, #248]	; (8001774 <MX_GPIO_Init+0x12c>)
 800167c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001682:	4b3c      	ldr	r3, [pc, #240]	; (8001774 <MX_GPIO_Init+0x12c>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	4b39      	ldr	r3, [pc, #228]	; (8001774 <MX_GPIO_Init+0x12c>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001692:	4a38      	ldr	r2, [pc, #224]	; (8001774 <MX_GPIO_Init+0x12c>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	64d3      	str	r3, [r2, #76]	; 0x4c
 800169a:	4b36      	ldr	r3, [pc, #216]	; (8001774 <MX_GPIO_Init+0x12c>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	4b33      	ldr	r3, [pc, #204]	; (8001774 <MX_GPIO_Init+0x12c>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016aa:	4a32      	ldr	r2, [pc, #200]	; (8001774 <MX_GPIO_Init+0x12c>)
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016b2:	4b30      	ldr	r3, [pc, #192]	; (8001774 <MX_GPIO_Init+0x12c>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	2120      	movs	r1, #32
 80016c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016c6:	f000 fff7 	bl	80026b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016d0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80016d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4825      	ldr	r0, [pc, #148]	; (8001778 <MX_GPIO_Init+0x130>)
 80016e2:	f000 fe27 	bl	8002334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016e6:	2303      	movs	r3, #3
 80016e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ea:	2303      	movs	r3, #3
 80016ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4619      	mov	r1, r3
 80016f8:	481f      	ldr	r0, [pc, #124]	; (8001778 <MX_GPIO_Init+0x130>)
 80016fa:	f000 fe1b 	bl	8002334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 Switch1_Pin Switch2_Pin PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|Switch1_Pin|Switch2_Pin|GPIO_PIN_10;
 80016fe:	f240 4313 	movw	r3, #1043	; 0x413
 8001702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001704:	2300      	movs	r3, #0
 8001706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	4619      	mov	r1, r3
 8001712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001716:	f000 fe0d 	bl	8002334 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800171a:	2320      	movs	r3, #32
 800171c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171e:	2301      	movs	r3, #1
 8001720:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	2300      	movs	r3, #0
 8001728:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800172a:	f107 0314 	add.w	r3, r7, #20
 800172e:	4619      	mov	r1, r3
 8001730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001734:	f000 fdfe 	bl	8002334 <HAL_GPIO_Init>

  /*Configure GPIO pins : Switch3_Pin PB10 PB4 */
  GPIO_InitStruct.Pin = Switch3_Pin|GPIO_PIN_10|GPIO_PIN_4;
 8001738:	f240 4311 	movw	r3, #1041	; 0x411
 800173c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800173e:	2300      	movs	r3, #0
 8001740:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	480b      	ldr	r0, [pc, #44]	; (800177c <MX_GPIO_Init+0x134>)
 800174e:	f000 fdf1 	bl	8002334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001756:	2300      	movs	r3, #0
 8001758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4804      	ldr	r0, [pc, #16]	; (8001778 <MX_GPIO_Init+0x130>)
 8001766:	f000 fde5 	bl	8002334 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800176a:	bf00      	nop
 800176c:	3728      	adds	r7, #40	; 0x28
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40021000 	.word	0x40021000
 8001778:	48000800 	.word	0x48000800
 800177c:	48000400 	.word	0x48000400

08001780 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	update_flag = 1;
 8001788:	4b04      	ldr	r3, [pc, #16]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	200003b0 	.word	0x200003b0

080017a0 <StartTeller0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTeller0 */
void StartTeller0(void *argument)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//Initialize 3 tellers
  /* Infinite loop */
	init_teller(0);
 80017a8:	2000      	movs	r0, #0
 80017aa:	f000 fa4f 	bl	8001c4c <init_teller>
  for(;;)
  {
		osMutexAcquire(MUTEXHandle, osWaitForever);
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <StartTeller0+0x30>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f04f 31ff 	mov.w	r1, #4294967295
 80017b6:	4618      	mov	r0, r3
 80017b8:	f003 ffd4 	bl	8005764 <osMutexAcquire>
		manage_teller(0);
 80017bc:	2000      	movs	r0, #0
 80017be:	f000 fba3 	bl	8001f08 <manage_teller>
		osMutexRelease(MUTEXHandle);
 80017c2:	4b03      	ldr	r3, [pc, #12]	; (80017d0 <StartTeller0+0x30>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f004 f817 	bl	80057fa <osMutexRelease>
		osMutexAcquire(MUTEXHandle, osWaitForever);
 80017cc:	e7ef      	b.n	80017ae <StartTeller0+0xe>
 80017ce:	bf00      	nop
 80017d0:	200003ac 	.word	0x200003ac

080017d4 <StartCustomers>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCustomers */
void StartCustomers(void *argument)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCustomers */
  /* Infinite loop */
  init_customer();
 80017dc:	f7ff fbec 	bl	8000fb8 <init_customer>
  for(;;)
  {

	osMutexAcquire(MUTEXHandle, osWaitForever);
 80017e0:	4b07      	ldr	r3, [pc, #28]	; (8001800 <StartCustomers+0x2c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f04f 31ff 	mov.w	r1, #4294967295
 80017e8:	4618      	mov	r0, r3
 80017ea:	f003 ffbb 	bl	8005764 <osMutexAcquire>
	run_customer();
 80017ee:	f7ff fc5d 	bl	80010ac <run_customer>
	osMutexRelease(MUTEXHandle);
 80017f2:	4b03      	ldr	r3, [pc, #12]	; (8001800 <StartCustomers+0x2c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 ffff 	bl	80057fa <osMutexRelease>
	osMutexAcquire(MUTEXHandle, osWaitForever);
 80017fc:	e7f0      	b.n	80017e0 <StartCustomers+0xc>
 80017fe:	bf00      	nop
 8001800:	200003ac 	.word	0x200003ac

08001804 <StartClock>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClock */
void StartClock(void *argument)
{
 8001804:	b590      	push	{r4, r7, lr}
 8001806:	b087      	sub	sp, #28
 8001808:	af00      	add	r7, sp, #0
 800180a:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartClock */
  /* Infinite loop */
	Clock = day_init(Clock);
 800180c:	4c1e      	ldr	r4, [pc, #120]	; (8001888 <StartClock+0x84>)
 800180e:	4638      	mov	r0, r7
 8001810:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <StartClock+0x84>)
 8001812:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001814:	f7ff faa6 	bl	8000d64 <day_init>
 8001818:	463b      	mov	r3, r7
 800181a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800181e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  for(;;)
  {
	if(update_flag == 1){
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <StartClock+0x88>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d128      	bne.n	800187c <StartClock+0x78>
	osMutexAcquire(MUTEXHandle, osWaitForever);
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <StartClock+0x8c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f04f 31ff 	mov.w	r1, #4294967295
 8001832:	4618      	mov	r0, r3
 8001834:	f003 ff96 	bl	8005764 <osMutexAcquire>
//    Clock = clock_increment(Clock);
    Clock.second++;
 8001838:	4b13      	ldr	r3, [pc, #76]	; (8001888 <StartClock+0x84>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	3301      	adds	r3, #1
 800183e:	4a12      	ldr	r2, [pc, #72]	; (8001888 <StartClock+0x84>)
 8001840:	6093      	str	r3, [r2, #8]
    	if(Clock.second == 60){
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <StartClock+0x84>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2b3c      	cmp	r3, #60	; 0x3c
 8001848:	d107      	bne.n	800185a <StartClock+0x56>
    		Clock.minute++;
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <StartClock+0x84>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	3301      	adds	r3, #1
 8001850:	4a0d      	ldr	r2, [pc, #52]	; (8001888 <StartClock+0x84>)
 8001852:	6053      	str	r3, [r2, #4]
    		Clock.second = 0;
 8001854:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <StartClock+0x84>)
 8001856:	2200      	movs	r2, #0
 8001858:	609a      	str	r2, [r3, #8]
    	}
    	if(Clock.minute == 60){
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <StartClock+0x84>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b3c      	cmp	r3, #60	; 0x3c
 8001860:	d107      	bne.n	8001872 <StartClock+0x6e>
    		Clock.hour++;
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <StartClock+0x84>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	3301      	adds	r3, #1
 8001868:	4a07      	ldr	r2, [pc, #28]	; (8001888 <StartClock+0x84>)
 800186a:	6013      	str	r3, [r2, #0]
    		Clock.minute= 0;
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <StartClock+0x84>)
 800186e:	2200      	movs	r2, #0
 8001870:	605a      	str	r2, [r3, #4]
    	}
    osMutexRelease(MUTEXHandle);
 8001872:	4b07      	ldr	r3, [pc, #28]	; (8001890 <StartClock+0x8c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f003 ffbf 	bl	80057fa <osMutexRelease>
//    osThreadYield();
	}
	update_flag = 0;
 800187c:	4b03      	ldr	r3, [pc, #12]	; (800188c <StartClock+0x88>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
	osThreadYield();
 8001882:	f003 fec9 	bl	8005618 <osThreadYield>
	if(update_flag == 1){
 8001886:	e7cc      	b.n	8001822 <StartClock+0x1e>
 8001888:	20000000 	.word	0x20000000
 800188c:	200003b0 	.word	0x200003b0
 8001890:	200003ac 	.word	0x200003ac

08001894 <StartManager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartManager */
void StartManager(void *argument)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartManager */
  /* Infinite loop */
  for(;;)
  {
	  osMutexAcquire(MUTEXHandle, osWaitForever);
 800189c:	4b07      	ldr	r3, [pc, #28]	; (80018bc <StartManager+0x28>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	4618      	mov	r0, r3
 80018a6:	f003 ff5d 	bl	8005764 <osMutexAcquire>
	  run_manager();
 80018aa:	f7fe fe67 	bl	800057c <run_manager>
	  osMutexRelease(MUTEXHandle);
 80018ae:	4b03      	ldr	r3, [pc, #12]	; (80018bc <StartManager+0x28>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f003 ffa1 	bl	80057fa <osMutexRelease>
	  osMutexAcquire(MUTEXHandle, osWaitForever);
 80018b8:	e7f0      	b.n	800189c <StartManager+0x8>
 80018ba:	bf00      	nop
 80018bc:	200003ac 	.word	0x200003ac

080018c0 <StartBreaker>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBreaker */
void StartBreaker(void *argument)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBreaker */
  /* Infinite loop */
	init_breaker();
 80018c8:	f7ff f85e 	bl	8000988 <init_breaker>
  for(;;)
  {
	osMutexAcquire(MUTEXHandle, osWaitForever);
 80018cc:	4b07      	ldr	r3, [pc, #28]	; (80018ec <StartBreaker+0x2c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f04f 31ff 	mov.w	r1, #4294967295
 80018d4:	4618      	mov	r0, r3
 80018d6:	f003 ff45 	bl	8005764 <osMutexAcquire>
	run_breaker();
 80018da:	f7ff f9c5 	bl	8000c68 <run_breaker>
	osMutexRelease(MUTEXHandle);
 80018de:	4b03      	ldr	r3, [pc, #12]	; (80018ec <StartBreaker+0x2c>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f003 ff89 	bl	80057fa <osMutexRelease>
	osMutexAcquire(MUTEXHandle, osWaitForever);
 80018e8:	e7f0      	b.n	80018cc <StartBreaker+0xc>
 80018ea:	bf00      	nop
 80018ec:	200003ac 	.word	0x200003ac

080018f0 <StartTeller1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller1 */
void StartTeller1(void *argument)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller1 */
  /* Infinite loop */
	init_teller(1);
 80018f8:	2001      	movs	r0, #1
 80018fa:	f000 f9a7 	bl	8001c4c <init_teller>
  for(;;)
  {
	osMutexAcquire(MUTEXHandle, osWaitForever);
 80018fe:	4b08      	ldr	r3, [pc, #32]	; (8001920 <StartTeller1+0x30>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f04f 31ff 	mov.w	r1, #4294967295
 8001906:	4618      	mov	r0, r3
 8001908:	f003 ff2c 	bl	8005764 <osMutexAcquire>
	manage_teller(1);
 800190c:	2001      	movs	r0, #1
 800190e:	f000 fafb 	bl	8001f08 <manage_teller>
	osMutexRelease(MUTEXHandle);
 8001912:	4b03      	ldr	r3, [pc, #12]	; (8001920 <StartTeller1+0x30>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f003 ff6f 	bl	80057fa <osMutexRelease>
	osMutexAcquire(MUTEXHandle, osWaitForever);
 800191c:	e7ef      	b.n	80018fe <StartTeller1+0xe>
 800191e:	bf00      	nop
 8001920:	200003ac 	.word	0x200003ac

08001924 <StartTeller2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller2 */
void StartTeller2(void *argument)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller2 */
  /* Infinite loop */
	init_teller(2);
 800192c:	2002      	movs	r0, #2
 800192e:	f000 f98d 	bl	8001c4c <init_teller>
  for(;;){
	osMutexAcquire(MUTEXHandle, osWaitForever);
 8001932:	4b08      	ldr	r3, [pc, #32]	; (8001954 <StartTeller2+0x30>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f04f 31ff 	mov.w	r1, #4294967295
 800193a:	4618      	mov	r0, r3
 800193c:	f003 ff12 	bl	8005764 <osMutexAcquire>
	manage_teller(2);
 8001940:	2002      	movs	r0, #2
 8001942:	f000 fae1 	bl	8001f08 <manage_teller>
	osMutexRelease(MUTEXHandle);
 8001946:	4b03      	ldr	r3, [pc, #12]	; (8001954 <StartTeller2+0x30>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f003 ff55 	bl	80057fa <osMutexRelease>
	osMutexAcquire(MUTEXHandle, osWaitForever);
 8001950:	e7ef      	b.n	8001932 <StartTeller2+0xe>
 8001952:	bf00      	nop
 8001954:	200003ac 	.word	0x200003ac

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001960:	e7fe      	b.n	8001960 <Error_Handler+0x8>
	...

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	4b11      	ldr	r3, [pc, #68]	; (80019b0 <HAL_MspInit+0x4c>)
 800196c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800196e:	4a10      	ldr	r2, [pc, #64]	; (80019b0 <HAL_MspInit+0x4c>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6613      	str	r3, [r2, #96]	; 0x60
 8001976:	4b0e      	ldr	r3, [pc, #56]	; (80019b0 <HAL_MspInit+0x4c>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <HAL_MspInit+0x4c>)
 8001984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001986:	4a0a      	ldr	r2, [pc, #40]	; (80019b0 <HAL_MspInit+0x4c>)
 8001988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800198c:	6593      	str	r3, [r2, #88]	; 0x58
 800198e:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <HAL_MspInit+0x4c>)
 8001990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	210f      	movs	r1, #15
 800199e:	f06f 0001 	mvn.w	r0, #1
 80019a2:	f000 fc90 	bl	80022c6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000

080019b4 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b0a6      	sub	sp, #152	; 0x98
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019bc:	f107 0310 	add.w	r3, r7, #16
 80019c0:	2288      	movs	r2, #136	; 0x88
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f006 feb9 	bl	800873c <memset>
  if(hrng->Instance==RNG)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a1d      	ldr	r2, [pc, #116]	; (8001a44 <HAL_RNG_MspInit+0x90>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d133      	bne.n	8001a3c <HAL_RNG_MspInit+0x88>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80019d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80019d8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 80019da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80019de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80019e2:	2301      	movs	r3, #1
 80019e4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80019e6:	2301      	movs	r3, #1
 80019e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80019ea:	2310      	movs	r3, #16
 80019ec:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80019ee:	2307      	movs	r3, #7
 80019f0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80019f2:	2302      	movs	r3, #2
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80019f6:	2302      	movs	r3, #2
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80019fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80019fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a00:	f107 0310 	add.w	r3, r7, #16
 8001a04:	4618      	mov	r0, r3
 8001a06:	f001 fcd3 	bl	80033b0 <HAL_RCCEx_PeriphCLKConfig>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <HAL_RNG_MspInit+0x60>
    {
      Error_Handler();
 8001a10:	f7ff ffa2 	bl	8001958 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <HAL_RNG_MspInit+0x94>)
 8001a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a18:	4a0b      	ldr	r2, [pc, #44]	; (8001a48 <HAL_RNG_MspInit+0x94>)
 8001a1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <HAL_RNG_MspInit+0x94>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 5, 0);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2105      	movs	r1, #5
 8001a30:	2050      	movs	r0, #80	; 0x50
 8001a32:	f000 fc48 	bl	80022c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 8001a36:	2050      	movs	r0, #80	; 0x50
 8001a38:	f000 fc61 	bl	80022fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3798      	adds	r7, #152	; 0x98
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	50060800 	.word	0x50060800
 8001a48:	40021000 	.word	0x40021000

08001a4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a5c:	d113      	bne.n	8001a86 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	; (8001a90 <HAL_TIM_Base_MspInit+0x44>)
 8001a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a62:	4a0b      	ldr	r2, [pc, #44]	; (8001a90 <HAL_TIM_Base_MspInit+0x44>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6593      	str	r3, [r2, #88]	; 0x58
 8001a6a:	4b09      	ldr	r3, [pc, #36]	; (8001a90 <HAL_TIM_Base_MspInit+0x44>)
 8001a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2105      	movs	r1, #5
 8001a7a:	201c      	movs	r0, #28
 8001a7c:	f000 fc23 	bl	80022c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a80:	201c      	movs	r0, #28
 8001a82:	f000 fc3c 	bl	80022fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000

08001a94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b0ac      	sub	sp, #176	; 0xb0
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	2288      	movs	r2, #136	; 0x88
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f006 fe41 	bl	800873c <memset>
  if(huart->Instance==USART2)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a21      	ldr	r2, [pc, #132]	; (8001b44 <HAL_UART_MspInit+0xb0>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d13b      	bne.n	8001b3c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f001 fc6d 	bl	80033b0 <HAL_RCCEx_PeriphCLKConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001adc:	f7ff ff3c 	bl	8001958 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ae0:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <HAL_UART_MspInit+0xb4>)
 8001ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae4:	4a18      	ldr	r2, [pc, #96]	; (8001b48 <HAL_UART_MspInit+0xb4>)
 8001ae6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aea:	6593      	str	r3, [r2, #88]	; 0x58
 8001aec:	4b16      	ldr	r3, [pc, #88]	; (8001b48 <HAL_UART_MspInit+0xb4>)
 8001aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af4:	613b      	str	r3, [r7, #16]
 8001af6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af8:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <HAL_UART_MspInit+0xb4>)
 8001afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afc:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <HAL_UART_MspInit+0xb4>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b04:	4b10      	ldr	r3, [pc, #64]	; (8001b48 <HAL_UART_MspInit+0xb4>)
 8001b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b10:	230c      	movs	r3, #12
 8001b12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b22:	2303      	movs	r3, #3
 8001b24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b28:	2307      	movs	r3, #7
 8001b2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b32:	4619      	mov	r1, r3
 8001b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b38:	f000 fbfc 	bl	8002334 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b3c:	bf00      	nop
 8001b3e:	37b0      	adds	r7, #176	; 0xb0
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40004400 	.word	0x40004400
 8001b48:	40021000 	.word	0x40021000

08001b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b50:	e7fe      	b.n	8001b50 <NMI_Handler+0x4>

08001b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b56:	e7fe      	b.n	8001b56 <HardFault_Handler+0x4>

08001b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b5c:	e7fe      	b.n	8001b5c <MemManage_Handler+0x4>

08001b5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b62:	e7fe      	b.n	8001b62 <BusFault_Handler+0x4>

08001b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b68:	e7fe      	b.n	8001b68 <UsageFault_Handler+0x4>

08001b6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b7c:	f000 faa8 	bl	80020d0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001b80:	f005 fc5a 	bl	8007438 <xTaskGetSchedulerState>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d001      	beq.n	8001b8e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001b8a:	f006 fb3d 	bl	8008208 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b98:	4802      	ldr	r0, [pc, #8]	; (8001ba4 <TIM2_IRQHandler+0x10>)
 8001b9a:	f002 fab9 	bl	8004110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200002bc 	.word	0x200002bc

08001ba8 <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8001bac:	4802      	ldr	r0, [pc, #8]	; (8001bb8 <RNG_IRQHandler+0x10>)
 8001bae:	f002 f968 	bl	8003e82 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	200002ac 	.word	0x200002ac

08001bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bc4:	4a14      	ldr	r2, [pc, #80]	; (8001c18 <_sbrk+0x5c>)
 8001bc6:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <_sbrk+0x60>)
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bd0:	4b13      	ldr	r3, [pc, #76]	; (8001c20 <_sbrk+0x64>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d102      	bne.n	8001bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <_sbrk+0x64>)
 8001bda:	4a12      	ldr	r2, [pc, #72]	; (8001c24 <_sbrk+0x68>)
 8001bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bde:	4b10      	ldr	r3, [pc, #64]	; (8001c20 <_sbrk+0x64>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d207      	bcs.n	8001bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bec:	f006 fdae 	bl	800874c <__errno>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	220c      	movs	r2, #12
 8001bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfa:	e009      	b.n	8001c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bfc:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <_sbrk+0x64>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c02:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <_sbrk+0x64>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	4a05      	ldr	r2, [pc, #20]	; (8001c20 <_sbrk+0x64>)
 8001c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20018000 	.word	0x20018000
 8001c1c:	00000400 	.word	0x00000400
 8001c20:	200003b4 	.word	0x200003b4
 8001c24:	20006e60 	.word	0x20006e60

08001c28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c2c:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <SystemInit+0x20>)
 8001c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c32:	4a05      	ldr	r2, [pc, #20]	; (8001c48 <SystemInit+0x20>)
 8001c34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <init_teller>:

Teller VOID_TELLER;


//Pass in the teller ID
void init_teller(int i) {
 8001c4c:	b590      	push	{r4, r7, lr}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6178      	str	r0, [r7, #20]
    	//Initialize ID
        tellers[i].id = i;
 8001c54:	4aab      	ldr	r2, [pc, #684]	; (8001f04 <init_teller+0x2b8>)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	21bc      	movs	r1, #188	; 0xbc
 8001c5a:	fb01 f303 	mul.w	r3, r1, r3
 8001c5e:	4413      	add	r3, r2
 8001c60:	697a      	ldr	r2, [r7, #20]
 8001c62:	601a      	str	r2, [r3, #0]
        // Initialize statuses
        tellers[i].status = 0;
 8001c64:	4aa7      	ldr	r2, [pc, #668]	; (8001f04 <init_teller+0x2b8>)
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	21bc      	movs	r1, #188	; 0xbc
 8001c6a:	fb01 f303 	mul.w	r3, r1, r3
 8001c6e:	4413      	add	r3, r2
 8001c70:	3304      	adds	r3, #4
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
        tellers[i].take_break = 0;
 8001c76:	4aa3      	ldr	r2, [pc, #652]	; (8001f04 <init_teller+0x2b8>)
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	21bc      	movs	r1, #188	; 0xbc
 8001c7c:	fb01 f303 	mul.w	r3, r1, r3
 8001c80:	4413      	add	r3, r2
 8001c82:	3308      	adds	r3, #8
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
        //service function
        tellers[i].service_end_time = clock_init(tellers[i].service_end_time);
 8001c88:	4a9e      	ldr	r2, [pc, #632]	; (8001f04 <init_teller+0x2b8>)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	21bc      	movs	r1, #188	; 0xbc
 8001c8e:	fb01 f303 	mul.w	r3, r1, r3
 8001c92:	4413      	add	r3, r2
 8001c94:	f103 0408 	add.w	r4, r3, #8
 8001c98:	4638      	mov	r0, r7
 8001c9a:	4a9a      	ldr	r2, [pc, #616]	; (8001f04 <init_teller+0x2b8>)
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	21bc      	movs	r1, #188	; 0xbc
 8001ca0:	fb01 f303 	mul.w	r3, r1, r3
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3308      	adds	r3, #8
 8001ca8:	3304      	adds	r3, #4
 8001caa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cac:	f7ff f83a 	bl	8000d24 <clock_init>
 8001cb0:	1d23      	adds	r3, r4, #4
 8001cb2:	463a      	mov	r2, r7
 8001cb4:	ca07      	ldmia	r2, {r0, r1, r2}
 8001cb6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        //Initialize metrics
        tellers[i].customers_served = 0;
 8001cba:	4a92      	ldr	r2, [pc, #584]	; (8001f04 <init_teller+0x2b8>)
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	21bc      	movs	r1, #188	; 0xbc
 8001cc0:	fb01 f303 	mul.w	r3, r1, r3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3318      	adds	r3, #24
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
        tellers[i].total_time_working = clock_init(tellers[i].total_time_working);
 8001ccc:	4a8d      	ldr	r2, [pc, #564]	; (8001f04 <init_teller+0x2b8>)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	21bc      	movs	r1, #188	; 0xbc
 8001cd2:	fb01 f303 	mul.w	r3, r1, r3
 8001cd6:	4413      	add	r3, r2
 8001cd8:	f103 0418 	add.w	r4, r3, #24
 8001cdc:	4638      	mov	r0, r7
 8001cde:	4a89      	ldr	r2, [pc, #548]	; (8001f04 <init_teller+0x2b8>)
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	21bc      	movs	r1, #188	; 0xbc
 8001ce4:	fb01 f303 	mul.w	r3, r1, r3
 8001ce8:	4413      	add	r3, r2
 8001cea:	3318      	adds	r3, #24
 8001cec:	3304      	adds	r3, #4
 8001cee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cf0:	f7ff f818 	bl	8000d24 <clock_init>
 8001cf4:	1d23      	adds	r3, r4, #4
 8001cf6:	463a      	mov	r2, r7
 8001cf8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001cfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].total_time_waiting = clock_init(tellers[i].total_time_waiting);
 8001cfe:	4a81      	ldr	r2, [pc, #516]	; (8001f04 <init_teller+0x2b8>)
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	21bc      	movs	r1, #188	; 0xbc
 8001d04:	fb01 f303 	mul.w	r3, r1, r3
 8001d08:	4413      	add	r3, r2
 8001d0a:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8001d0e:	4638      	mov	r0, r7
 8001d10:	4a7c      	ldr	r2, [pc, #496]	; (8001f04 <init_teller+0x2b8>)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	21bc      	movs	r1, #188	; 0xbc
 8001d16:	fb01 f303 	mul.w	r3, r1, r3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	3328      	adds	r3, #40	; 0x28
 8001d1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d20:	f7ff f800 	bl	8000d24 <clock_init>
 8001d24:	463b      	mov	r3, r7
 8001d26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001d2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tellers[i].current_time_working = clock_init(tellers[i].current_time_working);
 8001d2e:	4a75      	ldr	r2, [pc, #468]	; (8001f04 <init_teller+0x2b8>)
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	21bc      	movs	r1, #188	; 0xbc
 8001d34:	fb01 f303 	mul.w	r3, r1, r3
 8001d38:	4413      	add	r3, r2
 8001d3a:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001d3e:	4638      	mov	r0, r7
 8001d40:	4a70      	ldr	r2, [pc, #448]	; (8001f04 <init_teller+0x2b8>)
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	21bc      	movs	r1, #188	; 0xbc
 8001d46:	fb01 f303 	mul.w	r3, r1, r3
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3330      	adds	r3, #48	; 0x30
 8001d4e:	3304      	adds	r3, #4
 8001d50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d52:	f7fe ffe7 	bl	8000d24 <clock_init>
 8001d56:	1d23      	adds	r3, r4, #4
 8001d58:	463a      	mov	r2, r7
 8001d5a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].current_time_waiting = clock_init(tellers[i].current_time_waiting);
 8001d60:	4a68      	ldr	r2, [pc, #416]	; (8001f04 <init_teller+0x2b8>)
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	21bc      	movs	r1, #188	; 0xbc
 8001d66:	fb01 f303 	mul.w	r3, r1, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8001d70:	4638      	mov	r0, r7
 8001d72:	4a64      	ldr	r2, [pc, #400]	; (8001f04 <init_teller+0x2b8>)
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	21bc      	movs	r1, #188	; 0xbc
 8001d78:	fb01 f303 	mul.w	r3, r1, r3
 8001d7c:	4413      	add	r3, r2
 8001d7e:	3340      	adds	r3, #64	; 0x40
 8001d80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d82:	f7fe ffcf 	bl	8000d24 <clock_init>
 8001d86:	463b      	mov	r3, r7
 8001d88:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001d8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tellers[i].max_time_working = clock_init(tellers[i].max_time_working);
 8001d90:	4a5c      	ldr	r2, [pc, #368]	; (8001f04 <init_teller+0x2b8>)
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	21bc      	movs	r1, #188	; 0xbc
 8001d96:	fb01 f303 	mul.w	r3, r1, r3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8001da0:	4638      	mov	r0, r7
 8001da2:	4a58      	ldr	r2, [pc, #352]	; (8001f04 <init_teller+0x2b8>)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	21bc      	movs	r1, #188	; 0xbc
 8001da8:	fb01 f303 	mul.w	r3, r1, r3
 8001dac:	4413      	add	r3, r2
 8001dae:	3348      	adds	r3, #72	; 0x48
 8001db0:	3304      	adds	r3, #4
 8001db2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db4:	f7fe ffb6 	bl	8000d24 <clock_init>
 8001db8:	1d23      	adds	r3, r4, #4
 8001dba:	463a      	mov	r2, r7
 8001dbc:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dbe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].max_time_working = clock_init(tellers[i].max_time_working);
 8001dc2:	4a50      	ldr	r2, [pc, #320]	; (8001f04 <init_teller+0x2b8>)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	21bc      	movs	r1, #188	; 0xbc
 8001dc8:	fb01 f303 	mul.w	r3, r1, r3
 8001dcc:	4413      	add	r3, r2
 8001dce:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8001dd2:	4638      	mov	r0, r7
 8001dd4:	4a4b      	ldr	r2, [pc, #300]	; (8001f04 <init_teller+0x2b8>)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	21bc      	movs	r1, #188	; 0xbc
 8001dda:	fb01 f303 	mul.w	r3, r1, r3
 8001dde:	4413      	add	r3, r2
 8001de0:	3348      	adds	r3, #72	; 0x48
 8001de2:	3304      	adds	r3, #4
 8001de4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001de6:	f7fe ff9d 	bl	8000d24 <clock_init>
 8001dea:	1d23      	adds	r3, r4, #4
 8001dec:	463a      	mov	r2, r7
 8001dee:	ca07      	ldmia	r2, {r0, r1, r2}
 8001df0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        //Initialize break taking
        tellers[i].break_end = clock_init(tellers[i].break_end);
 8001df4:	4a43      	ldr	r2, [pc, #268]	; (8001f04 <init_teller+0x2b8>)
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	21bc      	movs	r1, #188	; 0xbc
 8001dfa:	fb01 f303 	mul.w	r3, r1, r3
 8001dfe:	4413      	add	r3, r2
 8001e00:	f103 0478 	add.w	r4, r3, #120	; 0x78
 8001e04:	4638      	mov	r0, r7
 8001e06:	4a3f      	ldr	r2, [pc, #252]	; (8001f04 <init_teller+0x2b8>)
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	21bc      	movs	r1, #188	; 0xbc
 8001e0c:	fb01 f303 	mul.w	r3, r1, r3
 8001e10:	4413      	add	r3, r2
 8001e12:	3378      	adds	r3, #120	; 0x78
 8001e14:	3304      	adds	r3, #4
 8001e16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e18:	f7fe ff84 	bl	8000d24 <clock_init>
 8001e1c:	1d23      	adds	r3, r4, #4
 8001e1e:	463a      	mov	r2, r7
 8001e20:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e22:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].current_break = clock_init(tellers[i].current_break);
 8001e26:	4a37      	ldr	r2, [pc, #220]	; (8001f04 <init_teller+0x2b8>)
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	21bc      	movs	r1, #188	; 0xbc
 8001e2c:	fb01 f303 	mul.w	r3, r1, r3
 8001e30:	4413      	add	r3, r2
 8001e32:	f103 0488 	add.w	r4, r3, #136	; 0x88
 8001e36:	4638      	mov	r0, r7
 8001e38:	4a32      	ldr	r2, [pc, #200]	; (8001f04 <init_teller+0x2b8>)
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	21bc      	movs	r1, #188	; 0xbc
 8001e3e:	fb01 f303 	mul.w	r3, r1, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	3388      	adds	r3, #136	; 0x88
 8001e46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e48:	f7fe ff6c 	bl	8000d24 <clock_init>
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        //Initialize break metrics
        tellers[i].num_breaks = 0;
 8001e56:	4a2b      	ldr	r2, [pc, #172]	; (8001f04 <init_teller+0x2b8>)
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	21bc      	movs	r1, #188	; 0xbc
 8001e5c:	fb01 f303 	mul.w	r3, r1, r3
 8001e60:	4413      	add	r3, r2
 8001e62:	3394      	adds	r3, #148	; 0x94
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
        tellers[i].max_break = clock_init(tellers[i].max_break);
 8001e68:	4a26      	ldr	r2, [pc, #152]	; (8001f04 <init_teller+0x2b8>)
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	21bc      	movs	r1, #188	; 0xbc
 8001e6e:	fb01 f303 	mul.w	r3, r1, r3
 8001e72:	4413      	add	r3, r2
 8001e74:	f103 0498 	add.w	r4, r3, #152	; 0x98
 8001e78:	4638      	mov	r0, r7
 8001e7a:	4a22      	ldr	r2, [pc, #136]	; (8001f04 <init_teller+0x2b8>)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	21bc      	movs	r1, #188	; 0xbc
 8001e80:	fb01 f303 	mul.w	r3, r1, r3
 8001e84:	4413      	add	r3, r2
 8001e86:	3398      	adds	r3, #152	; 0x98
 8001e88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e8a:	f7fe ff4b 	bl	8000d24 <clock_init>
 8001e8e:	463b      	mov	r3, r7
 8001e90:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tellers[i].min_break = clock_init(tellers[i].min_break);
 8001e98:	4a1a      	ldr	r2, [pc, #104]	; (8001f04 <init_teller+0x2b8>)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	21bc      	movs	r1, #188	; 0xbc
 8001e9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ea2:	4413      	add	r3, r2
 8001ea4:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8001ea8:	4638      	mov	r0, r7
 8001eaa:	4a16      	ldr	r2, [pc, #88]	; (8001f04 <init_teller+0x2b8>)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	21bc      	movs	r1, #188	; 0xbc
 8001eb0:	fb01 f303 	mul.w	r3, r1, r3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	33a0      	adds	r3, #160	; 0xa0
 8001eb8:	3304      	adds	r3, #4
 8001eba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ebc:	f7fe ff32 	bl	8000d24 <clock_init>
 8001ec0:	1d23      	adds	r3, r4, #4
 8001ec2:	463a      	mov	r2, r7
 8001ec4:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ec6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].total_break = clock_init(tellers[i].total_break);
 8001eca:	4a0e      	ldr	r2, [pc, #56]	; (8001f04 <init_teller+0x2b8>)
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	21bc      	movs	r1, #188	; 0xbc
 8001ed0:	fb01 f303 	mul.w	r3, r1, r3
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f103 04b0 	add.w	r4, r3, #176	; 0xb0
 8001eda:	4638      	mov	r0, r7
 8001edc:	4a09      	ldr	r2, [pc, #36]	; (8001f04 <init_teller+0x2b8>)
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	21bc      	movs	r1, #188	; 0xbc
 8001ee2:	fb01 f303 	mul.w	r3, r1, r3
 8001ee6:	4413      	add	r3, r2
 8001ee8:	33b0      	adds	r3, #176	; 0xb0
 8001eea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eec:	f7fe ff1a 	bl	8000d24 <clock_init>
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ef6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001efa:	bf00      	nop
 8001efc:	371c      	adds	r7, #28
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd90      	pop	{r4, r7, pc}
 8001f02:	bf00      	nop
 8001f04:	200003b8 	.word	0x200003b8

08001f08 <manage_teller>:

//Pass in Teller ID
void manage_teller(int i){
 8001f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f0a:	b08b      	sub	sp, #44	; 0x2c
 8001f0c:	af04      	add	r7, sp, #16
 8001f0e:	6178      	str	r0, [r7, #20]
	switch (tellers[i].status){
 8001f10:	4a29      	ldr	r2, [pc, #164]	; (8001fb8 <manage_teller+0xb0>)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	21bc      	movs	r1, #188	; 0xbc
 8001f16:	fb01 f303 	mul.w	r3, r1, r3
 8001f1a:	4413      	add	r3, r2
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d041      	beq.n	8001fa8 <manage_teller+0xa0>
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	dc42      	bgt.n	8001fae <manage_teller+0xa6>
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <manage_teller+0x28>
 8001f2c:	2b01      	cmp	r3, #1
		break;
	//Teller Currently Servicing
	case 1:

		//case break
		break;
 8001f2e:	e03e      	b.n	8001fae <manage_teller+0xa6>
		if(breaker.start_break[i] == 1){
 8001f30:	4a22      	ldr	r2, [pc, #136]	; (8001fbc <manage_teller+0xb4>)
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d137      	bne.n	8001fac <manage_teller+0xa4>
			tellers[i].status = 2;
 8001f3c:	4a1e      	ldr	r2, [pc, #120]	; (8001fb8 <manage_teller+0xb0>)
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	21bc      	movs	r1, #188	; 0xbc
 8001f42:	fb01 f303 	mul.w	r3, r1, r3
 8001f46:	4413      	add	r3, r2
 8001f48:	3304      	adds	r3, #4
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	601a      	str	r2, [r3, #0]
			tellers[i].break_start = Clock;
 8001f4e:	4a1a      	ldr	r2, [pc, #104]	; (8001fb8 <manage_teller+0xb0>)
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	21bc      	movs	r1, #188	; 0xbc
 8001f54:	fb01 f303 	mul.w	r3, r1, r3
 8001f58:	4413      	add	r3, r2
 8001f5a:	3370      	adds	r3, #112	; 0x70
 8001f5c:	4a18      	ldr	r2, [pc, #96]	; (8001fc0 <manage_teller+0xb8>)
 8001f5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			tellers[i].break_end = add_clocks(Clock, breaker.break_duration[i]);
 8001f64:	4a14      	ldr	r2, [pc, #80]	; (8001fb8 <manage_teller+0xb0>)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	21bc      	movs	r1, #188	; 0xbc
 8001f6a:	fb01 f303 	mul.w	r3, r1, r3
 8001f6e:	4413      	add	r3, r2
 8001f70:	f103 0578 	add.w	r5, r3, #120	; 0x78
 8001f74:	463e      	mov	r6, r7
 8001f76:	4c12      	ldr	r4, [pc, #72]	; (8001fc0 <manage_teller+0xb8>)
 8001f78:	4910      	ldr	r1, [pc, #64]	; (8001fbc <manage_teller+0xb4>)
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	4413      	add	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001f8a:	466b      	mov	r3, sp
 8001f8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001f92:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001f96:	4630      	mov	r0, r6
 8001f98:	f7fe ff31 	bl	8000dfe <add_clocks>
 8001f9c:	1d2b      	adds	r3, r5, #4
 8001f9e:	463a      	mov	r2, r7
 8001fa0:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fa2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		break;
 8001fa6:	e001      	b.n	8001fac <manage_teller+0xa4>
		break;
 8001fa8:	bf00      	nop
 8001faa:	e000      	b.n	8001fae <manage_teller+0xa6>
		break;
 8001fac:	bf00      	nop

	}
}
 8001fae:	bf00      	nop
 8001fb0:	371c      	adds	r7, #28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	200003b8 	.word	0x200003b8
 8001fbc:	20000094 	.word	0x20000094
 8001fc0:	20000000 	.word	0x20000000

08001fc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ffc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fc8:	f7ff fe2e 	bl	8001c28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fcc:	480c      	ldr	r0, [pc, #48]	; (8002000 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fce:	490d      	ldr	r1, [pc, #52]	; (8002004 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fd0:	4a0d      	ldr	r2, [pc, #52]	; (8002008 <LoopForever+0xe>)
  movs r3, #0
 8001fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fd4:	e002      	b.n	8001fdc <LoopCopyDataInit>

08001fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fda:	3304      	adds	r3, #4

08001fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe0:	d3f9      	bcc.n	8001fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fe2:	4a0a      	ldr	r2, [pc, #40]	; (800200c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fe4:	4c0a      	ldr	r4, [pc, #40]	; (8002010 <LoopForever+0x16>)
  movs r3, #0
 8001fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fe8:	e001      	b.n	8001fee <LoopFillZerobss>

08001fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fec:	3204      	adds	r2, #4

08001fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff0:	d3fb      	bcc.n	8001fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ff2:	f006 fbb1 	bl	8008758 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ff6:	f7ff f9c1 	bl	800137c <main>

08001ffa <LoopForever>:

LoopForever:
    b LoopForever
 8001ffa:	e7fe      	b.n	8001ffa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ffc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002004:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002008:	08009478 	.word	0x08009478
  ldr r2, =_sbss
 800200c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002010:	20006e60 	.word	0x20006e60

08002014 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002014:	e7fe      	b.n	8002014 <ADC1_2_IRQHandler>
	...

08002018 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800201e:	2300      	movs	r3, #0
 8002020:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002022:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <HAL_Init+0x3c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a0b      	ldr	r2, [pc, #44]	; (8002054 <HAL_Init+0x3c>)
 8002028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800202c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202e:	2003      	movs	r0, #3
 8002030:	f000 f93e 	bl	80022b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002034:	200f      	movs	r0, #15
 8002036:	f000 f80f 	bl	8002058 <HAL_InitTick>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	71fb      	strb	r3, [r7, #7]
 8002044:	e001      	b.n	800204a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002046:	f7ff fc8d 	bl	8001964 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800204a:	79fb      	ldrb	r3, [r7, #7]
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40022000 	.word	0x40022000

08002058 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002064:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <HAL_InitTick+0x6c>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d023      	beq.n	80020b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800206c:	4b16      	ldr	r3, [pc, #88]	; (80020c8 <HAL_InitTick+0x70>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	4b14      	ldr	r3, [pc, #80]	; (80020c4 <HAL_InitTick+0x6c>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	4619      	mov	r1, r3
 8002076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800207a:	fbb3 f3f1 	udiv	r3, r3, r1
 800207e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002082:	4618      	mov	r0, r3
 8002084:	f000 f949 	bl	800231a <HAL_SYSTICK_Config>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10f      	bne.n	80020ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b0f      	cmp	r3, #15
 8002092:	d809      	bhi.n	80020a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002094:	2200      	movs	r2, #0
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	f04f 30ff 	mov.w	r0, #4294967295
 800209c:	f000 f913 	bl	80022c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020a0:	4a0a      	ldr	r2, [pc, #40]	; (80020cc <HAL_InitTick+0x74>)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e007      	b.n	80020b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	73fb      	strb	r3, [r7, #15]
 80020ac:	e004      	b.n	80020b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	73fb      	strb	r3, [r7, #15]
 80020b2:	e001      	b.n	80020b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	20000020 	.word	0x20000020
 80020c8:	20000018 	.word	0x20000018
 80020cc:	2000001c 	.word	0x2000001c

080020d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <HAL_IncTick+0x20>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	461a      	mov	r2, r3
 80020da:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <HAL_IncTick+0x24>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4413      	add	r3, r2
 80020e0:	4a04      	ldr	r2, [pc, #16]	; (80020f4 <HAL_IncTick+0x24>)
 80020e2:	6013      	str	r3, [r2, #0]
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	20000020 	.word	0x20000020
 80020f4:	200005ec 	.word	0x200005ec

080020f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return uwTick;
 80020fc:	4b03      	ldr	r3, [pc, #12]	; (800210c <HAL_GetTick+0x14>)
 80020fe:	681b      	ldr	r3, [r3, #0]
}
 8002100:	4618      	mov	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	200005ec 	.word	0x200005ec

08002110 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800212c:	4013      	ands	r3, r2
 800212e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002138:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800213c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002140:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002142:	4a04      	ldr	r2, [pc, #16]	; (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	60d3      	str	r3, [r2, #12]
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800215c:	4b04      	ldr	r3, [pc, #16]	; (8002170 <__NVIC_GetPriorityGrouping+0x18>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	0a1b      	lsrs	r3, r3, #8
 8002162:	f003 0307 	and.w	r3, r3, #7
}
 8002166:	4618      	mov	r0, r3
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800217e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002182:	2b00      	cmp	r3, #0
 8002184:	db0b      	blt.n	800219e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	f003 021f 	and.w	r2, r3, #31
 800218c:	4907      	ldr	r1, [pc, #28]	; (80021ac <__NVIC_EnableIRQ+0x38>)
 800218e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002192:	095b      	lsrs	r3, r3, #5
 8002194:	2001      	movs	r0, #1
 8002196:	fa00 f202 	lsl.w	r2, r0, r2
 800219a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000e100 	.word	0xe000e100

080021b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	6039      	str	r1, [r7, #0]
 80021ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	db0a      	blt.n	80021da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	b2da      	uxtb	r2, r3
 80021c8:	490c      	ldr	r1, [pc, #48]	; (80021fc <__NVIC_SetPriority+0x4c>)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	0112      	lsls	r2, r2, #4
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	440b      	add	r3, r1
 80021d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021d8:	e00a      	b.n	80021f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	4908      	ldr	r1, [pc, #32]	; (8002200 <__NVIC_SetPriority+0x50>)
 80021e0:	79fb      	ldrb	r3, [r7, #7]
 80021e2:	f003 030f 	and.w	r3, r3, #15
 80021e6:	3b04      	subs	r3, #4
 80021e8:	0112      	lsls	r2, r2, #4
 80021ea:	b2d2      	uxtb	r2, r2
 80021ec:	440b      	add	r3, r1
 80021ee:	761a      	strb	r2, [r3, #24]
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	e000e100 	.word	0xe000e100
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002204:	b480      	push	{r7}
 8002206:	b089      	sub	sp, #36	; 0x24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f1c3 0307 	rsb	r3, r3, #7
 800221e:	2b04      	cmp	r3, #4
 8002220:	bf28      	it	cs
 8002222:	2304      	movcs	r3, #4
 8002224:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	3304      	adds	r3, #4
 800222a:	2b06      	cmp	r3, #6
 800222c:	d902      	bls.n	8002234 <NVIC_EncodePriority+0x30>
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	3b03      	subs	r3, #3
 8002232:	e000      	b.n	8002236 <NVIC_EncodePriority+0x32>
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002238:	f04f 32ff 	mov.w	r2, #4294967295
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43da      	mvns	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	401a      	ands	r2, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800224c:	f04f 31ff 	mov.w	r1, #4294967295
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	fa01 f303 	lsl.w	r3, r1, r3
 8002256:	43d9      	mvns	r1, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800225c:	4313      	orrs	r3, r2
         );
}
 800225e:	4618      	mov	r0, r3
 8002260:	3724      	adds	r7, #36	; 0x24
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
	...

0800226c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	3b01      	subs	r3, #1
 8002278:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800227c:	d301      	bcc.n	8002282 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800227e:	2301      	movs	r3, #1
 8002280:	e00f      	b.n	80022a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002282:	4a0a      	ldr	r2, [pc, #40]	; (80022ac <SysTick_Config+0x40>)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3b01      	subs	r3, #1
 8002288:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800228a:	210f      	movs	r1, #15
 800228c:	f04f 30ff 	mov.w	r0, #4294967295
 8002290:	f7ff ff8e 	bl	80021b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002294:	4b05      	ldr	r3, [pc, #20]	; (80022ac <SysTick_Config+0x40>)
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800229a:	4b04      	ldr	r3, [pc, #16]	; (80022ac <SysTick_Config+0x40>)
 800229c:	2207      	movs	r2, #7
 800229e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	e000e010 	.word	0xe000e010

080022b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f7ff ff29 	bl	8002110 <__NVIC_SetPriorityGrouping>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b086      	sub	sp, #24
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	4603      	mov	r3, r0
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
 80022d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022d8:	f7ff ff3e 	bl	8002158 <__NVIC_GetPriorityGrouping>
 80022dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	6978      	ldr	r0, [r7, #20]
 80022e4:	f7ff ff8e 	bl	8002204 <NVIC_EncodePriority>
 80022e8:	4602      	mov	r2, r0
 80022ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ee:	4611      	mov	r1, r2
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff ff5d 	bl	80021b0 <__NVIC_SetPriority>
}
 80022f6:	bf00      	nop
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b082      	sub	sp, #8
 8002302:	af00      	add	r7, sp, #0
 8002304:	4603      	mov	r3, r0
 8002306:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ff31 	bl	8002174 <__NVIC_EnableIRQ>
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ffa2 	bl	800226c <SysTick_Config>
 8002328:	4603      	mov	r3, r0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002334:	b480      	push	{r7}
 8002336:	b087      	sub	sp, #28
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800233e:	2300      	movs	r3, #0
 8002340:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002342:	e17f      	b.n	8002644 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	2101      	movs	r1, #1
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	fa01 f303 	lsl.w	r3, r1, r3
 8002350:	4013      	ands	r3, r2
 8002352:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 8171 	beq.w	800263e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	2b01      	cmp	r3, #1
 8002366:	d005      	beq.n	8002374 <HAL_GPIO_Init+0x40>
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d130      	bne.n	80023d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	2203      	movs	r2, #3
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	4013      	ands	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023aa:	2201      	movs	r2, #1
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	fa02 f303 	lsl.w	r3, r2, r3
 80023b2:	43db      	mvns	r3, r3
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	4013      	ands	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	091b      	lsrs	r3, r3, #4
 80023c0:	f003 0201 	and.w	r2, r3, #1
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b03      	cmp	r3, #3
 80023e0:	d118      	bne.n	8002414 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80023e8:	2201      	movs	r2, #1
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	4013      	ands	r3, r2
 80023f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	08db      	lsrs	r3, r3, #3
 80023fe:	f003 0201 	and.w	r2, r3, #1
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4313      	orrs	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f003 0303 	and.w	r3, r3, #3
 800241c:	2b03      	cmp	r3, #3
 800241e:	d017      	beq.n	8002450 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	2203      	movs	r2, #3
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4013      	ands	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 0303 	and.w	r3, r3, #3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d123      	bne.n	80024a4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	08da      	lsrs	r2, r3, #3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3208      	adds	r2, #8
 8002464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002468:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	220f      	movs	r2, #15
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	43db      	mvns	r3, r3
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	4013      	ands	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	691a      	ldr	r2, [r3, #16]
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	4313      	orrs	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	08da      	lsrs	r2, r3, #3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3208      	adds	r2, #8
 800249e:	6939      	ldr	r1, [r7, #16]
 80024a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	2203      	movs	r2, #3
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	4013      	ands	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 0203 	and.w	r2, r3, #3
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	fa02 f303 	lsl.w	r3, r2, r3
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 80ac 	beq.w	800263e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e6:	4b5f      	ldr	r3, [pc, #380]	; (8002664 <HAL_GPIO_Init+0x330>)
 80024e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ea:	4a5e      	ldr	r2, [pc, #376]	; (8002664 <HAL_GPIO_Init+0x330>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	6613      	str	r3, [r2, #96]	; 0x60
 80024f2:	4b5c      	ldr	r3, [pc, #368]	; (8002664 <HAL_GPIO_Init+0x330>)
 80024f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024fe:	4a5a      	ldr	r2, [pc, #360]	; (8002668 <HAL_GPIO_Init+0x334>)
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	089b      	lsrs	r3, r3, #2
 8002504:	3302      	adds	r3, #2
 8002506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800250a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f003 0303 	and.w	r3, r3, #3
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	220f      	movs	r2, #15
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	43db      	mvns	r3, r3
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	4013      	ands	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002528:	d025      	beq.n	8002576 <HAL_GPIO_Init+0x242>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a4f      	ldr	r2, [pc, #316]	; (800266c <HAL_GPIO_Init+0x338>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d01f      	beq.n	8002572 <HAL_GPIO_Init+0x23e>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a4e      	ldr	r2, [pc, #312]	; (8002670 <HAL_GPIO_Init+0x33c>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d019      	beq.n	800256e <HAL_GPIO_Init+0x23a>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a4d      	ldr	r2, [pc, #308]	; (8002674 <HAL_GPIO_Init+0x340>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d013      	beq.n	800256a <HAL_GPIO_Init+0x236>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a4c      	ldr	r2, [pc, #304]	; (8002678 <HAL_GPIO_Init+0x344>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d00d      	beq.n	8002566 <HAL_GPIO_Init+0x232>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a4b      	ldr	r2, [pc, #300]	; (800267c <HAL_GPIO_Init+0x348>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d007      	beq.n	8002562 <HAL_GPIO_Init+0x22e>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a4a      	ldr	r2, [pc, #296]	; (8002680 <HAL_GPIO_Init+0x34c>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d101      	bne.n	800255e <HAL_GPIO_Init+0x22a>
 800255a:	2306      	movs	r3, #6
 800255c:	e00c      	b.n	8002578 <HAL_GPIO_Init+0x244>
 800255e:	2307      	movs	r3, #7
 8002560:	e00a      	b.n	8002578 <HAL_GPIO_Init+0x244>
 8002562:	2305      	movs	r3, #5
 8002564:	e008      	b.n	8002578 <HAL_GPIO_Init+0x244>
 8002566:	2304      	movs	r3, #4
 8002568:	e006      	b.n	8002578 <HAL_GPIO_Init+0x244>
 800256a:	2303      	movs	r3, #3
 800256c:	e004      	b.n	8002578 <HAL_GPIO_Init+0x244>
 800256e:	2302      	movs	r3, #2
 8002570:	e002      	b.n	8002578 <HAL_GPIO_Init+0x244>
 8002572:	2301      	movs	r3, #1
 8002574:	e000      	b.n	8002578 <HAL_GPIO_Init+0x244>
 8002576:	2300      	movs	r3, #0
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	f002 0203 	and.w	r2, r2, #3
 800257e:	0092      	lsls	r2, r2, #2
 8002580:	4093      	lsls	r3, r2
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002588:	4937      	ldr	r1, [pc, #220]	; (8002668 <HAL_GPIO_Init+0x334>)
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	089b      	lsrs	r3, r3, #2
 800258e:	3302      	adds	r3, #2
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002596:	4b3b      	ldr	r3, [pc, #236]	; (8002684 <HAL_GPIO_Init+0x350>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	43db      	mvns	r3, r3
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4013      	ands	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025ba:	4a32      	ldr	r2, [pc, #200]	; (8002684 <HAL_GPIO_Init+0x350>)
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025c0:	4b30      	ldr	r3, [pc, #192]	; (8002684 <HAL_GPIO_Init+0x350>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	43db      	mvns	r3, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4013      	ands	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d003      	beq.n	80025e4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025e4:	4a27      	ldr	r2, [pc, #156]	; (8002684 <HAL_GPIO_Init+0x350>)
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025ea:	4b26      	ldr	r3, [pc, #152]	; (8002684 <HAL_GPIO_Init+0x350>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	43db      	mvns	r3, r3
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4013      	ands	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d003      	beq.n	800260e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4313      	orrs	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800260e:	4a1d      	ldr	r2, [pc, #116]	; (8002684 <HAL_GPIO_Init+0x350>)
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002614:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_GPIO_Init+0x350>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	43db      	mvns	r3, r3
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	4013      	ands	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d003      	beq.n	8002638 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002638:	4a12      	ldr	r2, [pc, #72]	; (8002684 <HAL_GPIO_Init+0x350>)
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	3301      	adds	r3, #1
 8002642:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	fa22 f303 	lsr.w	r3, r2, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	f47f ae78 	bne.w	8002344 <HAL_GPIO_Init+0x10>
  }
}
 8002654:	bf00      	nop
 8002656:	bf00      	nop
 8002658:	371c      	adds	r7, #28
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000
 8002668:	40010000 	.word	0x40010000
 800266c:	48000400 	.word	0x48000400
 8002670:	48000800 	.word	0x48000800
 8002674:	48000c00 	.word	0x48000c00
 8002678:	48001000 	.word	0x48001000
 800267c:	48001400 	.word	0x48001400
 8002680:	48001800 	.word	0x48001800
 8002684:	40010400 	.word	0x40010400

08002688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	691a      	ldr	r2, [r3, #16]
 8002698:	887b      	ldrh	r3, [r7, #2]
 800269a:	4013      	ands	r3, r2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
 80026a4:	e001      	b.n	80026aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026a6:	2300      	movs	r3, #0
 80026a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	460b      	mov	r3, r1
 80026c2:	807b      	strh	r3, [r7, #2]
 80026c4:	4613      	mov	r3, r2
 80026c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026c8:	787b      	ldrb	r3, [r7, #1]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026ce:	887a      	ldrh	r2, [r7, #2]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026d4:	e002      	b.n	80026dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026d6:	887a      	ldrh	r2, [r7, #2]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80026ec:	4b04      	ldr	r3, [pc, #16]	; (8002700 <HAL_PWREx_GetVoltageRange+0x18>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	40007000 	.word	0x40007000

08002704 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002712:	d130      	bne.n	8002776 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002714:	4b23      	ldr	r3, [pc, #140]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800271c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002720:	d038      	beq.n	8002794 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002722:	4b20      	ldr	r3, [pc, #128]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800272a:	4a1e      	ldr	r2, [pc, #120]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800272c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002730:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002732:	4b1d      	ldr	r3, [pc, #116]	; (80027a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2232      	movs	r2, #50	; 0x32
 8002738:	fb02 f303 	mul.w	r3, r2, r3
 800273c:	4a1b      	ldr	r2, [pc, #108]	; (80027ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800273e:	fba2 2303 	umull	r2, r3, r2, r3
 8002742:	0c9b      	lsrs	r3, r3, #18
 8002744:	3301      	adds	r3, #1
 8002746:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002748:	e002      	b.n	8002750 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	3b01      	subs	r3, #1
 800274e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002750:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002758:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800275c:	d102      	bne.n	8002764 <HAL_PWREx_ControlVoltageScaling+0x60>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1f2      	bne.n	800274a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002766:	695b      	ldr	r3, [r3, #20]
 8002768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800276c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002770:	d110      	bne.n	8002794 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e00f      	b.n	8002796 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002776:	4b0b      	ldr	r3, [pc, #44]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800277e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002782:	d007      	beq.n	8002794 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002784:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800278c:	4a05      	ldr	r2, [pc, #20]	; (80027a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800278e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002792:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	40007000 	.word	0x40007000
 80027a8:	20000018 	.word	0x20000018
 80027ac:	431bde83 	.word	0x431bde83

080027b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e3ca      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027c2:	4b97      	ldr	r3, [pc, #604]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 030c 	and.w	r3, r3, #12
 80027ca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027cc:	4b94      	ldr	r3, [pc, #592]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0310 	and.w	r3, r3, #16
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 80e4 	beq.w	80029ac <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <HAL_RCC_OscConfig+0x4a>
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	2b0c      	cmp	r3, #12
 80027ee:	f040 808b 	bne.w	8002908 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	f040 8087 	bne.w	8002908 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027fa:	4b89      	ldr	r3, [pc, #548]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d005      	beq.n	8002812 <HAL_RCC_OscConfig+0x62>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e3a2      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a1a      	ldr	r2, [r3, #32]
 8002816:	4b82      	ldr	r3, [pc, #520]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0308 	and.w	r3, r3, #8
 800281e:	2b00      	cmp	r3, #0
 8002820:	d004      	beq.n	800282c <HAL_RCC_OscConfig+0x7c>
 8002822:	4b7f      	ldr	r3, [pc, #508]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800282a:	e005      	b.n	8002838 <HAL_RCC_OscConfig+0x88>
 800282c:	4b7c      	ldr	r3, [pc, #496]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800282e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002832:	091b      	lsrs	r3, r3, #4
 8002834:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002838:	4293      	cmp	r3, r2
 800283a:	d223      	bcs.n	8002884 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4618      	mov	r0, r3
 8002842:	f000 fd55 	bl	80032f0 <RCC_SetFlashLatencyFromMSIRange>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e383      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002850:	4b73      	ldr	r3, [pc, #460]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a72      	ldr	r2, [pc, #456]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002856:	f043 0308 	orr.w	r3, r3, #8
 800285a:	6013      	str	r3, [r2, #0]
 800285c:	4b70      	ldr	r3, [pc, #448]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	496d      	ldr	r1, [pc, #436]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800286a:	4313      	orrs	r3, r2
 800286c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800286e:	4b6c      	ldr	r3, [pc, #432]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	021b      	lsls	r3, r3, #8
 800287c:	4968      	ldr	r1, [pc, #416]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800287e:	4313      	orrs	r3, r2
 8002880:	604b      	str	r3, [r1, #4]
 8002882:	e025      	b.n	80028d0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002884:	4b66      	ldr	r3, [pc, #408]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a65      	ldr	r2, [pc, #404]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800288a:	f043 0308 	orr.w	r3, r3, #8
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	4b63      	ldr	r3, [pc, #396]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	4960      	ldr	r1, [pc, #384]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028a2:	4b5f      	ldr	r3, [pc, #380]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	021b      	lsls	r3, r3, #8
 80028b0:	495b      	ldr	r1, [pc, #364]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d109      	bne.n	80028d0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f000 fd15 	bl	80032f0 <RCC_SetFlashLatencyFromMSIRange>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e343      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028d0:	f000 fc4a 	bl	8003168 <HAL_RCC_GetSysClockFreq>
 80028d4:	4602      	mov	r2, r0
 80028d6:	4b52      	ldr	r3, [pc, #328]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	091b      	lsrs	r3, r3, #4
 80028dc:	f003 030f 	and.w	r3, r3, #15
 80028e0:	4950      	ldr	r1, [pc, #320]	; (8002a24 <HAL_RCC_OscConfig+0x274>)
 80028e2:	5ccb      	ldrb	r3, [r1, r3]
 80028e4:	f003 031f 	and.w	r3, r3, #31
 80028e8:	fa22 f303 	lsr.w	r3, r2, r3
 80028ec:	4a4e      	ldr	r2, [pc, #312]	; (8002a28 <HAL_RCC_OscConfig+0x278>)
 80028ee:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80028f0:	4b4e      	ldr	r3, [pc, #312]	; (8002a2c <HAL_RCC_OscConfig+0x27c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff fbaf 	bl	8002058 <HAL_InitTick>
 80028fa:	4603      	mov	r3, r0
 80028fc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d052      	beq.n	80029aa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	e327      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d032      	beq.n	8002976 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002910:	4b43      	ldr	r3, [pc, #268]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a42      	ldr	r2, [pc, #264]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800291c:	f7ff fbec 	bl	80020f8 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002924:	f7ff fbe8 	bl	80020f8 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e310      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002936:	4b3a      	ldr	r3, [pc, #232]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002942:	4b37      	ldr	r3, [pc, #220]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a36      	ldr	r2, [pc, #216]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002948:	f043 0308 	orr.w	r3, r3, #8
 800294c:	6013      	str	r3, [r2, #0]
 800294e:	4b34      	ldr	r3, [pc, #208]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	4931      	ldr	r1, [pc, #196]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800295c:	4313      	orrs	r3, r2
 800295e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002960:	4b2f      	ldr	r3, [pc, #188]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	021b      	lsls	r3, r3, #8
 800296e:	492c      	ldr	r1, [pc, #176]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002970:	4313      	orrs	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
 8002974:	e01a      	b.n	80029ac <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002976:	4b2a      	ldr	r3, [pc, #168]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a29      	ldr	r2, [pc, #164]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800297c:	f023 0301 	bic.w	r3, r3, #1
 8002980:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002982:	f7ff fbb9 	bl	80020f8 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800298a:	f7ff fbb5 	bl	80020f8 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e2dd      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800299c:	4b20      	ldr	r3, [pc, #128]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f0      	bne.n	800298a <HAL_RCC_OscConfig+0x1da>
 80029a8:	e000      	b.n	80029ac <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029aa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d074      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d005      	beq.n	80029ca <HAL_RCC_OscConfig+0x21a>
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	2b0c      	cmp	r3, #12
 80029c2:	d10e      	bne.n	80029e2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d10b      	bne.n	80029e2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ca:	4b15      	ldr	r3, [pc, #84]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d064      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x2f0>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d160      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e2ba      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029ea:	d106      	bne.n	80029fa <HAL_RCC_OscConfig+0x24a>
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a0b      	ldr	r2, [pc, #44]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 80029f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029f6:	6013      	str	r3, [r2, #0]
 80029f8:	e026      	b.n	8002a48 <HAL_RCC_OscConfig+0x298>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a02:	d115      	bne.n	8002a30 <HAL_RCC_OscConfig+0x280>
 8002a04:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a05      	ldr	r2, [pc, #20]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002a0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a0e:	6013      	str	r3, [r2, #0]
 8002a10:	4b03      	ldr	r3, [pc, #12]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a02      	ldr	r2, [pc, #8]	; (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002a16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a1a:	6013      	str	r3, [r2, #0]
 8002a1c:	e014      	b.n	8002a48 <HAL_RCC_OscConfig+0x298>
 8002a1e:	bf00      	nop
 8002a20:	40021000 	.word	0x40021000
 8002a24:	080093ec 	.word	0x080093ec
 8002a28:	20000018 	.word	0x20000018
 8002a2c:	2000001c 	.word	0x2000001c
 8002a30:	4ba0      	ldr	r3, [pc, #640]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a9f      	ldr	r2, [pc, #636]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a3a:	6013      	str	r3, [r2, #0]
 8002a3c:	4b9d      	ldr	r3, [pc, #628]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a9c      	ldr	r2, [pc, #624]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d013      	beq.n	8002a78 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a50:	f7ff fb52 	bl	80020f8 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a58:	f7ff fb4e 	bl	80020f8 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b64      	cmp	r3, #100	; 0x64
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e276      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a6a:	4b92      	ldr	r3, [pc, #584]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d0f0      	beq.n	8002a58 <HAL_RCC_OscConfig+0x2a8>
 8002a76:	e014      	b.n	8002aa2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a78:	f7ff fb3e 	bl	80020f8 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a80:	f7ff fb3a 	bl	80020f8 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b64      	cmp	r3, #100	; 0x64
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e262      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a92:	4b88      	ldr	r3, [pc, #544]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1f0      	bne.n	8002a80 <HAL_RCC_OscConfig+0x2d0>
 8002a9e:	e000      	b.n	8002aa2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d060      	beq.n	8002b70 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	d005      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x310>
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2b0c      	cmp	r3, #12
 8002ab8:	d119      	bne.n	8002aee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d116      	bne.n	8002aee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ac0:	4b7c      	ldr	r3, [pc, #496]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d005      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x328>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e23f      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad8:	4b76      	ldr	r3, [pc, #472]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	061b      	lsls	r3, r3, #24
 8002ae6:	4973      	ldr	r1, [pc, #460]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aec:	e040      	b.n	8002b70 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d023      	beq.n	8002b3e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af6:	4b6f      	ldr	r3, [pc, #444]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a6e      	ldr	r2, [pc, #440]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b02:	f7ff faf9 	bl	80020f8 <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b0a:	f7ff faf5 	bl	80020f8 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e21d      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b1c:	4b65      	ldr	r3, [pc, #404]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f0      	beq.n	8002b0a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b28:	4b62      	ldr	r3, [pc, #392]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	061b      	lsls	r3, r3, #24
 8002b36:	495f      	ldr	r1, [pc, #380]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	604b      	str	r3, [r1, #4]
 8002b3c:	e018      	b.n	8002b70 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b3e:	4b5d      	ldr	r3, [pc, #372]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a5c      	ldr	r2, [pc, #368]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4a:	f7ff fad5 	bl	80020f8 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b52:	f7ff fad1 	bl	80020f8 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e1f9      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b64:	4b53      	ldr	r3, [pc, #332]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1f0      	bne.n	8002b52 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0308 	and.w	r3, r3, #8
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d03c      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d01c      	beq.n	8002bbe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b84:	4b4b      	ldr	r3, [pc, #300]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b8a:	4a4a      	ldr	r2, [pc, #296]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b94:	f7ff fab0 	bl	80020f8 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b9c:	f7ff faac 	bl	80020f8 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e1d4      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bae:	4b41      	ldr	r3, [pc, #260]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002bb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0ef      	beq.n	8002b9c <HAL_RCC_OscConfig+0x3ec>
 8002bbc:	e01b      	b.n	8002bf6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bbe:	4b3d      	ldr	r3, [pc, #244]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bc4:	4a3b      	ldr	r2, [pc, #236]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002bc6:	f023 0301 	bic.w	r3, r3, #1
 8002bca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bce:	f7ff fa93 	bl	80020f8 <HAL_GetTick>
 8002bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bd4:	e008      	b.n	8002be8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd6:	f7ff fa8f 	bl	80020f8 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d901      	bls.n	8002be8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e1b7      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002be8:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1ef      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f000 80a6 	beq.w	8002d50 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c04:	2300      	movs	r3, #0
 8002c06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c08:	4b2a      	ldr	r3, [pc, #168]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d10d      	bne.n	8002c30 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c14:	4b27      	ldr	r3, [pc, #156]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c18:	4a26      	ldr	r2, [pc, #152]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c1e:	6593      	str	r3, [r2, #88]	; 0x58
 8002c20:	4b24      	ldr	r3, [pc, #144]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c28:	60bb      	str	r3, [r7, #8]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c30:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <HAL_RCC_OscConfig+0x508>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d118      	bne.n	8002c6e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c3c:	4b1e      	ldr	r3, [pc, #120]	; (8002cb8 <HAL_RCC_OscConfig+0x508>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a1d      	ldr	r2, [pc, #116]	; (8002cb8 <HAL_RCC_OscConfig+0x508>)
 8002c42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c48:	f7ff fa56 	bl	80020f8 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c50:	f7ff fa52 	bl	80020f8 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e17a      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c62:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <HAL_RCC_OscConfig+0x508>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0f0      	beq.n	8002c50 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d108      	bne.n	8002c88 <HAL_RCC_OscConfig+0x4d8>
 8002c76:	4b0f      	ldr	r3, [pc, #60]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7c:	4a0d      	ldr	r2, [pc, #52]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c7e:	f043 0301 	orr.w	r3, r3, #1
 8002c82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c86:	e029      	b.n	8002cdc <HAL_RCC_OscConfig+0x52c>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2b05      	cmp	r3, #5
 8002c8e:	d115      	bne.n	8002cbc <HAL_RCC_OscConfig+0x50c>
 8002c90:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c96:	4a07      	ldr	r2, [pc, #28]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002c98:	f043 0304 	orr.w	r3, r3, #4
 8002c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ca0:	4b04      	ldr	r3, [pc, #16]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca6:	4a03      	ldr	r2, [pc, #12]	; (8002cb4 <HAL_RCC_OscConfig+0x504>)
 8002ca8:	f043 0301 	orr.w	r3, r3, #1
 8002cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cb0:	e014      	b.n	8002cdc <HAL_RCC_OscConfig+0x52c>
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40007000 	.word	0x40007000
 8002cbc:	4b9c      	ldr	r3, [pc, #624]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc2:	4a9b      	ldr	r2, [pc, #620]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002cc4:	f023 0301 	bic.w	r3, r3, #1
 8002cc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ccc:	4b98      	ldr	r3, [pc, #608]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd2:	4a97      	ldr	r2, [pc, #604]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002cd4:	f023 0304 	bic.w	r3, r3, #4
 8002cd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d016      	beq.n	8002d12 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce4:	f7ff fa08 	bl	80020f8 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cea:	e00a      	b.n	8002d02 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cec:	f7ff fa04 	bl	80020f8 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e12a      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d02:	4b8b      	ldr	r3, [pc, #556]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0ed      	beq.n	8002cec <HAL_RCC_OscConfig+0x53c>
 8002d10:	e015      	b.n	8002d3e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d12:	f7ff f9f1 	bl	80020f8 <HAL_GetTick>
 8002d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d18:	e00a      	b.n	8002d30 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1a:	f7ff f9ed 	bl	80020f8 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d901      	bls.n	8002d30 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e113      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d30:	4b7f      	ldr	r3, [pc, #508]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1ed      	bne.n	8002d1a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d3e:	7ffb      	ldrb	r3, [r7, #31]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d105      	bne.n	8002d50 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d44:	4b7a      	ldr	r3, [pc, #488]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d48:	4a79      	ldr	r2, [pc, #484]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002d4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d4e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 80fe 	beq.w	8002f56 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	f040 80d0 	bne.w	8002f04 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d64:	4b72      	ldr	r3, [pc, #456]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f003 0203 	and.w	r2, r3, #3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d130      	bne.n	8002dda <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	3b01      	subs	r3, #1
 8002d84:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d127      	bne.n	8002dda <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d94:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d11f      	bne.n	8002dda <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002da4:	2a07      	cmp	r2, #7
 8002da6:	bf14      	ite	ne
 8002da8:	2201      	movne	r2, #1
 8002daa:	2200      	moveq	r2, #0
 8002dac:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d113      	bne.n	8002dda <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dbc:	085b      	lsrs	r3, r3, #1
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d109      	bne.n	8002dda <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd0:	085b      	lsrs	r3, r3, #1
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d06e      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	2b0c      	cmp	r3, #12
 8002dde:	d069      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002de0:	4b53      	ldr	r3, [pc, #332]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d105      	bne.n	8002df8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002dec:	4b50      	ldr	r3, [pc, #320]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e0ad      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002dfc:	4b4c      	ldr	r3, [pc, #304]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a4b      	ldr	r2, [pc, #300]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e06:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e08:	f7ff f976 	bl	80020f8 <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e10:	f7ff f972 	bl	80020f8 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e09a      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e22:	4b43      	ldr	r3, [pc, #268]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1f0      	bne.n	8002e10 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e2e:	4b40      	ldr	r3, [pc, #256]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	4b40      	ldr	r3, [pc, #256]	; (8002f34 <HAL_RCC_OscConfig+0x784>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e3e:	3a01      	subs	r2, #1
 8002e40:	0112      	lsls	r2, r2, #4
 8002e42:	4311      	orrs	r1, r2
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e48:	0212      	lsls	r2, r2, #8
 8002e4a:	4311      	orrs	r1, r2
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e50:	0852      	lsrs	r2, r2, #1
 8002e52:	3a01      	subs	r2, #1
 8002e54:	0552      	lsls	r2, r2, #21
 8002e56:	4311      	orrs	r1, r2
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e5c:	0852      	lsrs	r2, r2, #1
 8002e5e:	3a01      	subs	r2, #1
 8002e60:	0652      	lsls	r2, r2, #25
 8002e62:	4311      	orrs	r1, r2
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e68:	0912      	lsrs	r2, r2, #4
 8002e6a:	0452      	lsls	r2, r2, #17
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	4930      	ldr	r1, [pc, #192]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e74:	4b2e      	ldr	r3, [pc, #184]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a2d      	ldr	r2, [pc, #180]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e7e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e80:	4b2b      	ldr	r3, [pc, #172]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	4a2a      	ldr	r2, [pc, #168]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002e86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e8a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e8c:	f7ff f934 	bl	80020f8 <HAL_GetTick>
 8002e90:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e94:	f7ff f930 	bl	80020f8 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e058      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea6:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d0f0      	beq.n	8002e94 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eb2:	e050      	b.n	8002f56 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e04f      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eb8:	4b1d      	ldr	r3, [pc, #116]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d148      	bne.n	8002f56 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ec4:	4b1a      	ldr	r3, [pc, #104]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a19      	ldr	r2, [pc, #100]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002eca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ece:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ed0:	4b17      	ldr	r3, [pc, #92]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	4a16      	ldr	r2, [pc, #88]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002ed6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eda:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002edc:	f7ff f90c 	bl	80020f8 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee4:	f7ff f908 	bl	80020f8 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e030      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef6:	4b0e      	ldr	r3, [pc, #56]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0f0      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x734>
 8002f02:	e028      	b.n	8002f56 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	2b0c      	cmp	r3, #12
 8002f08:	d023      	beq.n	8002f52 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f0a:	4b09      	ldr	r3, [pc, #36]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a08      	ldr	r2, [pc, #32]	; (8002f30 <HAL_RCC_OscConfig+0x780>)
 8002f10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f16:	f7ff f8ef 	bl	80020f8 <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f1c:	e00c      	b.n	8002f38 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f1e:	f7ff f8eb 	bl	80020f8 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d905      	bls.n	8002f38 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e013      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
 8002f30:	40021000 	.word	0x40021000
 8002f34:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f38:	4b09      	ldr	r3, [pc, #36]	; (8002f60 <HAL_RCC_OscConfig+0x7b0>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1ec      	bne.n	8002f1e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f44:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <HAL_RCC_OscConfig+0x7b0>)
 8002f46:	68da      	ldr	r2, [r3, #12]
 8002f48:	4905      	ldr	r1, [pc, #20]	; (8002f60 <HAL_RCC_OscConfig+0x7b0>)
 8002f4a:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <HAL_RCC_OscConfig+0x7b4>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	60cb      	str	r3, [r1, #12]
 8002f50:	e001      	b.n	8002f56 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e000      	b.n	8002f58 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3720      	adds	r7, #32
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40021000 	.word	0x40021000
 8002f64:	feeefffc 	.word	0xfeeefffc

08002f68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0e7      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f7c:	4b75      	ldr	r3, [pc, #468]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0307 	and.w	r3, r3, #7
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d910      	bls.n	8002fac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f8a:	4b72      	ldr	r3, [pc, #456]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f023 0207 	bic.w	r2, r3, #7
 8002f92:	4970      	ldr	r1, [pc, #448]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f9a:	4b6e      	ldr	r3, [pc, #440]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d001      	beq.n	8002fac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0cf      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d010      	beq.n	8002fda <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	4b66      	ldr	r3, [pc, #408]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d908      	bls.n	8002fda <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fc8:	4b63      	ldr	r3, [pc, #396]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	4960      	ldr	r1, [pc, #384]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d04c      	beq.n	8003080 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b03      	cmp	r3, #3
 8002fec:	d107      	bne.n	8002ffe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fee:	4b5a      	ldr	r3, [pc, #360]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d121      	bne.n	800303e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e0a6      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d107      	bne.n	8003016 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003006:	4b54      	ldr	r3, [pc, #336]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d115      	bne.n	800303e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e09a      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d107      	bne.n	800302e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800301e:	4b4e      	ldr	r3, [pc, #312]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d109      	bne.n	800303e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e08e      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800302e:	4b4a      	ldr	r3, [pc, #296]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e086      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800303e:	4b46      	ldr	r3, [pc, #280]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f023 0203 	bic.w	r2, r3, #3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	4943      	ldr	r1, [pc, #268]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 800304c:	4313      	orrs	r3, r2
 800304e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003050:	f7ff f852 	bl	80020f8 <HAL_GetTick>
 8003054:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003056:	e00a      	b.n	800306e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003058:	f7ff f84e 	bl	80020f8 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	f241 3288 	movw	r2, #5000	; 0x1388
 8003066:	4293      	cmp	r3, r2
 8003068:	d901      	bls.n	800306e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e06e      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800306e:	4b3a      	ldr	r3, [pc, #232]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 020c 	and.w	r2, r3, #12
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	429a      	cmp	r2, r3
 800307e:	d1eb      	bne.n	8003058 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d010      	beq.n	80030ae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	4b31      	ldr	r3, [pc, #196]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003098:	429a      	cmp	r2, r3
 800309a:	d208      	bcs.n	80030ae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800309c:	4b2e      	ldr	r3, [pc, #184]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	492b      	ldr	r1, [pc, #172]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030ae:	4b29      	ldr	r3, [pc, #164]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d210      	bcs.n	80030de <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030bc:	4b25      	ldr	r3, [pc, #148]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f023 0207 	bic.w	r2, r3, #7
 80030c4:	4923      	ldr	r1, [pc, #140]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030cc:	4b21      	ldr	r3, [pc, #132]	; (8003154 <HAL_RCC_ClockConfig+0x1ec>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d001      	beq.n	80030de <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e036      	b.n	800314c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0304 	and.w	r3, r3, #4
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d008      	beq.n	80030fc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030ea:	4b1b      	ldr	r3, [pc, #108]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	4918      	ldr	r1, [pc, #96]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d009      	beq.n	800311c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003108:	4b13      	ldr	r3, [pc, #76]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691b      	ldr	r3, [r3, #16]
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	4910      	ldr	r1, [pc, #64]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003118:	4313      	orrs	r3, r2
 800311a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800311c:	f000 f824 	bl	8003168 <HAL_RCC_GetSysClockFreq>
 8003120:	4602      	mov	r2, r0
 8003122:	4b0d      	ldr	r3, [pc, #52]	; (8003158 <HAL_RCC_ClockConfig+0x1f0>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	091b      	lsrs	r3, r3, #4
 8003128:	f003 030f 	and.w	r3, r3, #15
 800312c:	490b      	ldr	r1, [pc, #44]	; (800315c <HAL_RCC_ClockConfig+0x1f4>)
 800312e:	5ccb      	ldrb	r3, [r1, r3]
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	fa22 f303 	lsr.w	r3, r2, r3
 8003138:	4a09      	ldr	r2, [pc, #36]	; (8003160 <HAL_RCC_ClockConfig+0x1f8>)
 800313a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800313c:	4b09      	ldr	r3, [pc, #36]	; (8003164 <HAL_RCC_ClockConfig+0x1fc>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f7fe ff89 	bl	8002058 <HAL_InitTick>
 8003146:	4603      	mov	r3, r0
 8003148:	72fb      	strb	r3, [r7, #11]

  return status;
 800314a:	7afb      	ldrb	r3, [r7, #11]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40022000 	.word	0x40022000
 8003158:	40021000 	.word	0x40021000
 800315c:	080093ec 	.word	0x080093ec
 8003160:	20000018 	.word	0x20000018
 8003164:	2000001c 	.word	0x2000001c

08003168 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003168:	b480      	push	{r7}
 800316a:	b089      	sub	sp, #36	; 0x24
 800316c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800316e:	2300      	movs	r3, #0
 8003170:	61fb      	str	r3, [r7, #28]
 8003172:	2300      	movs	r3, #0
 8003174:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003176:	4b3e      	ldr	r3, [pc, #248]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f003 030c 	and.w	r3, r3, #12
 800317e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003180:	4b3b      	ldr	r3, [pc, #236]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d005      	beq.n	800319c <HAL_RCC_GetSysClockFreq+0x34>
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	2b0c      	cmp	r3, #12
 8003194:	d121      	bne.n	80031da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d11e      	bne.n	80031da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800319c:	4b34      	ldr	r3, [pc, #208]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d107      	bne.n	80031b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80031a8:	4b31      	ldr	r3, [pc, #196]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 80031aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	f003 030f 	and.w	r3, r3, #15
 80031b4:	61fb      	str	r3, [r7, #28]
 80031b6:	e005      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80031b8:	4b2d      	ldr	r3, [pc, #180]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	091b      	lsrs	r3, r3, #4
 80031be:	f003 030f 	and.w	r3, r3, #15
 80031c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80031c4:	4a2b      	ldr	r2, [pc, #172]	; (8003274 <HAL_RCC_GetSysClockFreq+0x10c>)
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10d      	bne.n	80031f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031d8:	e00a      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d102      	bne.n	80031e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031e0:	4b25      	ldr	r3, [pc, #148]	; (8003278 <HAL_RCC_GetSysClockFreq+0x110>)
 80031e2:	61bb      	str	r3, [r7, #24]
 80031e4:	e004      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d101      	bne.n	80031f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031ec:	4b23      	ldr	r3, [pc, #140]	; (800327c <HAL_RCC_GetSysClockFreq+0x114>)
 80031ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	2b0c      	cmp	r3, #12
 80031f4:	d134      	bne.n	8003260 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031f6:	4b1e      	ldr	r3, [pc, #120]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	2b02      	cmp	r3, #2
 8003204:	d003      	beq.n	800320e <HAL_RCC_GetSysClockFreq+0xa6>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b03      	cmp	r3, #3
 800320a:	d003      	beq.n	8003214 <HAL_RCC_GetSysClockFreq+0xac>
 800320c:	e005      	b.n	800321a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800320e:	4b1a      	ldr	r3, [pc, #104]	; (8003278 <HAL_RCC_GetSysClockFreq+0x110>)
 8003210:	617b      	str	r3, [r7, #20]
      break;
 8003212:	e005      	b.n	8003220 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003214:	4b19      	ldr	r3, [pc, #100]	; (800327c <HAL_RCC_GetSysClockFreq+0x114>)
 8003216:	617b      	str	r3, [r7, #20]
      break;
 8003218:	e002      	b.n	8003220 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	617b      	str	r3, [r7, #20]
      break;
 800321e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003220:	4b13      	ldr	r3, [pc, #76]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	091b      	lsrs	r3, r3, #4
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	3301      	adds	r3, #1
 800322c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800322e:	4b10      	ldr	r3, [pc, #64]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	0a1b      	lsrs	r3, r3, #8
 8003234:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	fb03 f202 	mul.w	r2, r3, r2
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	fbb2 f3f3 	udiv	r3, r2, r3
 8003244:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003246:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <HAL_RCC_GetSysClockFreq+0x108>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	0e5b      	lsrs	r3, r3, #25
 800324c:	f003 0303 	and.w	r3, r3, #3
 8003250:	3301      	adds	r3, #1
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	fbb2 f3f3 	udiv	r3, r2, r3
 800325e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003260:	69bb      	ldr	r3, [r7, #24]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3724      	adds	r7, #36	; 0x24
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40021000 	.word	0x40021000
 8003274:	08009404 	.word	0x08009404
 8003278:	00f42400 	.word	0x00f42400
 800327c:	007a1200 	.word	0x007a1200

08003280 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003284:	4b03      	ldr	r3, [pc, #12]	; (8003294 <HAL_RCC_GetHCLKFreq+0x14>)
 8003286:	681b      	ldr	r3, [r3, #0]
}
 8003288:	4618      	mov	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	20000018 	.word	0x20000018

08003298 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800329c:	f7ff fff0 	bl	8003280 <HAL_RCC_GetHCLKFreq>
 80032a0:	4602      	mov	r2, r0
 80032a2:	4b06      	ldr	r3, [pc, #24]	; (80032bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	0a1b      	lsrs	r3, r3, #8
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	4904      	ldr	r1, [pc, #16]	; (80032c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032ae:	5ccb      	ldrb	r3, [r1, r3]
 80032b0:	f003 031f 	and.w	r3, r3, #31
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40021000 	.word	0x40021000
 80032c0:	080093fc 	.word	0x080093fc

080032c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032c8:	f7ff ffda 	bl	8003280 <HAL_RCC_GetHCLKFreq>
 80032cc:	4602      	mov	r2, r0
 80032ce:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	0adb      	lsrs	r3, r3, #11
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	4904      	ldr	r1, [pc, #16]	; (80032ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80032da:	5ccb      	ldrb	r3, [r1, r3]
 80032dc:	f003 031f 	and.w	r3, r3, #31
 80032e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40021000 	.word	0x40021000
 80032ec:	080093fc 	.word	0x080093fc

080032f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032f8:	2300      	movs	r3, #0
 80032fa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032fc:	4b2a      	ldr	r3, [pc, #168]	; (80033a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003308:	f7ff f9ee 	bl	80026e8 <HAL_PWREx_GetVoltageRange>
 800330c:	6178      	str	r0, [r7, #20]
 800330e:	e014      	b.n	800333a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003310:	4b25      	ldr	r3, [pc, #148]	; (80033a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003314:	4a24      	ldr	r2, [pc, #144]	; (80033a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800331a:	6593      	str	r3, [r2, #88]	; 0x58
 800331c:	4b22      	ldr	r3, [pc, #136]	; (80033a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800331e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003328:	f7ff f9de 	bl	80026e8 <HAL_PWREx_GetVoltageRange>
 800332c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800332e:	4b1e      	ldr	r3, [pc, #120]	; (80033a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003332:	4a1d      	ldr	r2, [pc, #116]	; (80033a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003334:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003338:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003340:	d10b      	bne.n	800335a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b80      	cmp	r3, #128	; 0x80
 8003346:	d919      	bls.n	800337c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2ba0      	cmp	r3, #160	; 0xa0
 800334c:	d902      	bls.n	8003354 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800334e:	2302      	movs	r3, #2
 8003350:	613b      	str	r3, [r7, #16]
 8003352:	e013      	b.n	800337c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003354:	2301      	movs	r3, #1
 8003356:	613b      	str	r3, [r7, #16]
 8003358:	e010      	b.n	800337c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b80      	cmp	r3, #128	; 0x80
 800335e:	d902      	bls.n	8003366 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003360:	2303      	movs	r3, #3
 8003362:	613b      	str	r3, [r7, #16]
 8003364:	e00a      	b.n	800337c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b80      	cmp	r3, #128	; 0x80
 800336a:	d102      	bne.n	8003372 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800336c:	2302      	movs	r3, #2
 800336e:	613b      	str	r3, [r7, #16]
 8003370:	e004      	b.n	800337c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b70      	cmp	r3, #112	; 0x70
 8003376:	d101      	bne.n	800337c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003378:	2301      	movs	r3, #1
 800337a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800337c:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f023 0207 	bic.w	r2, r3, #7
 8003384:	4909      	ldr	r1, [pc, #36]	; (80033ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	4313      	orrs	r3, r2
 800338a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800338c:	4b07      	ldr	r3, [pc, #28]	; (80033ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	429a      	cmp	r2, r3
 8003398:	d001      	beq.n	800339e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40021000 	.word	0x40021000
 80033ac:	40022000 	.word	0x40022000

080033b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033b8:	2300      	movs	r3, #0
 80033ba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033bc:	2300      	movs	r3, #0
 80033be:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d041      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033d0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033d4:	d02a      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033d6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033da:	d824      	bhi.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033e0:	d008      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033e6:	d81e      	bhi.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00a      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033f0:	d010      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033f2:	e018      	b.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033f4:	4b86      	ldr	r3, [pc, #536]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	4a85      	ldr	r2, [pc, #532]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033fe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003400:	e015      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3304      	adds	r3, #4
 8003406:	2100      	movs	r1, #0
 8003408:	4618      	mov	r0, r3
 800340a:	f000 fabb 	bl	8003984 <RCCEx_PLLSAI1_Config>
 800340e:	4603      	mov	r3, r0
 8003410:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003412:	e00c      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	3320      	adds	r3, #32
 8003418:	2100      	movs	r1, #0
 800341a:	4618      	mov	r0, r3
 800341c:	f000 fba6 	bl	8003b6c <RCCEx_PLLSAI2_Config>
 8003420:	4603      	mov	r3, r0
 8003422:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003424:	e003      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	74fb      	strb	r3, [r7, #19]
      break;
 800342a:	e000      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800342c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800342e:	7cfb      	ldrb	r3, [r7, #19]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10b      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003434:	4b76      	ldr	r3, [pc, #472]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800343a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003442:	4973      	ldr	r1, [pc, #460]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003444:	4313      	orrs	r3, r2
 8003446:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800344a:	e001      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800344c:	7cfb      	ldrb	r3, [r7, #19]
 800344e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d041      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003460:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003464:	d02a      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003466:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800346a:	d824      	bhi.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800346c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003470:	d008      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003472:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003476:	d81e      	bhi.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00a      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800347c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003480:	d010      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003482:	e018      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003484:	4b62      	ldr	r3, [pc, #392]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	4a61      	ldr	r2, [pc, #388]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800348a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800348e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003490:	e015      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	3304      	adds	r3, #4
 8003496:	2100      	movs	r1, #0
 8003498:	4618      	mov	r0, r3
 800349a:	f000 fa73 	bl	8003984 <RCCEx_PLLSAI1_Config>
 800349e:	4603      	mov	r3, r0
 80034a0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034a2:	e00c      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3320      	adds	r3, #32
 80034a8:	2100      	movs	r1, #0
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fb5e 	bl	8003b6c <RCCEx_PLLSAI2_Config>
 80034b0:	4603      	mov	r3, r0
 80034b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034b4:	e003      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	74fb      	strb	r3, [r7, #19]
      break;
 80034ba:	e000      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80034bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034be:	7cfb      	ldrb	r3, [r7, #19]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10b      	bne.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034c4:	4b52      	ldr	r3, [pc, #328]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ca:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034d2:	494f      	ldr	r1, [pc, #316]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034da:	e001      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034dc:	7cfb      	ldrb	r3, [r7, #19]
 80034de:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 80a0 	beq.w	800362e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ee:	2300      	movs	r3, #0
 80034f0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034f2:	4b47      	ldr	r3, [pc, #284]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80034fe:	2301      	movs	r3, #1
 8003500:	e000      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003502:	2300      	movs	r3, #0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00d      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003508:	4b41      	ldr	r3, [pc, #260]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350c:	4a40      	ldr	r2, [pc, #256]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003512:	6593      	str	r3, [r2, #88]	; 0x58
 8003514:	4b3e      	ldr	r3, [pc, #248]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800351c:	60bb      	str	r3, [r7, #8]
 800351e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003520:	2301      	movs	r3, #1
 8003522:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003524:	4b3b      	ldr	r3, [pc, #236]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a3a      	ldr	r2, [pc, #232]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800352a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800352e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003530:	f7fe fde2 	bl	80020f8 <HAL_GetTick>
 8003534:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003536:	e009      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003538:	f7fe fdde 	bl	80020f8 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d902      	bls.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	74fb      	strb	r3, [r7, #19]
        break;
 800354a:	e005      	b.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800354c:	4b31      	ldr	r3, [pc, #196]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0ef      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003558:	7cfb      	ldrb	r3, [r7, #19]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d15c      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800355e:	4b2c      	ldr	r3, [pc, #176]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003560:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003564:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003568:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d01f      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	429a      	cmp	r2, r3
 800357a:	d019      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800357c:	4b24      	ldr	r3, [pc, #144]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003582:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003586:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003588:	4b21      	ldr	r3, [pc, #132]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800358e:	4a20      	ldr	r2, [pc, #128]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003594:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003598:	4b1d      	ldr	r3, [pc, #116]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359e:	4a1c      	ldr	r2, [pc, #112]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035a8:	4a19      	ldr	r2, [pc, #100]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d016      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ba:	f7fe fd9d 	bl	80020f8 <HAL_GetTick>
 80035be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035c0:	e00b      	b.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c2:	f7fe fd99 	bl	80020f8 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d902      	bls.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	74fb      	strb	r3, [r7, #19]
            break;
 80035d8:	e006      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035da:	4b0d      	ldr	r3, [pc, #52]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d0ec      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10c      	bne.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035ee:	4b08      	ldr	r3, [pc, #32]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035fe:	4904      	ldr	r1, [pc, #16]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003600:	4313      	orrs	r3, r2
 8003602:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003606:	e009      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003608:	7cfb      	ldrb	r3, [r7, #19]
 800360a:	74bb      	strb	r3, [r7, #18]
 800360c:	e006      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800360e:	bf00      	nop
 8003610:	40021000 	.word	0x40021000
 8003614:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800361c:	7c7b      	ldrb	r3, [r7, #17]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d105      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003622:	4b9e      	ldr	r3, [pc, #632]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003626:	4a9d      	ldr	r2, [pc, #628]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003628:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800362c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800363a:	4b98      	ldr	r3, [pc, #608]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003640:	f023 0203 	bic.w	r2, r3, #3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003648:	4994      	ldr	r1, [pc, #592]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00a      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800365c:	4b8f      	ldr	r3, [pc, #572]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003662:	f023 020c 	bic.w	r2, r3, #12
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800366a:	498c      	ldr	r1, [pc, #560]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0304 	and.w	r3, r3, #4
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800367e:	4b87      	ldr	r3, [pc, #540]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003684:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	4983      	ldr	r1, [pc, #524]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800368e:	4313      	orrs	r3, r2
 8003690:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00a      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036a0:	4b7e      	ldr	r3, [pc, #504]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ae:	497b      	ldr	r1, [pc, #492]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0310 	and.w	r3, r3, #16
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00a      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036c2:	4b76      	ldr	r3, [pc, #472]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036d0:	4972      	ldr	r1, [pc, #456]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0320 	and.w	r3, r3, #32
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00a      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036e4:	4b6d      	ldr	r3, [pc, #436]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ea:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f2:	496a      	ldr	r1, [pc, #424]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00a      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003706:	4b65      	ldr	r3, [pc, #404]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003714:	4961      	ldr	r1, [pc, #388]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00a      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003728:	4b5c      	ldr	r3, [pc, #368]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800372e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003736:	4959      	ldr	r1, [pc, #356]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800374a:	4b54      	ldr	r3, [pc, #336]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003750:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003758:	4950      	ldr	r1, [pc, #320]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00a      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800376c:	4b4b      	ldr	r3, [pc, #300]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003772:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800377a:	4948      	ldr	r1, [pc, #288]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800378e:	4b43      	ldr	r3, [pc, #268]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003794:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800379c:	493f      	ldr	r1, [pc, #252]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d028      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037b0:	4b3a      	ldr	r3, [pc, #232]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037b6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037be:	4937      	ldr	r1, [pc, #220]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037ce:	d106      	bne.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037d0:	4b32      	ldr	r3, [pc, #200]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	4a31      	ldr	r2, [pc, #196]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037da:	60d3      	str	r3, [r2, #12]
 80037dc:	e011      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037e2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037e6:	d10c      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3304      	adds	r3, #4
 80037ec:	2101      	movs	r1, #1
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 f8c8 	bl	8003984 <RCCEx_PLLSAI1_Config>
 80037f4:	4603      	mov	r3, r0
 80037f6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037f8:	7cfb      	ldrb	r3, [r7, #19]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80037fe:	7cfb      	ldrb	r3, [r7, #19]
 8003800:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d028      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800380e:	4b23      	ldr	r3, [pc, #140]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003814:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381c:	491f      	ldr	r1, [pc, #124]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800381e:	4313      	orrs	r3, r2
 8003820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003828:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800382c:	d106      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800382e:	4b1b      	ldr	r3, [pc, #108]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	4a1a      	ldr	r2, [pc, #104]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003834:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003838:	60d3      	str	r3, [r2, #12]
 800383a:	e011      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003840:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003844:	d10c      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3304      	adds	r3, #4
 800384a:	2101      	movs	r1, #1
 800384c:	4618      	mov	r0, r3
 800384e:	f000 f899 	bl	8003984 <RCCEx_PLLSAI1_Config>
 8003852:	4603      	mov	r3, r0
 8003854:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003856:	7cfb      	ldrb	r3, [r7, #19]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800385c:	7cfb      	ldrb	r3, [r7, #19]
 800385e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d02b      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800386c:	4b0b      	ldr	r3, [pc, #44]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003872:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800387a:	4908      	ldr	r1, [pc, #32]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387c:	4313      	orrs	r3, r2
 800387e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003886:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800388a:	d109      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800388c:	4b03      	ldr	r3, [pc, #12]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	4a02      	ldr	r2, [pc, #8]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003892:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003896:	60d3      	str	r3, [r2, #12]
 8003898:	e014      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800389a:	bf00      	nop
 800389c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038a8:	d10c      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	3304      	adds	r3, #4
 80038ae:	2101      	movs	r1, #1
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 f867 	bl	8003984 <RCCEx_PLLSAI1_Config>
 80038b6:	4603      	mov	r3, r0
 80038b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038ba:	7cfb      	ldrb	r3, [r7, #19]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80038c0:	7cfb      	ldrb	r3, [r7, #19]
 80038c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d02f      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038d0:	4b2b      	ldr	r3, [pc, #172]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038de:	4928      	ldr	r1, [pc, #160]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038ee:	d10d      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3304      	adds	r3, #4
 80038f4:	2102      	movs	r1, #2
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 f844 	bl	8003984 <RCCEx_PLLSAI1_Config>
 80038fc:	4603      	mov	r3, r0
 80038fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003900:	7cfb      	ldrb	r3, [r7, #19]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d014      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003906:	7cfb      	ldrb	r3, [r7, #19]
 8003908:	74bb      	strb	r3, [r7, #18]
 800390a:	e011      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003910:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003914:	d10c      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3320      	adds	r3, #32
 800391a:	2102      	movs	r1, #2
 800391c:	4618      	mov	r0, r3
 800391e:	f000 f925 	bl	8003b6c <RCCEx_PLLSAI2_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003926:	7cfb      	ldrb	r3, [r7, #19]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800392c:	7cfb      	ldrb	r3, [r7, #19]
 800392e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00a      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800393c:	4b10      	ldr	r3, [pc, #64]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800393e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003942:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800394a:	490d      	ldr	r1, [pc, #52]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800394c:	4313      	orrs	r3, r2
 800394e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00b      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800395e:	4b08      	ldr	r3, [pc, #32]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003964:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800396e:	4904      	ldr	r1, [pc, #16]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003970:	4313      	orrs	r3, r2
 8003972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003976:	7cbb      	ldrb	r3, [r7, #18]
}
 8003978:	4618      	mov	r0, r3
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40021000 	.word	0x40021000

08003984 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003992:	4b75      	ldr	r3, [pc, #468]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d018      	beq.n	80039d0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800399e:	4b72      	ldr	r3, [pc, #456]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f003 0203 	and.w	r2, r3, #3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d10d      	bne.n	80039ca <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
       ||
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d009      	beq.n	80039ca <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039b6:	4b6c      	ldr	r3, [pc, #432]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	091b      	lsrs	r3, r3, #4
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
       ||
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d047      	beq.n	8003a5a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	73fb      	strb	r3, [r7, #15]
 80039ce:	e044      	b.n	8003a5a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2b03      	cmp	r3, #3
 80039d6:	d018      	beq.n	8003a0a <RCCEx_PLLSAI1_Config+0x86>
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d825      	bhi.n	8003a28 <RCCEx_PLLSAI1_Config+0xa4>
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d002      	beq.n	80039e6 <RCCEx_PLLSAI1_Config+0x62>
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d009      	beq.n	80039f8 <RCCEx_PLLSAI1_Config+0x74>
 80039e4:	e020      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039e6:	4b60      	ldr	r3, [pc, #384]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d11d      	bne.n	8003a2e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039f6:	e01a      	b.n	8003a2e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039f8:	4b5b      	ldr	r3, [pc, #364]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d116      	bne.n	8003a32 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a08:	e013      	b.n	8003a32 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a0a:	4b57      	ldr	r3, [pc, #348]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10f      	bne.n	8003a36 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a16:	4b54      	ldr	r3, [pc, #336]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d109      	bne.n	8003a36 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a26:	e006      	b.n	8003a36 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a2c:	e004      	b.n	8003a38 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a2e:	bf00      	nop
 8003a30:	e002      	b.n	8003a38 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a32:	bf00      	nop
 8003a34:	e000      	b.n	8003a38 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a36:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10d      	bne.n	8003a5a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a3e:	4b4a      	ldr	r3, [pc, #296]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6819      	ldr	r1, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	011b      	lsls	r3, r3, #4
 8003a52:	430b      	orrs	r3, r1
 8003a54:	4944      	ldr	r1, [pc, #272]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d17d      	bne.n	8003b5c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a60:	4b41      	ldr	r3, [pc, #260]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a40      	ldr	r2, [pc, #256]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a6c:	f7fe fb44 	bl	80020f8 <HAL_GetTick>
 8003a70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a72:	e009      	b.n	8003a88 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a74:	f7fe fb40 	bl	80020f8 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d902      	bls.n	8003a88 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	73fb      	strb	r3, [r7, #15]
        break;
 8003a86:	e005      	b.n	8003a94 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a88:	4b37      	ldr	r3, [pc, #220]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1ef      	bne.n	8003a74 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d160      	bne.n	8003b5c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d111      	bne.n	8003ac4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aa0:	4b31      	ldr	r3, [pc, #196]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6892      	ldr	r2, [r2, #8]
 8003ab0:	0211      	lsls	r1, r2, #8
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	68d2      	ldr	r2, [r2, #12]
 8003ab6:	0912      	lsrs	r2, r2, #4
 8003ab8:	0452      	lsls	r2, r2, #17
 8003aba:	430a      	orrs	r2, r1
 8003abc:	492a      	ldr	r1, [pc, #168]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	610b      	str	r3, [r1, #16]
 8003ac2:	e027      	b.n	8003b14 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d112      	bne.n	8003af0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aca:	4b27      	ldr	r3, [pc, #156]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003ad2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6892      	ldr	r2, [r2, #8]
 8003ada:	0211      	lsls	r1, r2, #8
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6912      	ldr	r2, [r2, #16]
 8003ae0:	0852      	lsrs	r2, r2, #1
 8003ae2:	3a01      	subs	r2, #1
 8003ae4:	0552      	lsls	r2, r2, #21
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	491f      	ldr	r1, [pc, #124]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	610b      	str	r3, [r1, #16]
 8003aee:	e011      	b.n	8003b14 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003af0:	4b1d      	ldr	r3, [pc, #116]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003af8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6892      	ldr	r2, [r2, #8]
 8003b00:	0211      	lsls	r1, r2, #8
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6952      	ldr	r2, [r2, #20]
 8003b06:	0852      	lsrs	r2, r2, #1
 8003b08:	3a01      	subs	r2, #1
 8003b0a:	0652      	lsls	r2, r2, #25
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	4916      	ldr	r1, [pc, #88]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b14:	4b14      	ldr	r3, [pc, #80]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a13      	ldr	r2, [pc, #76]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b1e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b20:	f7fe faea 	bl	80020f8 <HAL_GetTick>
 8003b24:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b26:	e009      	b.n	8003b3c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b28:	f7fe fae6 	bl	80020f8 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d902      	bls.n	8003b3c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	73fb      	strb	r3, [r7, #15]
          break;
 8003b3a:	e005      	b.n	8003b48 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b3c:	4b0a      	ldr	r3, [pc, #40]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0ef      	beq.n	8003b28 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b4e:	4b06      	ldr	r3, [pc, #24]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b50:	691a      	ldr	r2, [r3, #16]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	4904      	ldr	r1, [pc, #16]	; (8003b68 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	40021000 	.word	0x40021000

08003b6c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b76:	2300      	movs	r3, #0
 8003b78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b7a:	4b6a      	ldr	r3, [pc, #424]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	f003 0303 	and.w	r3, r3, #3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d018      	beq.n	8003bb8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b86:	4b67      	ldr	r3, [pc, #412]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	f003 0203 	and.w	r2, r3, #3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d10d      	bne.n	8003bb2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
       ||
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d009      	beq.n	8003bb2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b9e:	4b61      	ldr	r3, [pc, #388]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	091b      	lsrs	r3, r3, #4
 8003ba4:	f003 0307 	and.w	r3, r3, #7
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
       ||
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d047      	beq.n	8003c42 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	73fb      	strb	r3, [r7, #15]
 8003bb6:	e044      	b.n	8003c42 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2b03      	cmp	r3, #3
 8003bbe:	d018      	beq.n	8003bf2 <RCCEx_PLLSAI2_Config+0x86>
 8003bc0:	2b03      	cmp	r3, #3
 8003bc2:	d825      	bhi.n	8003c10 <RCCEx_PLLSAI2_Config+0xa4>
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d002      	beq.n	8003bce <RCCEx_PLLSAI2_Config+0x62>
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d009      	beq.n	8003be0 <RCCEx_PLLSAI2_Config+0x74>
 8003bcc:	e020      	b.n	8003c10 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bce:	4b55      	ldr	r3, [pc, #340]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d11d      	bne.n	8003c16 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bde:	e01a      	b.n	8003c16 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003be0:	4b50      	ldr	r3, [pc, #320]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d116      	bne.n	8003c1a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bf0:	e013      	b.n	8003c1a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bf2:	4b4c      	ldr	r3, [pc, #304]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10f      	bne.n	8003c1e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bfe:	4b49      	ldr	r3, [pc, #292]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d109      	bne.n	8003c1e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c0e:	e006      	b.n	8003c1e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	73fb      	strb	r3, [r7, #15]
      break;
 8003c14:	e004      	b.n	8003c20 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c16:	bf00      	nop
 8003c18:	e002      	b.n	8003c20 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c1a:	bf00      	nop
 8003c1c:	e000      	b.n	8003c20 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c1e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10d      	bne.n	8003c42 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c26:	4b3f      	ldr	r3, [pc, #252]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6819      	ldr	r1, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	430b      	orrs	r3, r1
 8003c3c:	4939      	ldr	r1, [pc, #228]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d167      	bne.n	8003d18 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c48:	4b36      	ldr	r3, [pc, #216]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a35      	ldr	r2, [pc, #212]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c54:	f7fe fa50 	bl	80020f8 <HAL_GetTick>
 8003c58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c5a:	e009      	b.n	8003c70 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c5c:	f7fe fa4c 	bl	80020f8 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d902      	bls.n	8003c70 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c6e:	e005      	b.n	8003c7c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c70:	4b2c      	ldr	r3, [pc, #176]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1ef      	bne.n	8003c5c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c7c:	7bfb      	ldrb	r3, [r7, #15]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d14a      	bne.n	8003d18 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d111      	bne.n	8003cac <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c88:	4b26      	ldr	r3, [pc, #152]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6892      	ldr	r2, [r2, #8]
 8003c98:	0211      	lsls	r1, r2, #8
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68d2      	ldr	r2, [r2, #12]
 8003c9e:	0912      	lsrs	r2, r2, #4
 8003ca0:	0452      	lsls	r2, r2, #17
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	491f      	ldr	r1, [pc, #124]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	614b      	str	r3, [r1, #20]
 8003caa:	e011      	b.n	8003cd0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cac:	4b1d      	ldr	r3, [pc, #116]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003cb4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6892      	ldr	r2, [r2, #8]
 8003cbc:	0211      	lsls	r1, r2, #8
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	6912      	ldr	r2, [r2, #16]
 8003cc2:	0852      	lsrs	r2, r2, #1
 8003cc4:	3a01      	subs	r2, #1
 8003cc6:	0652      	lsls	r2, r2, #25
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	4916      	ldr	r1, [pc, #88]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003cd0:	4b14      	ldr	r3, [pc, #80]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a13      	ldr	r2, [pc, #76]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cdc:	f7fe fa0c 	bl	80020f8 <HAL_GetTick>
 8003ce0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ce2:	e009      	b.n	8003cf8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ce4:	f7fe fa08 	bl	80020f8 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d902      	bls.n	8003cf8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	73fb      	strb	r3, [r7, #15]
          break;
 8003cf6:	e005      	b.n	8003d04 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cf8:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0ef      	beq.n	8003ce4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d106      	bne.n	8003d18 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d0a:	4b06      	ldr	r3, [pc, #24]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d0c:	695a      	ldr	r2, [r3, #20]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	4904      	ldr	r1, [pc, #16]	; (8003d24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	40021000 	.word	0x40021000

08003d28 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e049      	b.n	8003dce <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	795b      	ldrb	r3, [r3, #5]
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d105      	bne.n	8003d50 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f7fd fe32 	bl	80019b4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2202      	movs	r2, #2
 8003d54:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f042 0204 	orr.w	r2, r2, #4
 8003d64:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d70:	2b40      	cmp	r3, #64	; 0x40
 8003d72:	d104      	bne.n	8003d7e <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2204      	movs	r2, #4
 8003d78:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e027      	b.n	8003dce <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8003d7e:	f7fe f9bb 	bl	80020f8 <HAL_GetTick>
 8003d82:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8003d84:	e015      	b.n	8003db2 <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8003d86:	f7fe f9b7 	bl	80020f8 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d90e      	bls.n	8003db2 <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f003 0304 	and.w	r3, r3, #4
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d107      	bne.n	8003db2 <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2204      	movs	r2, #4
 8003da6:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e00d      	b.n	8003dce <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d0e2      	beq.n	8003d86 <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8003dd6:	b580      	push	{r7, lr}
 8003dd8:	b084      	sub	sp, #16
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
 8003dde:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	791b      	ldrb	r3, [r3, #4]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d101      	bne.n	8003df0 <HAL_RNG_GenerateRandomNumber+0x1a>
 8003dec:	2302      	movs	r3, #2
 8003dee:	e044      	b.n	8003e7a <HAL_RNG_GenerateRandomNumber+0xa4>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	795b      	ldrb	r3, [r3, #5]
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d133      	bne.n	8003e68 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	715a      	strb	r2, [r3, #5]
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e06:	f7fe f977 	bl	80020f8 <HAL_GetTick>
 8003e0a:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003e0c:	e018      	b.n	8003e40 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8003e0e:	f7fe f973 	bl	80020f8 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d911      	bls.n	8003e40 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d00a      	beq.n	8003e40 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2202      	movs	r2, #2
 8003e34:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e01c      	b.n	8003e7a <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d1df      	bne.n	8003e0e <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	60da      	str	r2, [r3, #12]
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
    }
#else
    *random32bit = hrng->RandomNumber;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68da      	ldr	r2, [r3, #12]
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	601a      	str	r2, [r3, #0]

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	715a      	strb	r2, [r3, #5]
 8003e66:	e004      	b.n	8003e72 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2204      	movs	r2, #4
 8003e6c:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	711a      	strb	r2, [r3, #4]

  return status;
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b084      	sub	sp, #16
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	f003 0320 	and.w	r3, r3, #32
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2210      	movs	r2, #16
 8003ea4:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	60fb      	str	r3, [r7, #12]
 8003eaa:	e01f      	b.n	8003eec <HAL_RNG_IRQHandler+0x6a>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d01a      	beq.n	8003eec <HAL_RNG_IRQHandler+0x6a>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if ((itflag & RNG_FLAG_SECS) != RNG_FLAG_SECS)
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d108      	bne.n	8003ed2 <HAL_RNG_IRQHandler+0x50>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ece:	605a      	str	r2, [r3, #4]
 8003ed0:	e00c      	b.n	8003eec <HAL_RNG_IRQHandler+0x6a>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2208      	movs	r2, #8
 8003ed6:	609a      	str	r2, [r3, #8]
      rngclockerror = 1U;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0208 	bic.w	r2, r2, #8
 8003eea:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d10b      	bne.n	8003f0a <HAL_RNG_IRQHandler+0x88>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2204      	movs	r2, #4
 8003ef6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 f837 	bl	8003f6c <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8003f06:	605a      	str	r2, [r3, #4]

    return;
 8003f08:	e022      	b.n	8003f50 <HAL_RNG_IRQHandler+0xce>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d01d      	beq.n	8003f50 <HAL_RNG_IRQHandler+0xce>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0208 	bic.w	r2, r2, #8
 8003f22:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	795b      	ldrb	r3, [r3, #5]
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d00b      	beq.n	8003f50 <HAL_RNG_IRQHandler+0xce>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	4619      	mov	r1, r3
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f803 	bl	8003f56 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8003f56:	b480      	push	{r7}
 8003f58:	b083      	sub	sp, #12
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
 8003f5e:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e049      	b.n	8004026 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fd fd50 	bl	8001a4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3304      	adds	r3, #4
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	4610      	mov	r0, r2
 8003fc0:	f000 fa9a 	bl	80044f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
	...

08004030 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d001      	beq.n	8004048 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e04f      	b.n	80040e8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68da      	ldr	r2, [r3, #12]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0201 	orr.w	r2, r2, #1
 800405e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a23      	ldr	r2, [pc, #140]	; (80040f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d01d      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004072:	d018      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a1f      	ldr	r2, [pc, #124]	; (80040f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d013      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1e      	ldr	r2, [pc, #120]	; (80040fc <HAL_TIM_Base_Start_IT+0xcc>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d00e      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a1c      	ldr	r2, [pc, #112]	; (8004100 <HAL_TIM_Base_Start_IT+0xd0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d009      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a1b      	ldr	r2, [pc, #108]	; (8004104 <HAL_TIM_Base_Start_IT+0xd4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d004      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a19      	ldr	r2, [pc, #100]	; (8004108 <HAL_TIM_Base_Start_IT+0xd8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d115      	bne.n	80040d2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	4b17      	ldr	r3, [pc, #92]	; (800410c <HAL_TIM_Base_Start_IT+0xdc>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b06      	cmp	r3, #6
 80040b6:	d015      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040be:	d011      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0201 	orr.w	r2, r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d0:	e008      	b.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f042 0201 	orr.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	e000      	b.n	80040e6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3714      	adds	r7, #20
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr
 80040f4:	40012c00 	.word	0x40012c00
 80040f8:	40000400 	.word	0x40000400
 80040fc:	40000800 	.word	0x40000800
 8004100:	40000c00 	.word	0x40000c00
 8004104:	40013400 	.word	0x40013400
 8004108:	40014000 	.word	0x40014000
 800410c:	00010007 	.word	0x00010007

08004110 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d020      	beq.n	8004174 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d01b      	beq.n	8004174 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f06f 0202 	mvn.w	r2, #2
 8004144:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f9ad 	bl	80044ba <HAL_TIM_IC_CaptureCallback>
 8004160:	e005      	b.n	800416e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f99f 	bl	80044a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f9b0 	bl	80044ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f003 0304 	and.w	r3, r3, #4
 800417a:	2b00      	cmp	r3, #0
 800417c:	d020      	beq.n	80041c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d01b      	beq.n	80041c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f06f 0204 	mvn.w	r2, #4
 8004190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2202      	movs	r2, #2
 8004196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f987 	bl	80044ba <HAL_TIM_IC_CaptureCallback>
 80041ac:	e005      	b.n	80041ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f979 	bl	80044a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 f98a 	bl	80044ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f003 0308 	and.w	r3, r3, #8
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d020      	beq.n	800420c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f003 0308 	and.w	r3, r3, #8
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d01b      	beq.n	800420c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0208 	mvn.w	r2, #8
 80041dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2204      	movs	r2, #4
 80041e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	f003 0303 	and.w	r3, r3, #3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f961 	bl	80044ba <HAL_TIM_IC_CaptureCallback>
 80041f8:	e005      	b.n	8004206 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f953 	bl	80044a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f964 	bl	80044ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	f003 0310 	and.w	r3, r3, #16
 8004212:	2b00      	cmp	r3, #0
 8004214:	d020      	beq.n	8004258 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f003 0310 	and.w	r3, r3, #16
 800421c:	2b00      	cmp	r3, #0
 800421e:	d01b      	beq.n	8004258 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f06f 0210 	mvn.w	r2, #16
 8004228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2208      	movs	r2, #8
 800422e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f93b 	bl	80044ba <HAL_TIM_IC_CaptureCallback>
 8004244:	e005      	b.n	8004252 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 f92d 	bl	80044a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 f93e 	bl	80044ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00c      	beq.n	800427c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	2b00      	cmp	r3, #0
 800426a:	d007      	beq.n	800427c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f06f 0201 	mvn.w	r2, #1
 8004274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7fd fa82 	bl	8001780 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00c      	beq.n	80042a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800428c:	2b00      	cmp	r3, #0
 800428e:	d007      	beq.n	80042a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 faf2 	bl	8004884 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00c      	beq.n	80042c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d007      	beq.n	80042c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80042bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 faea 	bl	8004898 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00c      	beq.n	80042e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d007      	beq.n	80042e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f8fd 	bl	80044e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	f003 0320 	and.w	r3, r3, #32
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00c      	beq.n	800430c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f003 0320 	and.w	r3, r3, #32
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d007      	beq.n	800430c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f06f 0220 	mvn.w	r2, #32
 8004304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 fab2 	bl	8004870 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800430c:	bf00      	nop
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800431e:	2300      	movs	r3, #0
 8004320:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004328:	2b01      	cmp	r3, #1
 800432a:	d101      	bne.n	8004330 <HAL_TIM_ConfigClockSource+0x1c>
 800432c:	2302      	movs	r3, #2
 800432e:	e0b6      	b.n	800449e <HAL_TIM_ConfigClockSource+0x18a>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800434e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004352:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800435a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436c:	d03e      	beq.n	80043ec <HAL_TIM_ConfigClockSource+0xd8>
 800436e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004372:	f200 8087 	bhi.w	8004484 <HAL_TIM_ConfigClockSource+0x170>
 8004376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800437a:	f000 8086 	beq.w	800448a <HAL_TIM_ConfigClockSource+0x176>
 800437e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004382:	d87f      	bhi.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
 8004384:	2b70      	cmp	r3, #112	; 0x70
 8004386:	d01a      	beq.n	80043be <HAL_TIM_ConfigClockSource+0xaa>
 8004388:	2b70      	cmp	r3, #112	; 0x70
 800438a:	d87b      	bhi.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
 800438c:	2b60      	cmp	r3, #96	; 0x60
 800438e:	d050      	beq.n	8004432 <HAL_TIM_ConfigClockSource+0x11e>
 8004390:	2b60      	cmp	r3, #96	; 0x60
 8004392:	d877      	bhi.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
 8004394:	2b50      	cmp	r3, #80	; 0x50
 8004396:	d03c      	beq.n	8004412 <HAL_TIM_ConfigClockSource+0xfe>
 8004398:	2b50      	cmp	r3, #80	; 0x50
 800439a:	d873      	bhi.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
 800439c:	2b40      	cmp	r3, #64	; 0x40
 800439e:	d058      	beq.n	8004452 <HAL_TIM_ConfigClockSource+0x13e>
 80043a0:	2b40      	cmp	r3, #64	; 0x40
 80043a2:	d86f      	bhi.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
 80043a4:	2b30      	cmp	r3, #48	; 0x30
 80043a6:	d064      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x15e>
 80043a8:	2b30      	cmp	r3, #48	; 0x30
 80043aa:	d86b      	bhi.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
 80043ac:	2b20      	cmp	r3, #32
 80043ae:	d060      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x15e>
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d867      	bhi.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d05c      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x15e>
 80043b8:	2b10      	cmp	r3, #16
 80043ba:	d05a      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x15e>
 80043bc:	e062      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043ce:	f000 f9a7 	bl	8004720 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	609a      	str	r2, [r3, #8]
      break;
 80043ea:	e04f      	b.n	800448c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043fc:	f000 f990 	bl	8004720 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800440e:	609a      	str	r2, [r3, #8]
      break;
 8004410:	e03c      	b.n	800448c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800441e:	461a      	mov	r2, r3
 8004420:	f000 f904 	bl	800462c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2150      	movs	r1, #80	; 0x50
 800442a:	4618      	mov	r0, r3
 800442c:	f000 f95d 	bl	80046ea <TIM_ITRx_SetConfig>
      break;
 8004430:	e02c      	b.n	800448c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800443e:	461a      	mov	r2, r3
 8004440:	f000 f923 	bl	800468a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2160      	movs	r1, #96	; 0x60
 800444a:	4618      	mov	r0, r3
 800444c:	f000 f94d 	bl	80046ea <TIM_ITRx_SetConfig>
      break;
 8004450:	e01c      	b.n	800448c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800445e:	461a      	mov	r2, r3
 8004460:	f000 f8e4 	bl	800462c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2140      	movs	r1, #64	; 0x40
 800446a:	4618      	mov	r0, r3
 800446c:	f000 f93d 	bl	80046ea <TIM_ITRx_SetConfig>
      break;
 8004470:	e00c      	b.n	800448c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4619      	mov	r1, r3
 800447c:	4610      	mov	r0, r2
 800447e:	f000 f934 	bl	80046ea <TIM_ITRx_SetConfig>
      break;
 8004482:	e003      	b.n	800448c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	73fb      	strb	r3, [r7, #15]
      break;
 8004488:	e000      	b.n	800448c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800448a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800449c:	7bfb      	ldrb	r3, [r7, #15]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b083      	sub	sp, #12
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr

080044ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044ba:	b480      	push	{r7}
 80044bc:	b083      	sub	sp, #12
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044ce:	b480      	push	{r7}
 80044d0:	b083      	sub	sp, #12
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b083      	sub	sp, #12
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
	...

080044f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4a40      	ldr	r2, [pc, #256]	; (800460c <TIM_Base_SetConfig+0x114>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d013      	beq.n	8004538 <TIM_Base_SetConfig+0x40>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004516:	d00f      	beq.n	8004538 <TIM_Base_SetConfig+0x40>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a3d      	ldr	r2, [pc, #244]	; (8004610 <TIM_Base_SetConfig+0x118>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d00b      	beq.n	8004538 <TIM_Base_SetConfig+0x40>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a3c      	ldr	r2, [pc, #240]	; (8004614 <TIM_Base_SetConfig+0x11c>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d007      	beq.n	8004538 <TIM_Base_SetConfig+0x40>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a3b      	ldr	r2, [pc, #236]	; (8004618 <TIM_Base_SetConfig+0x120>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d003      	beq.n	8004538 <TIM_Base_SetConfig+0x40>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a3a      	ldr	r2, [pc, #232]	; (800461c <TIM_Base_SetConfig+0x124>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d108      	bne.n	800454a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800453e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	4313      	orrs	r3, r2
 8004548:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a2f      	ldr	r2, [pc, #188]	; (800460c <TIM_Base_SetConfig+0x114>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d01f      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004558:	d01b      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a2c      	ldr	r2, [pc, #176]	; (8004610 <TIM_Base_SetConfig+0x118>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d017      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a2b      	ldr	r2, [pc, #172]	; (8004614 <TIM_Base_SetConfig+0x11c>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d013      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a2a      	ldr	r2, [pc, #168]	; (8004618 <TIM_Base_SetConfig+0x120>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d00f      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a29      	ldr	r2, [pc, #164]	; (800461c <TIM_Base_SetConfig+0x124>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d00b      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a28      	ldr	r2, [pc, #160]	; (8004620 <TIM_Base_SetConfig+0x128>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d007      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a27      	ldr	r2, [pc, #156]	; (8004624 <TIM_Base_SetConfig+0x12c>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d003      	beq.n	8004592 <TIM_Base_SetConfig+0x9a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a26      	ldr	r2, [pc, #152]	; (8004628 <TIM_Base_SetConfig+0x130>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d108      	bne.n	80045a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	689a      	ldr	r2, [r3, #8]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a10      	ldr	r2, [pc, #64]	; (800460c <TIM_Base_SetConfig+0x114>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d00f      	beq.n	80045f0 <TIM_Base_SetConfig+0xf8>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a12      	ldr	r2, [pc, #72]	; (800461c <TIM_Base_SetConfig+0x124>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d00b      	beq.n	80045f0 <TIM_Base_SetConfig+0xf8>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a11      	ldr	r2, [pc, #68]	; (8004620 <TIM_Base_SetConfig+0x128>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d007      	beq.n	80045f0 <TIM_Base_SetConfig+0xf8>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4a10      	ldr	r2, [pc, #64]	; (8004624 <TIM_Base_SetConfig+0x12c>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d003      	beq.n	80045f0 <TIM_Base_SetConfig+0xf8>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a0f      	ldr	r2, [pc, #60]	; (8004628 <TIM_Base_SetConfig+0x130>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d103      	bne.n	80045f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	691a      	ldr	r2, [r3, #16]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	615a      	str	r2, [r3, #20]
}
 80045fe:	bf00      	nop
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	40012c00 	.word	0x40012c00
 8004610:	40000400 	.word	0x40000400
 8004614:	40000800 	.word	0x40000800
 8004618:	40000c00 	.word	0x40000c00
 800461c:	40013400 	.word	0x40013400
 8004620:	40014000 	.word	0x40014000
 8004624:	40014400 	.word	0x40014400
 8004628:	40014800 	.word	0x40014800

0800462c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800462c:	b480      	push	{r7}
 800462e:	b087      	sub	sp, #28
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	f023 0201 	bic.w	r2, r3, #1
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004656:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f023 030a 	bic.w	r3, r3, #10
 8004668:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	4313      	orrs	r3, r2
 8004670:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	621a      	str	r2, [r3, #32]
}
 800467e:	bf00      	nop
 8004680:	371c      	adds	r7, #28
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800468a:	b480      	push	{r7}
 800468c:	b087      	sub	sp, #28
 800468e:	af00      	add	r7, sp, #0
 8004690:	60f8      	str	r0, [r7, #12]
 8004692:	60b9      	str	r1, [r7, #8]
 8004694:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	f023 0210 	bic.w	r2, r3, #16
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	031b      	lsls	r3, r3, #12
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	011b      	lsls	r3, r3, #4
 80046cc:	697a      	ldr	r2, [r7, #20]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	621a      	str	r2, [r3, #32]
}
 80046de:	bf00      	nop
 80046e0:	371c      	adds	r7, #28
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046ea:	b480      	push	{r7}
 80046ec:	b085      	sub	sp, #20
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
 80046f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004700:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4313      	orrs	r3, r2
 8004708:	f043 0307 	orr.w	r3, r3, #7
 800470c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	609a      	str	r2, [r3, #8]
}
 8004714:	bf00      	nop
 8004716:	3714      	adds	r7, #20
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
 800472c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800473a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	021a      	lsls	r2, r3, #8
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	431a      	orrs	r2, r3
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	4313      	orrs	r3, r2
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	4313      	orrs	r3, r2
 800474c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	697a      	ldr	r2, [r7, #20]
 8004752:	609a      	str	r2, [r3, #8]
}
 8004754:	bf00      	nop
 8004756:	371c      	adds	r7, #28
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004774:	2302      	movs	r3, #2
 8004776:	e068      	b.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a2e      	ldr	r2, [pc, #184]	; (8004858 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d004      	beq.n	80047ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a2d      	ldr	r2, [pc, #180]	; (800485c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d108      	bne.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80047b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a1e      	ldr	r2, [pc, #120]	; (8004858 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d01d      	beq.n	800481e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ea:	d018      	beq.n	800481e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a1b      	ldr	r2, [pc, #108]	; (8004860 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d013      	beq.n	800481e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a1a      	ldr	r2, [pc, #104]	; (8004864 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d00e      	beq.n	800481e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a18      	ldr	r2, [pc, #96]	; (8004868 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d009      	beq.n	800481e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a13      	ldr	r2, [pc, #76]	; (800485c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d004      	beq.n	800481e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a14      	ldr	r2, [pc, #80]	; (800486c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d10c      	bne.n	8004838 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004824:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	4313      	orrs	r3, r2
 800482e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3714      	adds	r7, #20
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40012c00 	.word	0x40012c00
 800485c:	40013400 	.word	0x40013400
 8004860:	40000400 	.word	0x40000400
 8004864:	40000800 	.word	0x40000800
 8004868:	40000c00 	.word	0x40000c00
 800486c:	40014000 	.word	0x40014000

08004870 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004878:	bf00      	nop
 800487a:	370c      	adds	r7, #12
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr

08004898 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e040      	b.n	8004940 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d106      	bne.n	80048d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7fd f8e0 	bl	8001a94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2224      	movs	r2, #36	; 0x24
 80048d8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0201 	bic.w	r2, r2, #1
 80048e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d002      	beq.n	80048f8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 fb6a 	bl	8004fcc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 f8af 	bl	8004a5c <UART_SetConfig>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e01b      	b.n	8004940 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004916:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004926:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0201 	orr.w	r2, r2, #1
 8004936:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 fbe9 	bl	8005110 <UART_CheckIdleState>
 800493e:	4603      	mov	r3, r0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08a      	sub	sp, #40	; 0x28
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	603b      	str	r3, [r7, #0]
 8004954:	4613      	mov	r3, r2
 8004956:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800495c:	2b20      	cmp	r3, #32
 800495e:	d178      	bne.n	8004a52 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_UART_Transmit+0x24>
 8004966:	88fb      	ldrh	r3, [r7, #6]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e071      	b.n	8004a54 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2221      	movs	r2, #33	; 0x21
 800497c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800497e:	f7fd fbbb 	bl	80020f8 <HAL_GetTick>
 8004982:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	88fa      	ldrh	r2, [r7, #6]
 8004988:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	88fa      	ldrh	r2, [r7, #6]
 8004990:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800499c:	d108      	bne.n	80049b0 <HAL_UART_Transmit+0x68>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d104      	bne.n	80049b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80049a6:	2300      	movs	r3, #0
 80049a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	61bb      	str	r3, [r7, #24]
 80049ae:	e003      	b.n	80049b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049b4:	2300      	movs	r3, #0
 80049b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80049b8:	e030      	b.n	8004a1c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2200      	movs	r2, #0
 80049c2:	2180      	movs	r1, #128	; 0x80
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 fc4b 	bl	8005260 <UART_WaitOnFlagUntilTimeout>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d004      	beq.n	80049da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2220      	movs	r2, #32
 80049d4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e03c      	b.n	8004a54 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10b      	bne.n	80049f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	881a      	ldrh	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049ec:	b292      	uxth	r2, r2
 80049ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	3302      	adds	r3, #2
 80049f4:	61bb      	str	r3, [r7, #24]
 80049f6:	e008      	b.n	8004a0a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	781a      	ldrb	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	b292      	uxth	r2, r2
 8004a02:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	3301      	adds	r3, #1
 8004a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1c8      	bne.n	80049ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2140      	movs	r1, #64	; 0x40
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f000 fc14 	bl	8005260 <UART_WaitOnFlagUntilTimeout>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d004      	beq.n	8004a48 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2220      	movs	r2, #32
 8004a42:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e005      	b.n	8004a54 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	e000      	b.n	8004a54 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004a52:	2302      	movs	r3, #2
  }
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3720      	adds	r7, #32
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a60:	b08a      	sub	sp, #40	; 0x28
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a66:	2300      	movs	r3, #0
 8004a68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	431a      	orrs	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	69db      	ldr	r3, [r3, #28]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	4ba4      	ldr	r3, [pc, #656]	; (8004d1c <UART_SetConfig+0x2c0>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	6812      	ldr	r2, [r2, #0]
 8004a92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a94:	430b      	orrs	r3, r1
 8004a96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a99      	ldr	r2, [pc, #612]	; (8004d20 <UART_SetConfig+0x2c4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d004      	beq.n	8004ac8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a90      	ldr	r2, [pc, #576]	; (8004d24 <UART_SetConfig+0x2c8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d126      	bne.n	8004b34 <UART_SetConfig+0xd8>
 8004ae6:	4b90      	ldr	r3, [pc, #576]	; (8004d28 <UART_SetConfig+0x2cc>)
 8004ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aec:	f003 0303 	and.w	r3, r3, #3
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	d81b      	bhi.n	8004b2c <UART_SetConfig+0xd0>
 8004af4:	a201      	add	r2, pc, #4	; (adr r2, 8004afc <UART_SetConfig+0xa0>)
 8004af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afa:	bf00      	nop
 8004afc:	08004b0d 	.word	0x08004b0d
 8004b00:	08004b1d 	.word	0x08004b1d
 8004b04:	08004b15 	.word	0x08004b15
 8004b08:	08004b25 	.word	0x08004b25
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b12:	e116      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004b14:	2302      	movs	r3, #2
 8004b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b1a:	e112      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004b1c:	2304      	movs	r3, #4
 8004b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b22:	e10e      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004b24:	2308      	movs	r3, #8
 8004b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b2a:	e10a      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004b2c:	2310      	movs	r3, #16
 8004b2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b32:	e106      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a7c      	ldr	r2, [pc, #496]	; (8004d2c <UART_SetConfig+0x2d0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d138      	bne.n	8004bb0 <UART_SetConfig+0x154>
 8004b3e:	4b7a      	ldr	r3, [pc, #488]	; (8004d28 <UART_SetConfig+0x2cc>)
 8004b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b44:	f003 030c 	and.w	r3, r3, #12
 8004b48:	2b0c      	cmp	r3, #12
 8004b4a:	d82d      	bhi.n	8004ba8 <UART_SetConfig+0x14c>
 8004b4c:	a201      	add	r2, pc, #4	; (adr r2, 8004b54 <UART_SetConfig+0xf8>)
 8004b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b52:	bf00      	nop
 8004b54:	08004b89 	.word	0x08004b89
 8004b58:	08004ba9 	.word	0x08004ba9
 8004b5c:	08004ba9 	.word	0x08004ba9
 8004b60:	08004ba9 	.word	0x08004ba9
 8004b64:	08004b99 	.word	0x08004b99
 8004b68:	08004ba9 	.word	0x08004ba9
 8004b6c:	08004ba9 	.word	0x08004ba9
 8004b70:	08004ba9 	.word	0x08004ba9
 8004b74:	08004b91 	.word	0x08004b91
 8004b78:	08004ba9 	.word	0x08004ba9
 8004b7c:	08004ba9 	.word	0x08004ba9
 8004b80:	08004ba9 	.word	0x08004ba9
 8004b84:	08004ba1 	.word	0x08004ba1
 8004b88:	2300      	movs	r3, #0
 8004b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b8e:	e0d8      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004b90:	2302      	movs	r3, #2
 8004b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b96:	e0d4      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004b98:	2304      	movs	r3, #4
 8004b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b9e:	e0d0      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004ba0:	2308      	movs	r3, #8
 8004ba2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ba6:	e0cc      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004ba8:	2310      	movs	r3, #16
 8004baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bae:	e0c8      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a5e      	ldr	r2, [pc, #376]	; (8004d30 <UART_SetConfig+0x2d4>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d125      	bne.n	8004c06 <UART_SetConfig+0x1aa>
 8004bba:	4b5b      	ldr	r3, [pc, #364]	; (8004d28 <UART_SetConfig+0x2cc>)
 8004bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004bc4:	2b30      	cmp	r3, #48	; 0x30
 8004bc6:	d016      	beq.n	8004bf6 <UART_SetConfig+0x19a>
 8004bc8:	2b30      	cmp	r3, #48	; 0x30
 8004bca:	d818      	bhi.n	8004bfe <UART_SetConfig+0x1a2>
 8004bcc:	2b20      	cmp	r3, #32
 8004bce:	d00a      	beq.n	8004be6 <UART_SetConfig+0x18a>
 8004bd0:	2b20      	cmp	r3, #32
 8004bd2:	d814      	bhi.n	8004bfe <UART_SetConfig+0x1a2>
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d002      	beq.n	8004bde <UART_SetConfig+0x182>
 8004bd8:	2b10      	cmp	r3, #16
 8004bda:	d008      	beq.n	8004bee <UART_SetConfig+0x192>
 8004bdc:	e00f      	b.n	8004bfe <UART_SetConfig+0x1a2>
 8004bde:	2300      	movs	r3, #0
 8004be0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004be4:	e0ad      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004be6:	2302      	movs	r3, #2
 8004be8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bec:	e0a9      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004bee:	2304      	movs	r3, #4
 8004bf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bf4:	e0a5      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004bf6:	2308      	movs	r3, #8
 8004bf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bfc:	e0a1      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004bfe:	2310      	movs	r3, #16
 8004c00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c04:	e09d      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a4a      	ldr	r2, [pc, #296]	; (8004d34 <UART_SetConfig+0x2d8>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d125      	bne.n	8004c5c <UART_SetConfig+0x200>
 8004c10:	4b45      	ldr	r3, [pc, #276]	; (8004d28 <UART_SetConfig+0x2cc>)
 8004c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c16:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004c1a:	2bc0      	cmp	r3, #192	; 0xc0
 8004c1c:	d016      	beq.n	8004c4c <UART_SetConfig+0x1f0>
 8004c1e:	2bc0      	cmp	r3, #192	; 0xc0
 8004c20:	d818      	bhi.n	8004c54 <UART_SetConfig+0x1f8>
 8004c22:	2b80      	cmp	r3, #128	; 0x80
 8004c24:	d00a      	beq.n	8004c3c <UART_SetConfig+0x1e0>
 8004c26:	2b80      	cmp	r3, #128	; 0x80
 8004c28:	d814      	bhi.n	8004c54 <UART_SetConfig+0x1f8>
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <UART_SetConfig+0x1d8>
 8004c2e:	2b40      	cmp	r3, #64	; 0x40
 8004c30:	d008      	beq.n	8004c44 <UART_SetConfig+0x1e8>
 8004c32:	e00f      	b.n	8004c54 <UART_SetConfig+0x1f8>
 8004c34:	2300      	movs	r3, #0
 8004c36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c3a:	e082      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c42:	e07e      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004c44:	2304      	movs	r3, #4
 8004c46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c4a:	e07a      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004c4c:	2308      	movs	r3, #8
 8004c4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c52:	e076      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004c54:	2310      	movs	r3, #16
 8004c56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c5a:	e072      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a35      	ldr	r2, [pc, #212]	; (8004d38 <UART_SetConfig+0x2dc>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d12a      	bne.n	8004cbc <UART_SetConfig+0x260>
 8004c66:	4b30      	ldr	r3, [pc, #192]	; (8004d28 <UART_SetConfig+0x2cc>)
 8004c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c74:	d01a      	beq.n	8004cac <UART_SetConfig+0x250>
 8004c76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c7a:	d81b      	bhi.n	8004cb4 <UART_SetConfig+0x258>
 8004c7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c80:	d00c      	beq.n	8004c9c <UART_SetConfig+0x240>
 8004c82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c86:	d815      	bhi.n	8004cb4 <UART_SetConfig+0x258>
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <UART_SetConfig+0x238>
 8004c8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c90:	d008      	beq.n	8004ca4 <UART_SetConfig+0x248>
 8004c92:	e00f      	b.n	8004cb4 <UART_SetConfig+0x258>
 8004c94:	2300      	movs	r3, #0
 8004c96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c9a:	e052      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ca2:	e04e      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004ca4:	2304      	movs	r3, #4
 8004ca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004caa:	e04a      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004cac:	2308      	movs	r3, #8
 8004cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cb2:	e046      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004cb4:	2310      	movs	r3, #16
 8004cb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cba:	e042      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a17      	ldr	r2, [pc, #92]	; (8004d20 <UART_SetConfig+0x2c4>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d13a      	bne.n	8004d3c <UART_SetConfig+0x2e0>
 8004cc6:	4b18      	ldr	r3, [pc, #96]	; (8004d28 <UART_SetConfig+0x2cc>)
 8004cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ccc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004cd0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004cd4:	d01a      	beq.n	8004d0c <UART_SetConfig+0x2b0>
 8004cd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004cda:	d81b      	bhi.n	8004d14 <UART_SetConfig+0x2b8>
 8004cdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ce0:	d00c      	beq.n	8004cfc <UART_SetConfig+0x2a0>
 8004ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ce6:	d815      	bhi.n	8004d14 <UART_SetConfig+0x2b8>
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <UART_SetConfig+0x298>
 8004cec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cf0:	d008      	beq.n	8004d04 <UART_SetConfig+0x2a8>
 8004cf2:	e00f      	b.n	8004d14 <UART_SetConfig+0x2b8>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cfa:	e022      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d02:	e01e      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004d04:	2304      	movs	r3, #4
 8004d06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d0a:	e01a      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004d0c:	2308      	movs	r3, #8
 8004d0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d12:	e016      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004d14:	2310      	movs	r3, #16
 8004d16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d1a:	e012      	b.n	8004d42 <UART_SetConfig+0x2e6>
 8004d1c:	efff69f3 	.word	0xefff69f3
 8004d20:	40008000 	.word	0x40008000
 8004d24:	40013800 	.word	0x40013800
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	40004400 	.word	0x40004400
 8004d30:	40004800 	.word	0x40004800
 8004d34:	40004c00 	.word	0x40004c00
 8004d38:	40005000 	.word	0x40005000
 8004d3c:	2310      	movs	r3, #16
 8004d3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a9f      	ldr	r2, [pc, #636]	; (8004fc4 <UART_SetConfig+0x568>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d17a      	bne.n	8004e42 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004d4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d50:	2b08      	cmp	r3, #8
 8004d52:	d824      	bhi.n	8004d9e <UART_SetConfig+0x342>
 8004d54:	a201      	add	r2, pc, #4	; (adr r2, 8004d5c <UART_SetConfig+0x300>)
 8004d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d5a:	bf00      	nop
 8004d5c:	08004d81 	.word	0x08004d81
 8004d60:	08004d9f 	.word	0x08004d9f
 8004d64:	08004d89 	.word	0x08004d89
 8004d68:	08004d9f 	.word	0x08004d9f
 8004d6c:	08004d8f 	.word	0x08004d8f
 8004d70:	08004d9f 	.word	0x08004d9f
 8004d74:	08004d9f 	.word	0x08004d9f
 8004d78:	08004d9f 	.word	0x08004d9f
 8004d7c:	08004d97 	.word	0x08004d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d80:	f7fe fa8a 	bl	8003298 <HAL_RCC_GetPCLK1Freq>
 8004d84:	61f8      	str	r0, [r7, #28]
        break;
 8004d86:	e010      	b.n	8004daa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d88:	4b8f      	ldr	r3, [pc, #572]	; (8004fc8 <UART_SetConfig+0x56c>)
 8004d8a:	61fb      	str	r3, [r7, #28]
        break;
 8004d8c:	e00d      	b.n	8004daa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d8e:	f7fe f9eb 	bl	8003168 <HAL_RCC_GetSysClockFreq>
 8004d92:	61f8      	str	r0, [r7, #28]
        break;
 8004d94:	e009      	b.n	8004daa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d9a:	61fb      	str	r3, [r7, #28]
        break;
 8004d9c:	e005      	b.n	8004daa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004da8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 80fb 	beq.w	8004fa8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	4613      	mov	r3, r2
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	4413      	add	r3, r2
 8004dbc:	69fa      	ldr	r2, [r7, #28]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d305      	bcc.n	8004dce <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dc8:	69fa      	ldr	r2, [r7, #28]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d903      	bls.n	8004dd6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004dd4:	e0e8      	b.n	8004fa8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	461c      	mov	r4, r3
 8004ddc:	4615      	mov	r5, r2
 8004dde:	f04f 0200 	mov.w	r2, #0
 8004de2:	f04f 0300 	mov.w	r3, #0
 8004de6:	022b      	lsls	r3, r5, #8
 8004de8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004dec:	0222      	lsls	r2, r4, #8
 8004dee:	68f9      	ldr	r1, [r7, #12]
 8004df0:	6849      	ldr	r1, [r1, #4]
 8004df2:	0849      	lsrs	r1, r1, #1
 8004df4:	2000      	movs	r0, #0
 8004df6:	4688      	mov	r8, r1
 8004df8:	4681      	mov	r9, r0
 8004dfa:	eb12 0a08 	adds.w	sl, r2, r8
 8004dfe:	eb43 0b09 	adc.w	fp, r3, r9
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	603b      	str	r3, [r7, #0]
 8004e0a:	607a      	str	r2, [r7, #4]
 8004e0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e10:	4650      	mov	r0, sl
 8004e12:	4659      	mov	r1, fp
 8004e14:	f7fb fa34 	bl	8000280 <__aeabi_uldivmod>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e26:	d308      	bcc.n	8004e3a <UART_SetConfig+0x3de>
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e2e:	d204      	bcs.n	8004e3a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	60da      	str	r2, [r3, #12]
 8004e38:	e0b6      	b.n	8004fa8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004e40:	e0b2      	b.n	8004fa8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	69db      	ldr	r3, [r3, #28]
 8004e46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e4a:	d15e      	bne.n	8004f0a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004e4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d828      	bhi.n	8004ea6 <UART_SetConfig+0x44a>
 8004e54:	a201      	add	r2, pc, #4	; (adr r2, 8004e5c <UART_SetConfig+0x400>)
 8004e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5a:	bf00      	nop
 8004e5c:	08004e81 	.word	0x08004e81
 8004e60:	08004e89 	.word	0x08004e89
 8004e64:	08004e91 	.word	0x08004e91
 8004e68:	08004ea7 	.word	0x08004ea7
 8004e6c:	08004e97 	.word	0x08004e97
 8004e70:	08004ea7 	.word	0x08004ea7
 8004e74:	08004ea7 	.word	0x08004ea7
 8004e78:	08004ea7 	.word	0x08004ea7
 8004e7c:	08004e9f 	.word	0x08004e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e80:	f7fe fa0a 	bl	8003298 <HAL_RCC_GetPCLK1Freq>
 8004e84:	61f8      	str	r0, [r7, #28]
        break;
 8004e86:	e014      	b.n	8004eb2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e88:	f7fe fa1c 	bl	80032c4 <HAL_RCC_GetPCLK2Freq>
 8004e8c:	61f8      	str	r0, [r7, #28]
        break;
 8004e8e:	e010      	b.n	8004eb2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e90:	4b4d      	ldr	r3, [pc, #308]	; (8004fc8 <UART_SetConfig+0x56c>)
 8004e92:	61fb      	str	r3, [r7, #28]
        break;
 8004e94:	e00d      	b.n	8004eb2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e96:	f7fe f967 	bl	8003168 <HAL_RCC_GetSysClockFreq>
 8004e9a:	61f8      	str	r0, [r7, #28]
        break;
 8004e9c:	e009      	b.n	8004eb2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ea2:	61fb      	str	r3, [r7, #28]
        break;
 8004ea4:	e005      	b.n	8004eb2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004eb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d077      	beq.n	8004fa8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	005a      	lsls	r2, r3, #1
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	085b      	lsrs	r3, r3, #1
 8004ec2:	441a      	add	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ecc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ece:	69bb      	ldr	r3, [r7, #24]
 8004ed0:	2b0f      	cmp	r3, #15
 8004ed2:	d916      	bls.n	8004f02 <UART_SetConfig+0x4a6>
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eda:	d212      	bcs.n	8004f02 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	f023 030f 	bic.w	r3, r3, #15
 8004ee4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	085b      	lsrs	r3, r3, #1
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	8afb      	ldrh	r3, [r7, #22]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	8afa      	ldrh	r2, [r7, #22]
 8004efe:	60da      	str	r2, [r3, #12]
 8004f00:	e052      	b.n	8004fa8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f08:	e04e      	b.n	8004fa8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f0e:	2b08      	cmp	r3, #8
 8004f10:	d827      	bhi.n	8004f62 <UART_SetConfig+0x506>
 8004f12:	a201      	add	r2, pc, #4	; (adr r2, 8004f18 <UART_SetConfig+0x4bc>)
 8004f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f18:	08004f3d 	.word	0x08004f3d
 8004f1c:	08004f45 	.word	0x08004f45
 8004f20:	08004f4d 	.word	0x08004f4d
 8004f24:	08004f63 	.word	0x08004f63
 8004f28:	08004f53 	.word	0x08004f53
 8004f2c:	08004f63 	.word	0x08004f63
 8004f30:	08004f63 	.word	0x08004f63
 8004f34:	08004f63 	.word	0x08004f63
 8004f38:	08004f5b 	.word	0x08004f5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f3c:	f7fe f9ac 	bl	8003298 <HAL_RCC_GetPCLK1Freq>
 8004f40:	61f8      	str	r0, [r7, #28]
        break;
 8004f42:	e014      	b.n	8004f6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f44:	f7fe f9be 	bl	80032c4 <HAL_RCC_GetPCLK2Freq>
 8004f48:	61f8      	str	r0, [r7, #28]
        break;
 8004f4a:	e010      	b.n	8004f6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f4c:	4b1e      	ldr	r3, [pc, #120]	; (8004fc8 <UART_SetConfig+0x56c>)
 8004f4e:	61fb      	str	r3, [r7, #28]
        break;
 8004f50:	e00d      	b.n	8004f6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f52:	f7fe f909 	bl	8003168 <HAL_RCC_GetSysClockFreq>
 8004f56:	61f8      	str	r0, [r7, #28]
        break;
 8004f58:	e009      	b.n	8004f6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f5e:	61fb      	str	r3, [r7, #28]
        break;
 8004f60:	e005      	b.n	8004f6e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004f6c:	bf00      	nop
    }

    if (pclk != 0U)
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d019      	beq.n	8004fa8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	085a      	lsrs	r2, r3, #1
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	441a      	add	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f86:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	2b0f      	cmp	r3, #15
 8004f8c:	d909      	bls.n	8004fa2 <UART_SetConfig+0x546>
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f94:	d205      	bcs.n	8004fa2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	60da      	str	r2, [r3, #12]
 8004fa0:	e002      	b.n	8004fa8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004fb4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3728      	adds	r7, #40	; 0x28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40008000 	.word	0x40008000
 8004fc8:	00f42400 	.word	0x00f42400

08004fcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd8:	f003 0308 	and.w	r3, r3, #8
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00a      	beq.n	800503a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	430a      	orrs	r2, r1
 8005038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005060:	f003 0310 	and.w	r3, r3, #16
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005082:	f003 0320 	and.w	r3, r3, #32
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d01a      	beq.n	80050e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050ca:	d10a      	bne.n	80050e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00a      	beq.n	8005104 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	430a      	orrs	r2, r1
 8005102:	605a      	str	r2, [r3, #4]
  }
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b098      	sub	sp, #96	; 0x60
 8005114:	af02      	add	r7, sp, #8
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005120:	f7fc ffea 	bl	80020f8 <HAL_GetTick>
 8005124:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0308 	and.w	r3, r3, #8
 8005130:	2b08      	cmp	r3, #8
 8005132:	d12e      	bne.n	8005192 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005134:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800513c:	2200      	movs	r2, #0
 800513e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f88c 	bl	8005260 <UART_WaitOnFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d021      	beq.n	8005192 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800515c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800515e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005162:	653b      	str	r3, [r7, #80]	; 0x50
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	461a      	mov	r2, r3
 800516a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800516c:	647b      	str	r3, [r7, #68]	; 0x44
 800516e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005170:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005172:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005174:	e841 2300 	strex	r3, r2, [r1]
 8005178:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800517a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1e6      	bne.n	800514e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2220      	movs	r2, #32
 8005184:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e062      	b.n	8005258 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0304 	and.w	r3, r3, #4
 800519c:	2b04      	cmp	r3, #4
 800519e:	d149      	bne.n	8005234 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051a8:	2200      	movs	r2, #0
 80051aa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f856 	bl	8005260 <UART_WaitOnFlagUntilTimeout>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d03c      	beq.n	8005234 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c2:	e853 3f00 	ldrex	r3, [r3]
 80051c6:	623b      	str	r3, [r7, #32]
   return(result);
 80051c8:	6a3b      	ldr	r3, [r7, #32]
 80051ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	461a      	mov	r2, r3
 80051d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051d8:	633b      	str	r3, [r7, #48]	; 0x30
 80051da:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051e0:	e841 2300 	strex	r3, r2, [r1]
 80051e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80051e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d1e6      	bne.n	80051ba <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	3308      	adds	r3, #8
 80051f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	e853 3f00 	ldrex	r3, [r3]
 80051fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f023 0301 	bic.w	r3, r3, #1
 8005202:	64bb      	str	r3, [r7, #72]	; 0x48
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	3308      	adds	r3, #8
 800520a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800520c:	61fa      	str	r2, [r7, #28]
 800520e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005210:	69b9      	ldr	r1, [r7, #24]
 8005212:	69fa      	ldr	r2, [r7, #28]
 8005214:	e841 2300 	strex	r3, r2, [r1]
 8005218:	617b      	str	r3, [r7, #20]
   return(result);
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1e5      	bne.n	80051ec <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e011      	b.n	8005258 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2220      	movs	r2, #32
 800523e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3758      	adds	r7, #88	; 0x58
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	4613      	mov	r3, r2
 800526e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005270:	e049      	b.n	8005306 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005278:	d045      	beq.n	8005306 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800527a:	f7fc ff3d 	bl	80020f8 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	69ba      	ldr	r2, [r7, #24]
 8005286:	429a      	cmp	r2, r3
 8005288:	d302      	bcc.n	8005290 <UART_WaitOnFlagUntilTimeout+0x30>
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d101      	bne.n	8005294 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e048      	b.n	8005326 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0304 	and.w	r3, r3, #4
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d031      	beq.n	8005306 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	69db      	ldr	r3, [r3, #28]
 80052a8:	f003 0308 	and.w	r3, r3, #8
 80052ac:	2b08      	cmp	r3, #8
 80052ae:	d110      	bne.n	80052d2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2208      	movs	r2, #8
 80052b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 f838 	bl	800532e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2208      	movs	r2, #8
 80052c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e029      	b.n	8005326 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	69db      	ldr	r3, [r3, #28]
 80052d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052e0:	d111      	bne.n	8005306 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f000 f81e 	bl	800532e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	e00f      	b.n	8005326 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	69da      	ldr	r2, [r3, #28]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	4013      	ands	r3, r2
 8005310:	68ba      	ldr	r2, [r7, #8]
 8005312:	429a      	cmp	r2, r3
 8005314:	bf0c      	ite	eq
 8005316:	2301      	moveq	r3, #1
 8005318:	2300      	movne	r3, #0
 800531a:	b2db      	uxtb	r3, r3
 800531c:	461a      	mov	r2, r3
 800531e:	79fb      	ldrb	r3, [r7, #7]
 8005320:	429a      	cmp	r2, r3
 8005322:	d0a6      	beq.n	8005272 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800532e:	b480      	push	{r7}
 8005330:	b095      	sub	sp, #84	; 0x54
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800533e:	e853 3f00 	ldrex	r3, [r3]
 8005342:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005346:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800534a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	461a      	mov	r2, r3
 8005352:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005354:	643b      	str	r3, [r7, #64]	; 0x40
 8005356:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005358:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800535a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800535c:	e841 2300 	strex	r3, r2, [r1]
 8005360:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e6      	bne.n	8005336 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	3308      	adds	r3, #8
 800536e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	e853 3f00 	ldrex	r3, [r3]
 8005376:	61fb      	str	r3, [r7, #28]
   return(result);
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	f023 0301 	bic.w	r3, r3, #1
 800537e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	3308      	adds	r3, #8
 8005386:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005388:	62fa      	str	r2, [r7, #44]	; 0x2c
 800538a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800538e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005390:	e841 2300 	strex	r3, r2, [r1]
 8005394:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1e5      	bne.n	8005368 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d118      	bne.n	80053d6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	e853 3f00 	ldrex	r3, [r3]
 80053b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f023 0310 	bic.w	r3, r3, #16
 80053b8:	647b      	str	r3, [r7, #68]	; 0x44
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	461a      	mov	r2, r3
 80053c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053c2:	61bb      	str	r3, [r7, #24]
 80053c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c6:	6979      	ldr	r1, [r7, #20]
 80053c8:	69ba      	ldr	r2, [r7, #24]
 80053ca:	e841 2300 	strex	r3, r2, [r1]
 80053ce:	613b      	str	r3, [r7, #16]
   return(result);
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1e6      	bne.n	80053a4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2220      	movs	r2, #32
 80053da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80053ea:	bf00      	nop
 80053ec:	3754      	adds	r7, #84	; 0x54
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
	...

080053f8 <__NVIC_SetPriority>:
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	4603      	mov	r3, r0
 8005400:	6039      	str	r1, [r7, #0]
 8005402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005408:	2b00      	cmp	r3, #0
 800540a:	db0a      	blt.n	8005422 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	b2da      	uxtb	r2, r3
 8005410:	490c      	ldr	r1, [pc, #48]	; (8005444 <__NVIC_SetPriority+0x4c>)
 8005412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005416:	0112      	lsls	r2, r2, #4
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	440b      	add	r3, r1
 800541c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005420:	e00a      	b.n	8005438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	b2da      	uxtb	r2, r3
 8005426:	4908      	ldr	r1, [pc, #32]	; (8005448 <__NVIC_SetPriority+0x50>)
 8005428:	79fb      	ldrb	r3, [r7, #7]
 800542a:	f003 030f 	and.w	r3, r3, #15
 800542e:	3b04      	subs	r3, #4
 8005430:	0112      	lsls	r2, r2, #4
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	440b      	add	r3, r1
 8005436:	761a      	strb	r2, [r3, #24]
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr
 8005444:	e000e100 	.word	0xe000e100
 8005448:	e000ed00 	.word	0xe000ed00

0800544c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800544c:	b580      	push	{r7, lr}
 800544e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005450:	2100      	movs	r1, #0
 8005452:	f06f 0004 	mvn.w	r0, #4
 8005456:	f7ff ffcf 	bl	80053f8 <__NVIC_SetPriority>
#endif
}
 800545a:	bf00      	nop
 800545c:	bd80      	pop	{r7, pc}
	...

08005460 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005466:	f3ef 8305 	mrs	r3, IPSR
 800546a:	603b      	str	r3, [r7, #0]
  return(result);
 800546c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005472:	f06f 0305 	mvn.w	r3, #5
 8005476:	607b      	str	r3, [r7, #4]
 8005478:	e00c      	b.n	8005494 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800547a:	4b0a      	ldr	r3, [pc, #40]	; (80054a4 <osKernelInitialize+0x44>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d105      	bne.n	800548e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005482:	4b08      	ldr	r3, [pc, #32]	; (80054a4 <osKernelInitialize+0x44>)
 8005484:	2201      	movs	r2, #1
 8005486:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005488:	2300      	movs	r3, #0
 800548a:	607b      	str	r3, [r7, #4]
 800548c:	e002      	b.n	8005494 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800548e:	f04f 33ff 	mov.w	r3, #4294967295
 8005492:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005494:	687b      	ldr	r3, [r7, #4]
}
 8005496:	4618      	mov	r0, r3
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	200005f0 	.word	0x200005f0

080054a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054ae:	f3ef 8305 	mrs	r3, IPSR
 80054b2:	603b      	str	r3, [r7, #0]
  return(result);
 80054b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80054ba:	f06f 0305 	mvn.w	r3, #5
 80054be:	607b      	str	r3, [r7, #4]
 80054c0:	e010      	b.n	80054e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80054c2:	4b0b      	ldr	r3, [pc, #44]	; (80054f0 <osKernelStart+0x48>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d109      	bne.n	80054de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80054ca:	f7ff ffbf 	bl	800544c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80054ce:	4b08      	ldr	r3, [pc, #32]	; (80054f0 <osKernelStart+0x48>)
 80054d0:	2202      	movs	r2, #2
 80054d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80054d4:	f001 fb58 	bl	8006b88 <vTaskStartScheduler>
      stat = osOK;
 80054d8:	2300      	movs	r3, #0
 80054da:	607b      	str	r3, [r7, #4]
 80054dc:	e002      	b.n	80054e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80054de:	f04f 33ff 	mov.w	r3, #4294967295
 80054e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80054e4:	687b      	ldr	r3, [r7, #4]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	200005f0 	.word	0x200005f0

080054f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08e      	sub	sp, #56	; 0x38
 80054f8:	af04      	add	r7, sp, #16
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005500:	2300      	movs	r3, #0
 8005502:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005504:	f3ef 8305 	mrs	r3, IPSR
 8005508:	617b      	str	r3, [r7, #20]
  return(result);
 800550a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800550c:	2b00      	cmp	r3, #0
 800550e:	d17e      	bne.n	800560e <osThreadNew+0x11a>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d07b      	beq.n	800560e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005516:	2380      	movs	r3, #128	; 0x80
 8005518:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800551a:	2318      	movs	r3, #24
 800551c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800551e:	2300      	movs	r3, #0
 8005520:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005522:	f04f 33ff 	mov.w	r3, #4294967295
 8005526:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d045      	beq.n	80055ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d002      	beq.n	800553c <osThreadNew+0x48>
        name = attr->name;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d002      	beq.n	800554a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	699b      	ldr	r3, [r3, #24]
 8005548:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <osThreadNew+0x6e>
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	2b38      	cmp	r3, #56	; 0x38
 8005554:	d805      	bhi.n	8005562 <osThreadNew+0x6e>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <osThreadNew+0x72>
        return (NULL);
 8005562:	2300      	movs	r3, #0
 8005564:	e054      	b.n	8005610 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	089b      	lsrs	r3, r3, #2
 8005574:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00e      	beq.n	800559c <osThreadNew+0xa8>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	2b5b      	cmp	r3, #91	; 0x5b
 8005584:	d90a      	bls.n	800559c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800558a:	2b00      	cmp	r3, #0
 800558c:	d006      	beq.n	800559c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d002      	beq.n	800559c <osThreadNew+0xa8>
        mem = 1;
 8005596:	2301      	movs	r3, #1
 8005598:	61bb      	str	r3, [r7, #24]
 800559a:	e010      	b.n	80055be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10c      	bne.n	80055be <osThreadNew+0xca>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d108      	bne.n	80055be <osThreadNew+0xca>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d104      	bne.n	80055be <osThreadNew+0xca>
          mem = 0;
 80055b4:	2300      	movs	r3, #0
 80055b6:	61bb      	str	r3, [r7, #24]
 80055b8:	e001      	b.n	80055be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80055ba:	2300      	movs	r3, #0
 80055bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d110      	bne.n	80055e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80055cc:	9202      	str	r2, [sp, #8]
 80055ce:	9301      	str	r3, [sp, #4]
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	6a3a      	ldr	r2, [r7, #32]
 80055d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f001 f932 	bl	8006844 <xTaskCreateStatic>
 80055e0:	4603      	mov	r3, r0
 80055e2:	613b      	str	r3, [r7, #16]
 80055e4:	e013      	b.n	800560e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d110      	bne.n	800560e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80055ec:	6a3b      	ldr	r3, [r7, #32]
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	f107 0310 	add.w	r3, r7, #16
 80055f4:	9301      	str	r3, [sp, #4]
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f001 f97d 	bl	80068fe <xTaskCreate>
 8005604:	4603      	mov	r3, r0
 8005606:	2b01      	cmp	r3, #1
 8005608:	d001      	beq.n	800560e <osThreadNew+0x11a>
            hTask = NULL;
 800560a:	2300      	movs	r3, #0
 800560c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800560e:	693b      	ldr	r3, [r7, #16]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3728      	adds	r7, #40	; 0x28
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800561e:	f3ef 8305 	mrs	r3, IPSR
 8005622:	603b      	str	r3, [r7, #0]
  return(result);
 8005624:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <osThreadYield+0x1a>
    stat = osErrorISR;
 800562a:	f06f 0305 	mvn.w	r3, #5
 800562e:	607b      	str	r3, [r7, #4]
 8005630:	e009      	b.n	8005646 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8005632:	2300      	movs	r3, #0
 8005634:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8005636:	4b07      	ldr	r3, [pc, #28]	; (8005654 <osThreadYield+0x3c>)
 8005638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800563c:	601a      	str	r2, [r3, #0]
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8005646:	687b      	ldr	r3, [r7, #4]
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	e000ed04 	.word	0xe000ed04

08005658 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005658:	b580      	push	{r7, lr}
 800565a:	b088      	sub	sp, #32
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005660:	2300      	movs	r3, #0
 8005662:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005664:	f3ef 8305 	mrs	r3, IPSR
 8005668:	60bb      	str	r3, [r7, #8]
  return(result);
 800566a:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800566c:	2b00      	cmp	r3, #0
 800566e:	d174      	bne.n	800575a <osMutexNew+0x102>
    if (attr != NULL) {
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <osMutexNew+0x26>
      type = attr->attr_bits;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	61bb      	str	r3, [r7, #24]
 800567c:	e001      	b.n	8005682 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800567e:	2300      	movs	r3, #0
 8005680:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b00      	cmp	r3, #0
 800568a:	d002      	beq.n	8005692 <osMutexNew+0x3a>
      rmtx = 1U;
 800568c:	2301      	movs	r3, #1
 800568e:	617b      	str	r3, [r7, #20]
 8005690:	e001      	b.n	8005696 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	f003 0308 	and.w	r3, r3, #8
 800569c:	2b00      	cmp	r3, #0
 800569e:	d15c      	bne.n	800575a <osMutexNew+0x102>
      mem = -1;
 80056a0:	f04f 33ff 	mov.w	r3, #4294967295
 80056a4:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d015      	beq.n	80056d8 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d006      	beq.n	80056c2 <osMutexNew+0x6a>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	2b4f      	cmp	r3, #79	; 0x4f
 80056ba:	d902      	bls.n	80056c2 <osMutexNew+0x6a>
          mem = 1;
 80056bc:	2301      	movs	r3, #1
 80056be:	613b      	str	r3, [r7, #16]
 80056c0:	e00c      	b.n	80056dc <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d108      	bne.n	80056dc <osMutexNew+0x84>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d104      	bne.n	80056dc <osMutexNew+0x84>
            mem = 0;
 80056d2:	2300      	movs	r3, #0
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	e001      	b.n	80056dc <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80056d8:	2300      	movs	r3, #0
 80056da:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d112      	bne.n	8005708 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d007      	beq.n	80056f8 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	4619      	mov	r1, r3
 80056ee:	2004      	movs	r0, #4
 80056f0:	f000 fb17 	bl	8005d22 <xQueueCreateMutexStatic>
 80056f4:	61f8      	str	r0, [r7, #28]
 80056f6:	e016      	b.n	8005726 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	4619      	mov	r1, r3
 80056fe:	2001      	movs	r0, #1
 8005700:	f000 fb0f 	bl	8005d22 <xQueueCreateMutexStatic>
 8005704:	61f8      	str	r0, [r7, #28]
 8005706:	e00e      	b.n	8005726 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10b      	bne.n	8005726 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d004      	beq.n	800571e <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005714:	2004      	movs	r0, #4
 8005716:	f000 faec 	bl	8005cf2 <xQueueCreateMutex>
 800571a:	61f8      	str	r0, [r7, #28]
 800571c:	e003      	b.n	8005726 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800571e:	2001      	movs	r0, #1
 8005720:	f000 fae7 	bl	8005cf2 <xQueueCreateMutex>
 8005724:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00c      	beq.n	8005746 <osMutexNew+0xee>
        if (attr != NULL) {
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d003      	beq.n	800573a <osMutexNew+0xe2>
          name = attr->name;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	e001      	b.n	800573e <osMutexNew+0xe6>
        } else {
          name = NULL;
 800573a:	2300      	movs	r3, #0
 800573c:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800573e:	68f9      	ldr	r1, [r7, #12]
 8005740:	69f8      	ldr	r0, [r7, #28]
 8005742:	f001 f821 	bl	8006788 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d006      	beq.n	800575a <osMutexNew+0x102>
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	f043 0301 	orr.w	r3, r3, #1
 8005758:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800575a:	69fb      	ldr	r3, [r7, #28]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3720      	adds	r7, #32
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f023 0301 	bic.w	r3, r3, #1
 8005774:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800577e:	2300      	movs	r3, #0
 8005780:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005782:	f3ef 8305 	mrs	r3, IPSR
 8005786:	60bb      	str	r3, [r7, #8]
  return(result);
 8005788:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800578e:	f06f 0305 	mvn.w	r3, #5
 8005792:	617b      	str	r3, [r7, #20]
 8005794:	e02c      	b.n	80057f0 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d103      	bne.n	80057a4 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800579c:	f06f 0303 	mvn.w	r3, #3
 80057a0:	617b      	str	r3, [r7, #20]
 80057a2:	e025      	b.n	80057f0 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d011      	beq.n	80057ce <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80057aa:	6839      	ldr	r1, [r7, #0]
 80057ac:	6938      	ldr	r0, [r7, #16]
 80057ae:	f000 fb07 	bl	8005dc0 <xQueueTakeMutexRecursive>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d01b      	beq.n	80057f0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80057be:	f06f 0301 	mvn.w	r3, #1
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	e014      	b.n	80057f0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80057c6:	f06f 0302 	mvn.w	r3, #2
 80057ca:	617b      	str	r3, [r7, #20]
 80057cc:	e010      	b.n	80057f0 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80057ce:	6839      	ldr	r1, [r7, #0]
 80057d0:	6938      	ldr	r0, [r7, #16]
 80057d2:	f000 fda5 	bl	8006320 <xQueueSemaphoreTake>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d009      	beq.n	80057f0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80057e2:	f06f 0301 	mvn.w	r3, #1
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	e002      	b.n	80057f0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80057ea:	f06f 0302 	mvn.w	r3, #2
 80057ee:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80057f0:	697b      	ldr	r3, [r7, #20]
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3718      	adds	r7, #24
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80057fa:	b580      	push	{r7, lr}
 80057fc:	b086      	sub	sp, #24
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f023 0301 	bic.w	r3, r3, #1
 8005808:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f003 0301 	and.w	r3, r3, #1
 8005810:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005812:	2300      	movs	r3, #0
 8005814:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005816:	f3ef 8305 	mrs	r3, IPSR
 800581a:	60bb      	str	r3, [r7, #8]
  return(result);
 800581c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800581e:	2b00      	cmp	r3, #0
 8005820:	d003      	beq.n	800582a <osMutexRelease+0x30>
    stat = osErrorISR;
 8005822:	f06f 0305 	mvn.w	r3, #5
 8005826:	617b      	str	r3, [r7, #20]
 8005828:	e01f      	b.n	800586a <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d103      	bne.n	8005838 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005830:	f06f 0303 	mvn.w	r3, #3
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	e018      	b.n	800586a <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d009      	beq.n	8005852 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800583e:	6938      	ldr	r0, [r7, #16]
 8005840:	f000 fa8a 	bl	8005d58 <xQueueGiveMutexRecursive>
 8005844:	4603      	mov	r3, r0
 8005846:	2b01      	cmp	r3, #1
 8005848:	d00f      	beq.n	800586a <osMutexRelease+0x70>
        stat = osErrorResource;
 800584a:	f06f 0302 	mvn.w	r3, #2
 800584e:	617b      	str	r3, [r7, #20]
 8005850:	e00b      	b.n	800586a <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005852:	2300      	movs	r3, #0
 8005854:	2200      	movs	r2, #0
 8005856:	2100      	movs	r1, #0
 8005858:	6938      	ldr	r0, [r7, #16]
 800585a:	f000 fae7 	bl	8005e2c <xQueueGenericSend>
 800585e:	4603      	mov	r3, r0
 8005860:	2b01      	cmp	r3, #1
 8005862:	d002      	beq.n	800586a <osMutexRelease+0x70>
        stat = osErrorResource;
 8005864:	f06f 0302 	mvn.w	r3, #2
 8005868:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800586a:	697b      	ldr	r3, [r7, #20]
}
 800586c:	4618      	mov	r0, r3
 800586e:	3718      	adds	r7, #24
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4a07      	ldr	r2, [pc, #28]	; (80058a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005884:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	4a06      	ldr	r2, [pc, #24]	; (80058a4 <vApplicationGetIdleTaskMemory+0x30>)
 800588a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2280      	movs	r2, #128	; 0x80
 8005890:	601a      	str	r2, [r3, #0]
}
 8005892:	bf00      	nop
 8005894:	3714      	adds	r7, #20
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	200005f4 	.word	0x200005f4
 80058a4:	20000650 	.word	0x20000650

080058a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	4a07      	ldr	r2, [pc, #28]	; (80058d4 <vApplicationGetTimerTaskMemory+0x2c>)
 80058b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	4a06      	ldr	r2, [pc, #24]	; (80058d8 <vApplicationGetTimerTaskMemory+0x30>)
 80058be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058c6:	601a      	str	r2, [r3, #0]
}
 80058c8:	bf00      	nop
 80058ca:	3714      	adds	r7, #20
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr
 80058d4:	20000850 	.word	0x20000850
 80058d8:	200008ac 	.word	0x200008ac

080058dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f103 0208 	add.w	r2, r3, #8
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f04f 32ff 	mov.w	r2, #4294967295
 80058f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f103 0208 	add.w	r2, r3, #8
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f103 0208 	add.w	r2, r3, #8
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005936:	b480      	push	{r7}
 8005938:	b085      	sub	sp, #20
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
 800593e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	683a      	ldr	r2, [r7, #0]
 8005960:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	1c5a      	adds	r2, r3, #1
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	601a      	str	r2, [r3, #0]
}
 8005972:	bf00      	nop
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800597e:	b480      	push	{r7}
 8005980:	b085      	sub	sp, #20
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005994:	d103      	bne.n	800599e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	e00c      	b.n	80059b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	3308      	adds	r3, #8
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	e002      	b.n	80059ac <vListInsert+0x2e>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d2f6      	bcs.n	80059a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	683a      	ldr	r2, [r7, #0]
 80059c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	601a      	str	r2, [r3, #0]
}
 80059e4:	bf00      	nop
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	6892      	ldr	r2, [r2, #8]
 8005a06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	6852      	ldr	r2, [r2, #4]
 8005a10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d103      	bne.n	8005a24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689a      	ldr	r2, [r3, #8]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	1e5a      	subs	r2, r3, #1
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10a      	bne.n	8005a6e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5c:	f383 8811 	msr	BASEPRI, r3
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	f3bf 8f4f 	dsb	sy
 8005a68:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005a6a:	bf00      	nop
 8005a6c:	e7fe      	b.n	8005a6c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005a6e:	f002 fb39 	bl	80080e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a7a:	68f9      	ldr	r1, [r7, #12]
 8005a7c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005a7e:	fb01 f303 	mul.w	r3, r1, r3
 8005a82:	441a      	add	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	68f9      	ldr	r1, [r7, #12]
 8005aa2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005aa4:	fb01 f303 	mul.w	r3, r1, r3
 8005aa8:	441a      	add	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	22ff      	movs	r2, #255	; 0xff
 8005ab2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	22ff      	movs	r2, #255	; 0xff
 8005aba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d114      	bne.n	8005aee <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d01a      	beq.n	8005b02 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	3310      	adds	r3, #16
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f001 fae3 	bl	800709c <xTaskRemoveFromEventList>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d012      	beq.n	8005b02 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005adc:	4b0c      	ldr	r3, [pc, #48]	; (8005b10 <xQueueGenericReset+0xcc>)
 8005ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ae2:	601a      	str	r2, [r3, #0]
 8005ae4:	f3bf 8f4f 	dsb	sy
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	e009      	b.n	8005b02 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	3310      	adds	r3, #16
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff fef2 	bl	80058dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	3324      	adds	r3, #36	; 0x24
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7ff feed 	bl	80058dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b02:	f002 fb1f 	bl	8008144 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b06:	2301      	movs	r3, #1
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	e000ed04 	.word	0xe000ed04

08005b14 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08e      	sub	sp, #56	; 0x38
 8005b18:	af02      	add	r7, sp, #8
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
 8005b20:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10a      	bne.n	8005b3e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005b3a:	bf00      	nop
 8005b3c:	e7fe      	b.n	8005b3c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d10a      	bne.n	8005b5a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b48:	f383 8811 	msr	BASEPRI, r3
 8005b4c:	f3bf 8f6f 	isb	sy
 8005b50:	f3bf 8f4f 	dsb	sy
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005b56:	bf00      	nop
 8005b58:	e7fe      	b.n	8005b58 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <xQueueGenericCreateStatic+0x52>
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d001      	beq.n	8005b6a <xQueueGenericCreateStatic+0x56>
 8005b66:	2301      	movs	r3, #1
 8005b68:	e000      	b.n	8005b6c <xQueueGenericCreateStatic+0x58>
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10a      	bne.n	8005b86 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b74:	f383 8811 	msr	BASEPRI, r3
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	f3bf 8f4f 	dsb	sy
 8005b80:	623b      	str	r3, [r7, #32]
}
 8005b82:	bf00      	nop
 8005b84:	e7fe      	b.n	8005b84 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d102      	bne.n	8005b92 <xQueueGenericCreateStatic+0x7e>
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d101      	bne.n	8005b96 <xQueueGenericCreateStatic+0x82>
 8005b92:	2301      	movs	r3, #1
 8005b94:	e000      	b.n	8005b98 <xQueueGenericCreateStatic+0x84>
 8005b96:	2300      	movs	r3, #0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10a      	bne.n	8005bb2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	61fb      	str	r3, [r7, #28]
}
 8005bae:	bf00      	nop
 8005bb0:	e7fe      	b.n	8005bb0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005bb2:	2350      	movs	r3, #80	; 0x50
 8005bb4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	2b50      	cmp	r3, #80	; 0x50
 8005bba:	d00a      	beq.n	8005bd2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	61bb      	str	r3, [r7, #24]
}
 8005bce:	bf00      	nop
 8005bd0:	e7fe      	b.n	8005bd0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005bd2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00d      	beq.n	8005bfa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be0:	2201      	movs	r2, #1
 8005be2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005be6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	68b9      	ldr	r1, [r7, #8]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f83f 	bl	8005c78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3730      	adds	r7, #48	; 0x30
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b08a      	sub	sp, #40	; 0x28
 8005c08:	af02      	add	r7, sp, #8
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10a      	bne.n	8005c2e <xQueueGenericCreate+0x2a>
	__asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c1c:	f383 8811 	msr	BASEPRI, r3
 8005c20:	f3bf 8f6f 	isb	sy
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	613b      	str	r3, [r7, #16]
}
 8005c2a:	bf00      	nop
 8005c2c:	e7fe      	b.n	8005c2c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	fb02 f303 	mul.w	r3, r2, r3
 8005c36:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	3350      	adds	r3, #80	; 0x50
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f002 fb73 	bl	8008328 <pvPortMalloc>
 8005c42:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d011      	beq.n	8005c6e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	3350      	adds	r3, #80	; 0x50
 8005c52:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c5c:	79fa      	ldrb	r2, [r7, #7]
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	4613      	mov	r3, r2
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	68b9      	ldr	r1, [r7, #8]
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	f000 f805 	bl	8005c78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c6e:	69bb      	ldr	r3, [r7, #24]
	}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3720      	adds	r7, #32
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
 8005c84:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d103      	bne.n	8005c94 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	69ba      	ldr	r2, [r7, #24]
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	e002      	b.n	8005c9a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ca6:	2101      	movs	r1, #1
 8005ca8:	69b8      	ldr	r0, [r7, #24]
 8005caa:	f7ff fecb 	bl	8005a44 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	78fa      	ldrb	r2, [r7, #3]
 8005cb2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005cb6:	bf00      	nop
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b082      	sub	sp, #8
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00e      	beq.n	8005cea <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005cde:	2300      	movs	r3, #0
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2100      	movs	r1, #0
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f000 f8a1 	bl	8005e2c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005cea:	bf00      	nop
 8005cec:	3708      	adds	r7, #8
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b086      	sub	sp, #24
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	617b      	str	r3, [r7, #20]
 8005d00:	2300      	movs	r3, #0
 8005d02:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005d04:	79fb      	ldrb	r3, [r7, #7]
 8005d06:	461a      	mov	r2, r3
 8005d08:	6939      	ldr	r1, [r7, #16]
 8005d0a:	6978      	ldr	r0, [r7, #20]
 8005d0c:	f7ff ff7a 	bl	8005c04 <xQueueGenericCreate>
 8005d10:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f7ff ffd3 	bl	8005cbe <prvInitialiseMutex>

		return xNewQueue;
 8005d18:	68fb      	ldr	r3, [r7, #12]
	}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3718      	adds	r7, #24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005d22:	b580      	push	{r7, lr}
 8005d24:	b088      	sub	sp, #32
 8005d26:	af02      	add	r7, sp, #8
 8005d28:	4603      	mov	r3, r0
 8005d2a:	6039      	str	r1, [r7, #0]
 8005d2c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	617b      	str	r3, [r7, #20]
 8005d32:	2300      	movs	r3, #0
 8005d34:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005d36:	79fb      	ldrb	r3, [r7, #7]
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	6939      	ldr	r1, [r7, #16]
 8005d40:	6978      	ldr	r0, [r7, #20]
 8005d42:	f7ff fee7 	bl	8005b14 <xQueueGenericCreateStatic>
 8005d46:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f7ff ffb8 	bl	8005cbe <prvInitialiseMutex>

		return xNewQueue;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
	}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3718      	adds	r7, #24
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005d58:	b590      	push	{r4, r7, lr}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10a      	bne.n	8005d80 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8005d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	60fb      	str	r3, [r7, #12]
}
 8005d7c:	bf00      	nop
 8005d7e:	e7fe      	b.n	8005d7e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	689c      	ldr	r4, [r3, #8]
 8005d84:	f001 fb48 	bl	8007418 <xTaskGetCurrentTaskHandle>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	429c      	cmp	r4, r3
 8005d8c:	d111      	bne.n	8005db2 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	1e5a      	subs	r2, r3, #1
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d105      	bne.n	8005dac <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005da0:	2300      	movs	r3, #0
 8005da2:	2200      	movs	r2, #0
 8005da4:	2100      	movs	r1, #0
 8005da6:	6938      	ldr	r0, [r7, #16]
 8005da8:	f000 f840 	bl	8005e2c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005dac:	2301      	movs	r3, #1
 8005dae:	617b      	str	r3, [r7, #20]
 8005db0:	e001      	b.n	8005db6 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005db2:	2300      	movs	r3, #0
 8005db4:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005db6:	697b      	ldr	r3, [r7, #20]
	}
 8005db8:	4618      	mov	r0, r3
 8005dba:	371c      	adds	r7, #28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd90      	pop	{r4, r7, pc}

08005dc0 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005dc0:	b590      	push	{r4, r7, lr}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10a      	bne.n	8005dea <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8005dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd8:	f383 8811 	msr	BASEPRI, r3
 8005ddc:	f3bf 8f6f 	isb	sy
 8005de0:	f3bf 8f4f 	dsb	sy
 8005de4:	60fb      	str	r3, [r7, #12]
}
 8005de6:	bf00      	nop
 8005de8:	e7fe      	b.n	8005de8 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	689c      	ldr	r4, [r3, #8]
 8005dee:	f001 fb13 	bl	8007418 <xTaskGetCurrentTaskHandle>
 8005df2:	4603      	mov	r3, r0
 8005df4:	429c      	cmp	r4, r3
 8005df6:	d107      	bne.n	8005e08 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005e02:	2301      	movs	r3, #1
 8005e04:	617b      	str	r3, [r7, #20]
 8005e06:	e00c      	b.n	8005e22 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005e08:	6839      	ldr	r1, [r7, #0]
 8005e0a:	6938      	ldr	r0, [r7, #16]
 8005e0c:	f000 fa88 	bl	8006320 <xQueueSemaphoreTake>
 8005e10:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d004      	beq.n	8005e22 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005e22:	697b      	ldr	r3, [r7, #20]
	}
 8005e24:	4618      	mov	r0, r3
 8005e26:	371c      	adds	r7, #28
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd90      	pop	{r4, r7, pc}

08005e2c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b08e      	sub	sp, #56	; 0x38
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10a      	bne.n	8005e5e <xQueueGenericSend+0x32>
	__asm volatile
 8005e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4c:	f383 8811 	msr	BASEPRI, r3
 8005e50:	f3bf 8f6f 	isb	sy
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005e5a:	bf00      	nop
 8005e5c:	e7fe      	b.n	8005e5c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d103      	bne.n	8005e6c <xQueueGenericSend+0x40>
 8005e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d101      	bne.n	8005e70 <xQueueGenericSend+0x44>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e000      	b.n	8005e72 <xQueueGenericSend+0x46>
 8005e70:	2300      	movs	r3, #0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10a      	bne.n	8005e8c <xQueueGenericSend+0x60>
	__asm volatile
 8005e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7a:	f383 8811 	msr	BASEPRI, r3
 8005e7e:	f3bf 8f6f 	isb	sy
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005e88:	bf00      	nop
 8005e8a:	e7fe      	b.n	8005e8a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	2b02      	cmp	r3, #2
 8005e90:	d103      	bne.n	8005e9a <xQueueGenericSend+0x6e>
 8005e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <xQueueGenericSend+0x72>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e000      	b.n	8005ea0 <xQueueGenericSend+0x74>
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d10a      	bne.n	8005eba <xQueueGenericSend+0x8e>
	__asm volatile
 8005ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea8:	f383 8811 	msr	BASEPRI, r3
 8005eac:	f3bf 8f6f 	isb	sy
 8005eb0:	f3bf 8f4f 	dsb	sy
 8005eb4:	623b      	str	r3, [r7, #32]
}
 8005eb6:	bf00      	nop
 8005eb8:	e7fe      	b.n	8005eb8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005eba:	f001 fabd 	bl	8007438 <xTaskGetSchedulerState>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d102      	bne.n	8005eca <xQueueGenericSend+0x9e>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d101      	bne.n	8005ece <xQueueGenericSend+0xa2>
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e000      	b.n	8005ed0 <xQueueGenericSend+0xa4>
 8005ece:	2300      	movs	r3, #0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d10a      	bne.n	8005eea <xQueueGenericSend+0xbe>
	__asm volatile
 8005ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed8:	f383 8811 	msr	BASEPRI, r3
 8005edc:	f3bf 8f6f 	isb	sy
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	61fb      	str	r3, [r7, #28]
}
 8005ee6:	bf00      	nop
 8005ee8:	e7fe      	b.n	8005ee8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005eea:	f002 f8fb 	bl	80080e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d302      	bcc.n	8005f00 <xQueueGenericSend+0xd4>
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b02      	cmp	r3, #2
 8005efe:	d129      	bne.n	8005f54 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	68b9      	ldr	r1, [r7, #8]
 8005f04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f06:	f000 fb2f 	bl	8006568 <prvCopyDataToQueue>
 8005f0a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d010      	beq.n	8005f36 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f16:	3324      	adds	r3, #36	; 0x24
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f001 f8bf 	bl	800709c <xTaskRemoveFromEventList>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d013      	beq.n	8005f4c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f24:	4b3f      	ldr	r3, [pc, #252]	; (8006024 <xQueueGenericSend+0x1f8>)
 8005f26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	e00a      	b.n	8005f4c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d007      	beq.n	8005f4c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f3c:	4b39      	ldr	r3, [pc, #228]	; (8006024 <xQueueGenericSend+0x1f8>)
 8005f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	f3bf 8f4f 	dsb	sy
 8005f48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f4c:	f002 f8fa 	bl	8008144 <vPortExitCritical>
				return pdPASS;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e063      	b.n	800601c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f5a:	f002 f8f3 	bl	8008144 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	e05c      	b.n	800601c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d106      	bne.n	8005f76 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f68:	f107 0314 	add.w	r3, r7, #20
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f001 f8f9 	bl	8007164 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f72:	2301      	movs	r3, #1
 8005f74:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f76:	f002 f8e5 	bl	8008144 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f7a:	f000 fe6b 	bl	8006c54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f7e:	f002 f8b1 	bl	80080e4 <vPortEnterCritical>
 8005f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f88:	b25b      	sxtb	r3, r3
 8005f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f8e:	d103      	bne.n	8005f98 <xQueueGenericSend+0x16c>
 8005f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f9e:	b25b      	sxtb	r3, r3
 8005fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa4:	d103      	bne.n	8005fae <xQueueGenericSend+0x182>
 8005fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fae:	f002 f8c9 	bl	8008144 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005fb2:	1d3a      	adds	r2, r7, #4
 8005fb4:	f107 0314 	add.w	r3, r7, #20
 8005fb8:	4611      	mov	r1, r2
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f001 f8e8 	bl	8007190 <xTaskCheckForTimeOut>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d124      	bne.n	8006010 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005fc6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fc8:	f000 fbc6 	bl	8006758 <prvIsQueueFull>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d018      	beq.n	8006004 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd4:	3310      	adds	r3, #16
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	4611      	mov	r1, r2
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f001 f80e 	bl	8006ffc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005fe0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fe2:	f000 fb51 	bl	8006688 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005fe6:	f000 fe43 	bl	8006c70 <xTaskResumeAll>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f47f af7c 	bne.w	8005eea <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005ff2:	4b0c      	ldr	r3, [pc, #48]	; (8006024 <xQueueGenericSend+0x1f8>)
 8005ff4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff8:	601a      	str	r2, [r3, #0]
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	f3bf 8f6f 	isb	sy
 8006002:	e772      	b.n	8005eea <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006004:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006006:	f000 fb3f 	bl	8006688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800600a:	f000 fe31 	bl	8006c70 <xTaskResumeAll>
 800600e:	e76c      	b.n	8005eea <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006010:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006012:	f000 fb39 	bl	8006688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006016:	f000 fe2b 	bl	8006c70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800601a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800601c:	4618      	mov	r0, r3
 800601e:	3738      	adds	r7, #56	; 0x38
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}
 8006024:	e000ed04 	.word	0xe000ed04

08006028 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b090      	sub	sp, #64	; 0x40
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
 8006034:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800603a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800603c:	2b00      	cmp	r3, #0
 800603e:	d10a      	bne.n	8006056 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006044:	f383 8811 	msr	BASEPRI, r3
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	f3bf 8f4f 	dsb	sy
 8006050:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006052:	bf00      	nop
 8006054:	e7fe      	b.n	8006054 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d103      	bne.n	8006064 <xQueueGenericSendFromISR+0x3c>
 800605c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800605e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006060:	2b00      	cmp	r3, #0
 8006062:	d101      	bne.n	8006068 <xQueueGenericSendFromISR+0x40>
 8006064:	2301      	movs	r3, #1
 8006066:	e000      	b.n	800606a <xQueueGenericSendFromISR+0x42>
 8006068:	2300      	movs	r3, #0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10a      	bne.n	8006084 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800606e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006080:	bf00      	nop
 8006082:	e7fe      	b.n	8006082 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2b02      	cmp	r3, #2
 8006088:	d103      	bne.n	8006092 <xQueueGenericSendFromISR+0x6a>
 800608a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800608c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800608e:	2b01      	cmp	r3, #1
 8006090:	d101      	bne.n	8006096 <xQueueGenericSendFromISR+0x6e>
 8006092:	2301      	movs	r3, #1
 8006094:	e000      	b.n	8006098 <xQueueGenericSendFromISR+0x70>
 8006096:	2300      	movs	r3, #0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10a      	bne.n	80060b2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800609c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a0:	f383 8811 	msr	BASEPRI, r3
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	623b      	str	r3, [r7, #32]
}
 80060ae:	bf00      	nop
 80060b0:	e7fe      	b.n	80060b0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80060b2:	f002 f8f9 	bl	80082a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80060b6:	f3ef 8211 	mrs	r2, BASEPRI
 80060ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060be:	f383 8811 	msr	BASEPRI, r3
 80060c2:	f3bf 8f6f 	isb	sy
 80060c6:	f3bf 8f4f 	dsb	sy
 80060ca:	61fa      	str	r2, [r7, #28]
 80060cc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80060ce:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80060d0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060da:	429a      	cmp	r2, r3
 80060dc:	d302      	bcc.n	80060e4 <xQueueGenericSendFromISR+0xbc>
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d12f      	bne.n	8006144 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80060e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060f4:	683a      	ldr	r2, [r7, #0]
 80060f6:	68b9      	ldr	r1, [r7, #8]
 80060f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80060fa:	f000 fa35 	bl	8006568 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060fe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006106:	d112      	bne.n	800612e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610c:	2b00      	cmp	r3, #0
 800610e:	d016      	beq.n	800613e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006112:	3324      	adds	r3, #36	; 0x24
 8006114:	4618      	mov	r0, r3
 8006116:	f000 ffc1 	bl	800709c <xTaskRemoveFromEventList>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00e      	beq.n	800613e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00b      	beq.n	800613e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2201      	movs	r2, #1
 800612a:	601a      	str	r2, [r3, #0]
 800612c:	e007      	b.n	800613e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800612e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006132:	3301      	adds	r3, #1
 8006134:	b2db      	uxtb	r3, r3
 8006136:	b25a      	sxtb	r2, r3
 8006138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800613e:	2301      	movs	r3, #1
 8006140:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006142:	e001      	b.n	8006148 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006144:	2300      	movs	r3, #0
 8006146:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800614a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006152:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006156:	4618      	mov	r0, r3
 8006158:	3740      	adds	r7, #64	; 0x40
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
	...

08006160 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b08c      	sub	sp, #48	; 0x30
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800616c:	2300      	movs	r3, #0
 800616e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10a      	bne.n	8006190 <xQueueReceive+0x30>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	623b      	str	r3, [r7, #32]
}
 800618c:	bf00      	nop
 800618e:	e7fe      	b.n	800618e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d103      	bne.n	800619e <xQueueReceive+0x3e>
 8006196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800619a:	2b00      	cmp	r3, #0
 800619c:	d101      	bne.n	80061a2 <xQueueReceive+0x42>
 800619e:	2301      	movs	r3, #1
 80061a0:	e000      	b.n	80061a4 <xQueueReceive+0x44>
 80061a2:	2300      	movs	r3, #0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10a      	bne.n	80061be <xQueueReceive+0x5e>
	__asm volatile
 80061a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ac:	f383 8811 	msr	BASEPRI, r3
 80061b0:	f3bf 8f6f 	isb	sy
 80061b4:	f3bf 8f4f 	dsb	sy
 80061b8:	61fb      	str	r3, [r7, #28]
}
 80061ba:	bf00      	nop
 80061bc:	e7fe      	b.n	80061bc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061be:	f001 f93b 	bl	8007438 <xTaskGetSchedulerState>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d102      	bne.n	80061ce <xQueueReceive+0x6e>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <xQueueReceive+0x72>
 80061ce:	2301      	movs	r3, #1
 80061d0:	e000      	b.n	80061d4 <xQueueReceive+0x74>
 80061d2:	2300      	movs	r3, #0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d10a      	bne.n	80061ee <xQueueReceive+0x8e>
	__asm volatile
 80061d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061dc:	f383 8811 	msr	BASEPRI, r3
 80061e0:	f3bf 8f6f 	isb	sy
 80061e4:	f3bf 8f4f 	dsb	sy
 80061e8:	61bb      	str	r3, [r7, #24]
}
 80061ea:	bf00      	nop
 80061ec:	e7fe      	b.n	80061ec <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061ee:	f001 ff79 	bl	80080e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d01f      	beq.n	800623e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061fe:	68b9      	ldr	r1, [r7, #8]
 8006200:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006202:	f000 fa1b 	bl	800663c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006208:	1e5a      	subs	r2, r3, #1
 800620a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800620c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800620e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00f      	beq.n	8006236 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006218:	3310      	adds	r3, #16
 800621a:	4618      	mov	r0, r3
 800621c:	f000 ff3e 	bl	800709c <xTaskRemoveFromEventList>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d007      	beq.n	8006236 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006226:	4b3d      	ldr	r3, [pc, #244]	; (800631c <xQueueReceive+0x1bc>)
 8006228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800622c:	601a      	str	r2, [r3, #0]
 800622e:	f3bf 8f4f 	dsb	sy
 8006232:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006236:	f001 ff85 	bl	8008144 <vPortExitCritical>
				return pdPASS;
 800623a:	2301      	movs	r3, #1
 800623c:	e069      	b.n	8006312 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d103      	bne.n	800624c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006244:	f001 ff7e 	bl	8008144 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006248:	2300      	movs	r3, #0
 800624a:	e062      	b.n	8006312 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800624c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800624e:	2b00      	cmp	r3, #0
 8006250:	d106      	bne.n	8006260 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006252:	f107 0310 	add.w	r3, r7, #16
 8006256:	4618      	mov	r0, r3
 8006258:	f000 ff84 	bl	8007164 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800625c:	2301      	movs	r3, #1
 800625e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006260:	f001 ff70 	bl	8008144 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006264:	f000 fcf6 	bl	8006c54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006268:	f001 ff3c 	bl	80080e4 <vPortEnterCritical>
 800626c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800626e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006272:	b25b      	sxtb	r3, r3
 8006274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006278:	d103      	bne.n	8006282 <xQueueReceive+0x122>
 800627a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006284:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006288:	b25b      	sxtb	r3, r3
 800628a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628e:	d103      	bne.n	8006298 <xQueueReceive+0x138>
 8006290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006292:	2200      	movs	r2, #0
 8006294:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006298:	f001 ff54 	bl	8008144 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800629c:	1d3a      	adds	r2, r7, #4
 800629e:	f107 0310 	add.w	r3, r7, #16
 80062a2:	4611      	mov	r1, r2
 80062a4:	4618      	mov	r0, r3
 80062a6:	f000 ff73 	bl	8007190 <xTaskCheckForTimeOut>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d123      	bne.n	80062f8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062b2:	f000 fa3b 	bl	800672c <prvIsQueueEmpty>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d017      	beq.n	80062ec <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80062bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062be:	3324      	adds	r3, #36	; 0x24
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	4611      	mov	r1, r2
 80062c4:	4618      	mov	r0, r3
 80062c6:	f000 fe99 	bl	8006ffc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80062ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062cc:	f000 f9dc 	bl	8006688 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80062d0:	f000 fcce 	bl	8006c70 <xTaskResumeAll>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d189      	bne.n	80061ee <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80062da:	4b10      	ldr	r3, [pc, #64]	; (800631c <xQueueReceive+0x1bc>)
 80062dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	f3bf 8f4f 	dsb	sy
 80062e6:	f3bf 8f6f 	isb	sy
 80062ea:	e780      	b.n	80061ee <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80062ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062ee:	f000 f9cb 	bl	8006688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062f2:	f000 fcbd 	bl	8006c70 <xTaskResumeAll>
 80062f6:	e77a      	b.n	80061ee <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80062f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062fa:	f000 f9c5 	bl	8006688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062fe:	f000 fcb7 	bl	8006c70 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006302:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006304:	f000 fa12 	bl	800672c <prvIsQueueEmpty>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	f43f af6f 	beq.w	80061ee <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006310:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006312:	4618      	mov	r0, r3
 8006314:	3730      	adds	r7, #48	; 0x30
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	e000ed04 	.word	0xe000ed04

08006320 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b08e      	sub	sp, #56	; 0x38
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800632a:	2300      	movs	r3, #0
 800632c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006332:	2300      	movs	r3, #0
 8006334:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006338:	2b00      	cmp	r3, #0
 800633a:	d10a      	bne.n	8006352 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800633c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006340:	f383 8811 	msr	BASEPRI, r3
 8006344:	f3bf 8f6f 	isb	sy
 8006348:	f3bf 8f4f 	dsb	sy
 800634c:	623b      	str	r3, [r7, #32]
}
 800634e:	bf00      	nop
 8006350:	e7fe      	b.n	8006350 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00a      	beq.n	8006370 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800635a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800635e:	f383 8811 	msr	BASEPRI, r3
 8006362:	f3bf 8f6f 	isb	sy
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	61fb      	str	r3, [r7, #28]
}
 800636c:	bf00      	nop
 800636e:	e7fe      	b.n	800636e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006370:	f001 f862 	bl	8007438 <xTaskGetSchedulerState>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d102      	bne.n	8006380 <xQueueSemaphoreTake+0x60>
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <xQueueSemaphoreTake+0x64>
 8006380:	2301      	movs	r3, #1
 8006382:	e000      	b.n	8006386 <xQueueSemaphoreTake+0x66>
 8006384:	2300      	movs	r3, #0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10a      	bne.n	80063a0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	61bb      	str	r3, [r7, #24]
}
 800639c:	bf00      	nop
 800639e:	e7fe      	b.n	800639e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063a0:	f001 fea0 	bl	80080e4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80063a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80063aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d024      	beq.n	80063fa <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b2:	1e5a      	subs	r2, r3, #1
 80063b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80063b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d104      	bne.n	80063ca <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80063c0:	f001 f9b0 	bl	8007724 <pvTaskIncrementMutexHeldCount>
 80063c4:	4602      	mov	r2, r0
 80063c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063c8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00f      	beq.n	80063f2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d4:	3310      	adds	r3, #16
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 fe60 	bl	800709c <xTaskRemoveFromEventList>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d007      	beq.n	80063f2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80063e2:	4b54      	ldr	r3, [pc, #336]	; (8006534 <xQueueSemaphoreTake+0x214>)
 80063e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063e8:	601a      	str	r2, [r3, #0]
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80063f2:	f001 fea7 	bl	8008144 <vPortExitCritical>
				return pdPASS;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e097      	b.n	800652a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d111      	bne.n	8006424 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00a      	beq.n	800641c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	617b      	str	r3, [r7, #20]
}
 8006418:	bf00      	nop
 800641a:	e7fe      	b.n	800641a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800641c:	f001 fe92 	bl	8008144 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006420:	2300      	movs	r3, #0
 8006422:	e082      	b.n	800652a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006426:	2b00      	cmp	r3, #0
 8006428:	d106      	bne.n	8006438 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800642a:	f107 030c 	add.w	r3, r7, #12
 800642e:	4618      	mov	r0, r3
 8006430:	f000 fe98 	bl	8007164 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006434:	2301      	movs	r3, #1
 8006436:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006438:	f001 fe84 	bl	8008144 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800643c:	f000 fc0a 	bl	8006c54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006440:	f001 fe50 	bl	80080e4 <vPortEnterCritical>
 8006444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006446:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800644a:	b25b      	sxtb	r3, r3
 800644c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006450:	d103      	bne.n	800645a <xQueueSemaphoreTake+0x13a>
 8006452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800645a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800645c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006460:	b25b      	sxtb	r3, r3
 8006462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006466:	d103      	bne.n	8006470 <xQueueSemaphoreTake+0x150>
 8006468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006470:	f001 fe68 	bl	8008144 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006474:	463a      	mov	r2, r7
 8006476:	f107 030c 	add.w	r3, r7, #12
 800647a:	4611      	mov	r1, r2
 800647c:	4618      	mov	r0, r3
 800647e:	f000 fe87 	bl	8007190 <xTaskCheckForTimeOut>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d132      	bne.n	80064ee <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006488:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800648a:	f000 f94f 	bl	800672c <prvIsQueueEmpty>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d026      	beq.n	80064e2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d109      	bne.n	80064b0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800649c:	f001 fe22 	bl	80080e4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80064a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 ffe5 	bl	8007474 <xTaskPriorityInherit>
 80064aa:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80064ac:	f001 fe4a 	bl	8008144 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80064b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b2:	3324      	adds	r3, #36	; 0x24
 80064b4:	683a      	ldr	r2, [r7, #0]
 80064b6:	4611      	mov	r1, r2
 80064b8:	4618      	mov	r0, r3
 80064ba:	f000 fd9f 	bl	8006ffc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80064be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80064c0:	f000 f8e2 	bl	8006688 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80064c4:	f000 fbd4 	bl	8006c70 <xTaskResumeAll>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f47f af68 	bne.w	80063a0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80064d0:	4b18      	ldr	r3, [pc, #96]	; (8006534 <xQueueSemaphoreTake+0x214>)
 80064d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	e75e      	b.n	80063a0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80064e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80064e4:	f000 f8d0 	bl	8006688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80064e8:	f000 fbc2 	bl	8006c70 <xTaskResumeAll>
 80064ec:	e758      	b.n	80063a0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80064ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80064f0:	f000 f8ca 	bl	8006688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064f4:	f000 fbbc 	bl	8006c70 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80064fa:	f000 f917 	bl	800672c <prvIsQueueEmpty>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	f43f af4d 	beq.w	80063a0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00d      	beq.n	8006528 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800650c:	f001 fdea 	bl	80080e4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006510:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006512:	f000 f811 	bl	8006538 <prvGetDisinheritPriorityAfterTimeout>
 8006516:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800651e:	4618      	mov	r0, r3
 8006520:	f001 f87e 	bl	8007620 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006524:	f001 fe0e 	bl	8008144 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006528:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800652a:	4618      	mov	r0, r3
 800652c:	3738      	adds	r7, #56	; 0x38
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	e000ed04 	.word	0xe000ed04

08006538 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006544:	2b00      	cmp	r3, #0
 8006546:	d006      	beq.n	8006556 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006552:	60fb      	str	r3, [r7, #12]
 8006554:	e001      	b.n	800655a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006556:	2300      	movs	r3, #0
 8006558:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800655a:	68fb      	ldr	r3, [r7, #12]
	}
 800655c:	4618      	mov	r0, r3
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006574:	2300      	movs	r3, #0
 8006576:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800657c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10d      	bne.n	80065a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d14d      	bne.n	800662a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	4618      	mov	r0, r3
 8006594:	f000 ffd6 	bl	8007544 <xTaskPriorityDisinherit>
 8006598:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	609a      	str	r2, [r3, #8]
 80065a0:	e043      	b.n	800662a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d119      	bne.n	80065dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6858      	ldr	r0, [r3, #4]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b0:	461a      	mov	r2, r3
 80065b2:	68b9      	ldr	r1, [r7, #8]
 80065b4:	f002 f8f6 	bl	80087a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c0:	441a      	add	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	685a      	ldr	r2, [r3, #4]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d32b      	bcc.n	800662a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	605a      	str	r2, [r3, #4]
 80065da:	e026      	b.n	800662a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	68d8      	ldr	r0, [r3, #12]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e4:	461a      	mov	r2, r3
 80065e6:	68b9      	ldr	r1, [r7, #8]
 80065e8:	f002 f8dc 	bl	80087a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f4:	425b      	negs	r3, r3
 80065f6:	441a      	add	r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	68da      	ldr	r2, [r3, #12]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	429a      	cmp	r2, r3
 8006606:	d207      	bcs.n	8006618 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	689a      	ldr	r2, [r3, #8]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006610:	425b      	negs	r3, r3
 8006612:	441a      	add	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b02      	cmp	r3, #2
 800661c:	d105      	bne.n	800662a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d002      	beq.n	800662a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	3b01      	subs	r3, #1
 8006628:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006632:	697b      	ldr	r3, [r7, #20]
}
 8006634:	4618      	mov	r0, r3
 8006636:	3718      	adds	r7, #24
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800664a:	2b00      	cmp	r3, #0
 800664c:	d018      	beq.n	8006680 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006656:	441a      	add	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68da      	ldr	r2, [r3, #12]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	429a      	cmp	r2, r3
 8006666:	d303      	bcc.n	8006670 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68d9      	ldr	r1, [r3, #12]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006678:	461a      	mov	r2, r3
 800667a:	6838      	ldr	r0, [r7, #0]
 800667c:	f002 f892 	bl	80087a4 <memcpy>
	}
}
 8006680:	bf00      	nop
 8006682:	3708      	adds	r7, #8
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006690:	f001 fd28 	bl	80080e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800669a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800669c:	e011      	b.n	80066c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d012      	beq.n	80066cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	3324      	adds	r3, #36	; 0x24
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 fcf6 	bl	800709c <xTaskRemoveFromEventList>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d001      	beq.n	80066ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80066b6:	f000 fdcd 	bl	8007254 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80066ba:	7bfb      	ldrb	r3, [r7, #15]
 80066bc:	3b01      	subs	r3, #1
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	dce9      	bgt.n	800669e <prvUnlockQueue+0x16>
 80066ca:	e000      	b.n	80066ce <prvUnlockQueue+0x46>
					break;
 80066cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	22ff      	movs	r2, #255	; 0xff
 80066d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80066d6:	f001 fd35 	bl	8008144 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80066da:	f001 fd03 	bl	80080e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066e6:	e011      	b.n	800670c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d012      	beq.n	8006716 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	3310      	adds	r3, #16
 80066f4:	4618      	mov	r0, r3
 80066f6:	f000 fcd1 	bl	800709c <xTaskRemoveFromEventList>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d001      	beq.n	8006704 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006700:	f000 fda8 	bl	8007254 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006704:	7bbb      	ldrb	r3, [r7, #14]
 8006706:	3b01      	subs	r3, #1
 8006708:	b2db      	uxtb	r3, r3
 800670a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800670c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006710:	2b00      	cmp	r3, #0
 8006712:	dce9      	bgt.n	80066e8 <prvUnlockQueue+0x60>
 8006714:	e000      	b.n	8006718 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006716:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	22ff      	movs	r2, #255	; 0xff
 800671c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006720:	f001 fd10 	bl	8008144 <vPortExitCritical>
}
 8006724:	bf00      	nop
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006734:	f001 fcd6 	bl	80080e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673c:	2b00      	cmp	r3, #0
 800673e:	d102      	bne.n	8006746 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006740:	2301      	movs	r3, #1
 8006742:	60fb      	str	r3, [r7, #12]
 8006744:	e001      	b.n	800674a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006746:	2300      	movs	r3, #0
 8006748:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800674a:	f001 fcfb 	bl	8008144 <vPortExitCritical>

	return xReturn;
 800674e:	68fb      	ldr	r3, [r7, #12]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006760:	f001 fcc0 	bl	80080e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800676c:	429a      	cmp	r2, r3
 800676e:	d102      	bne.n	8006776 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006770:	2301      	movs	r3, #1
 8006772:	60fb      	str	r3, [r7, #12]
 8006774:	e001      	b.n	800677a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006776:	2300      	movs	r3, #0
 8006778:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800677a:	f001 fce3 	bl	8008144 <vPortExitCritical>

	return xReturn;
 800677e:	68fb      	ldr	r3, [r7, #12]
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006792:	2300      	movs	r3, #0
 8006794:	60fb      	str	r3, [r7, #12]
 8006796:	e014      	b.n	80067c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006798:	4a0f      	ldr	r2, [pc, #60]	; (80067d8 <vQueueAddToRegistry+0x50>)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10b      	bne.n	80067bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80067a4:	490c      	ldr	r1, [pc, #48]	; (80067d8 <vQueueAddToRegistry+0x50>)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	683a      	ldr	r2, [r7, #0]
 80067aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80067ae:	4a0a      	ldr	r2, [pc, #40]	; (80067d8 <vQueueAddToRegistry+0x50>)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	00db      	lsls	r3, r3, #3
 80067b4:	4413      	add	r3, r2
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80067ba:	e006      	b.n	80067ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	3301      	adds	r3, #1
 80067c0:	60fb      	str	r3, [r7, #12]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2b07      	cmp	r3, #7
 80067c6:	d9e7      	bls.n	8006798 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80067c8:	bf00      	nop
 80067ca:	bf00      	nop
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	20000cac 	.word	0x20000cac

080067dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b086      	sub	sp, #24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80067ec:	f001 fc7a 	bl	80080e4 <vPortEnterCritical>
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067f6:	b25b      	sxtb	r3, r3
 80067f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fc:	d103      	bne.n	8006806 <vQueueWaitForMessageRestricted+0x2a>
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800680c:	b25b      	sxtb	r3, r3
 800680e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006812:	d103      	bne.n	800681c <vQueueWaitForMessageRestricted+0x40>
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	2200      	movs	r2, #0
 8006818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800681c:	f001 fc92 	bl	8008144 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006824:	2b00      	cmp	r3, #0
 8006826:	d106      	bne.n	8006836 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	3324      	adds	r3, #36	; 0x24
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	68b9      	ldr	r1, [r7, #8]
 8006830:	4618      	mov	r0, r3
 8006832:	f000 fc07 	bl	8007044 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006836:	6978      	ldr	r0, [r7, #20]
 8006838:	f7ff ff26 	bl	8006688 <prvUnlockQueue>
	}
 800683c:	bf00      	nop
 800683e:	3718      	adds	r7, #24
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08e      	sub	sp, #56	; 0x38
 8006848:	af04      	add	r7, sp, #16
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
 8006850:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10a      	bne.n	800686e <xTaskCreateStatic+0x2a>
	__asm volatile
 8006858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800685c:	f383 8811 	msr	BASEPRI, r3
 8006860:	f3bf 8f6f 	isb	sy
 8006864:	f3bf 8f4f 	dsb	sy
 8006868:	623b      	str	r3, [r7, #32]
}
 800686a:	bf00      	nop
 800686c:	e7fe      	b.n	800686c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800686e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10a      	bne.n	800688a <xTaskCreateStatic+0x46>
	__asm volatile
 8006874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	61fb      	str	r3, [r7, #28]
}
 8006886:	bf00      	nop
 8006888:	e7fe      	b.n	8006888 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800688a:	235c      	movs	r3, #92	; 0x5c
 800688c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	2b5c      	cmp	r3, #92	; 0x5c
 8006892:	d00a      	beq.n	80068aa <xTaskCreateStatic+0x66>
	__asm volatile
 8006894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006898:	f383 8811 	msr	BASEPRI, r3
 800689c:	f3bf 8f6f 	isb	sy
 80068a0:	f3bf 8f4f 	dsb	sy
 80068a4:	61bb      	str	r3, [r7, #24]
}
 80068a6:	bf00      	nop
 80068a8:	e7fe      	b.n	80068a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d01e      	beq.n	80068f0 <xTaskCreateStatic+0xac>
 80068b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d01b      	beq.n	80068f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80068c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c4:	2202      	movs	r2, #2
 80068c6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80068ca:	2300      	movs	r3, #0
 80068cc:	9303      	str	r3, [sp, #12]
 80068ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d0:	9302      	str	r3, [sp, #8]
 80068d2:	f107 0314 	add.w	r3, r7, #20
 80068d6:	9301      	str	r3, [sp, #4]
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	68b9      	ldr	r1, [r7, #8]
 80068e2:	68f8      	ldr	r0, [r7, #12]
 80068e4:	f000 f850 	bl	8006988 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068ea:	f000 f8dd 	bl	8006aa8 <prvAddNewTaskToReadyList>
 80068ee:	e001      	b.n	80068f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80068f0:	2300      	movs	r3, #0
 80068f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80068f4:	697b      	ldr	r3, [r7, #20]
	}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3728      	adds	r7, #40	; 0x28
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80068fe:	b580      	push	{r7, lr}
 8006900:	b08c      	sub	sp, #48	; 0x30
 8006902:	af04      	add	r7, sp, #16
 8006904:	60f8      	str	r0, [r7, #12]
 8006906:	60b9      	str	r1, [r7, #8]
 8006908:	603b      	str	r3, [r7, #0]
 800690a:	4613      	mov	r3, r2
 800690c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800690e:	88fb      	ldrh	r3, [r7, #6]
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	4618      	mov	r0, r3
 8006914:	f001 fd08 	bl	8008328 <pvPortMalloc>
 8006918:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00e      	beq.n	800693e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006920:	205c      	movs	r0, #92	; 0x5c
 8006922:	f001 fd01 	bl	8008328 <pvPortMalloc>
 8006926:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	631a      	str	r2, [r3, #48]	; 0x30
 8006934:	e005      	b.n	8006942 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006936:	6978      	ldr	r0, [r7, #20]
 8006938:	f001 fdc2 	bl	80084c0 <vPortFree>
 800693c:	e001      	b.n	8006942 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800693e:	2300      	movs	r3, #0
 8006940:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d017      	beq.n	8006978 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006950:	88fa      	ldrh	r2, [r7, #6]
 8006952:	2300      	movs	r3, #0
 8006954:	9303      	str	r3, [sp, #12]
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	9302      	str	r3, [sp, #8]
 800695a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	68b9      	ldr	r1, [r7, #8]
 8006966:	68f8      	ldr	r0, [r7, #12]
 8006968:	f000 f80e 	bl	8006988 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800696c:	69f8      	ldr	r0, [r7, #28]
 800696e:	f000 f89b 	bl	8006aa8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006972:	2301      	movs	r3, #1
 8006974:	61bb      	str	r3, [r7, #24]
 8006976:	e002      	b.n	800697e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006978:	f04f 33ff 	mov.w	r3, #4294967295
 800697c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800697e:	69bb      	ldr	r3, [r7, #24]
	}
 8006980:	4618      	mov	r0, r3
 8006982:	3720      	adds	r7, #32
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b088      	sub	sp, #32
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	607a      	str	r2, [r7, #4]
 8006994:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006998:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	461a      	mov	r2, r3
 80069a0:	21a5      	movs	r1, #165	; 0xa5
 80069a2:	f001 fecb 	bl	800873c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80069b0:	3b01      	subs	r3, #1
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	4413      	add	r3, r2
 80069b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	f023 0307 	bic.w	r3, r3, #7
 80069be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	f003 0307 	and.w	r3, r3, #7
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d00a      	beq.n	80069e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80069ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ce:	f383 8811 	msr	BASEPRI, r3
 80069d2:	f3bf 8f6f 	isb	sy
 80069d6:	f3bf 8f4f 	dsb	sy
 80069da:	617b      	str	r3, [r7, #20]
}
 80069dc:	bf00      	nop
 80069de:	e7fe      	b.n	80069de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d01f      	beq.n	8006a26 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069e6:	2300      	movs	r3, #0
 80069e8:	61fb      	str	r3, [r7, #28]
 80069ea:	e012      	b.n	8006a12 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069ec:	68ba      	ldr	r2, [r7, #8]
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	4413      	add	r3, r2
 80069f2:	7819      	ldrb	r1, [r3, #0]
 80069f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	4413      	add	r3, r2
 80069fa:	3334      	adds	r3, #52	; 0x34
 80069fc:	460a      	mov	r2, r1
 80069fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a00:	68ba      	ldr	r2, [r7, #8]
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	4413      	add	r3, r2
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d006      	beq.n	8006a1a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	61fb      	str	r3, [r7, #28]
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	2b0f      	cmp	r3, #15
 8006a16:	d9e9      	bls.n	80069ec <prvInitialiseNewTask+0x64>
 8006a18:	e000      	b.n	8006a1c <prvInitialiseNewTask+0x94>
			{
				break;
 8006a1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a24:	e003      	b.n	8006a2e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a30:	2b37      	cmp	r3, #55	; 0x37
 8006a32:	d901      	bls.n	8006a38 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a34:	2337      	movs	r3, #55	; 0x37
 8006a36:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a3c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a42:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a46:	2200      	movs	r2, #0
 8006a48:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe ff64 	bl	800591c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a56:	3318      	adds	r3, #24
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7fe ff5f 	bl	800591c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a76:	2200      	movs	r2, #0
 8006a78:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a82:	683a      	ldr	r2, [r7, #0]
 8006a84:	68f9      	ldr	r1, [r7, #12]
 8006a86:	69b8      	ldr	r0, [r7, #24]
 8006a88:	f001 fa02 	bl	8007e90 <pxPortInitialiseStack>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a9e:	bf00      	nop
 8006aa0:	3720      	adds	r7, #32
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
	...

08006aa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ab0:	f001 fb18 	bl	80080e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ab4:	4b2d      	ldr	r3, [pc, #180]	; (8006b6c <prvAddNewTaskToReadyList+0xc4>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	4a2c      	ldr	r2, [pc, #176]	; (8006b6c <prvAddNewTaskToReadyList+0xc4>)
 8006abc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006abe:	4b2c      	ldr	r3, [pc, #176]	; (8006b70 <prvAddNewTaskToReadyList+0xc8>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d109      	bne.n	8006ada <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006ac6:	4a2a      	ldr	r2, [pc, #168]	; (8006b70 <prvAddNewTaskToReadyList+0xc8>)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006acc:	4b27      	ldr	r3, [pc, #156]	; (8006b6c <prvAddNewTaskToReadyList+0xc4>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d110      	bne.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ad4:	f000 fbe2 	bl	800729c <prvInitialiseTaskLists>
 8006ad8:	e00d      	b.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006ada:	4b26      	ldr	r3, [pc, #152]	; (8006b74 <prvAddNewTaskToReadyList+0xcc>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d109      	bne.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ae2:	4b23      	ldr	r3, [pc, #140]	; (8006b70 <prvAddNewTaskToReadyList+0xc8>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d802      	bhi.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006af0:	4a1f      	ldr	r2, [pc, #124]	; (8006b70 <prvAddNewTaskToReadyList+0xc8>)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006af6:	4b20      	ldr	r3, [pc, #128]	; (8006b78 <prvAddNewTaskToReadyList+0xd0>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	3301      	adds	r3, #1
 8006afc:	4a1e      	ldr	r2, [pc, #120]	; (8006b78 <prvAddNewTaskToReadyList+0xd0>)
 8006afe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b00:	4b1d      	ldr	r3, [pc, #116]	; (8006b78 <prvAddNewTaskToReadyList+0xd0>)
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0c:	4b1b      	ldr	r3, [pc, #108]	; (8006b7c <prvAddNewTaskToReadyList+0xd4>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d903      	bls.n	8006b1c <prvAddNewTaskToReadyList+0x74>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b18:	4a18      	ldr	r2, [pc, #96]	; (8006b7c <prvAddNewTaskToReadyList+0xd4>)
 8006b1a:	6013      	str	r3, [r2, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b20:	4613      	mov	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4a15      	ldr	r2, [pc, #84]	; (8006b80 <prvAddNewTaskToReadyList+0xd8>)
 8006b2a:	441a      	add	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	3304      	adds	r3, #4
 8006b30:	4619      	mov	r1, r3
 8006b32:	4610      	mov	r0, r2
 8006b34:	f7fe feff 	bl	8005936 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b38:	f001 fb04 	bl	8008144 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b3c:	4b0d      	ldr	r3, [pc, #52]	; (8006b74 <prvAddNewTaskToReadyList+0xcc>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00e      	beq.n	8006b62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b44:	4b0a      	ldr	r3, [pc, #40]	; (8006b70 <prvAddNewTaskToReadyList+0xc8>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d207      	bcs.n	8006b62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b52:	4b0c      	ldr	r3, [pc, #48]	; (8006b84 <prvAddNewTaskToReadyList+0xdc>)
 8006b54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b62:	bf00      	nop
 8006b64:	3708      	adds	r7, #8
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	200011c0 	.word	0x200011c0
 8006b70:	20000cec 	.word	0x20000cec
 8006b74:	200011cc 	.word	0x200011cc
 8006b78:	200011dc 	.word	0x200011dc
 8006b7c:	200011c8 	.word	0x200011c8
 8006b80:	20000cf0 	.word	0x20000cf0
 8006b84:	e000ed04 	.word	0xe000ed04

08006b88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b08a      	sub	sp, #40	; 0x28
 8006b8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b96:	463a      	mov	r2, r7
 8006b98:	1d39      	adds	r1, r7, #4
 8006b9a:	f107 0308 	add.w	r3, r7, #8
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7fe fe68 	bl	8005874 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	9202      	str	r2, [sp, #8]
 8006bac:	9301      	str	r3, [sp, #4]
 8006bae:	2300      	movs	r3, #0
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	460a      	mov	r2, r1
 8006bb6:	4921      	ldr	r1, [pc, #132]	; (8006c3c <vTaskStartScheduler+0xb4>)
 8006bb8:	4821      	ldr	r0, [pc, #132]	; (8006c40 <vTaskStartScheduler+0xb8>)
 8006bba:	f7ff fe43 	bl	8006844 <xTaskCreateStatic>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	4a20      	ldr	r2, [pc, #128]	; (8006c44 <vTaskStartScheduler+0xbc>)
 8006bc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bc4:	4b1f      	ldr	r3, [pc, #124]	; (8006c44 <vTaskStartScheduler+0xbc>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	e001      	b.n	8006bd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d102      	bne.n	8006be2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006bdc:	f000 fe0a 	bl	80077f4 <xTimerCreateTimerTask>
 8006be0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d116      	bne.n	8006c16 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bec:	f383 8811 	msr	BASEPRI, r3
 8006bf0:	f3bf 8f6f 	isb	sy
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	613b      	str	r3, [r7, #16]
}
 8006bfa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006bfc:	4b12      	ldr	r3, [pc, #72]	; (8006c48 <vTaskStartScheduler+0xc0>)
 8006bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8006c02:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c04:	4b11      	ldr	r3, [pc, #68]	; (8006c4c <vTaskStartScheduler+0xc4>)
 8006c06:	2201      	movs	r2, #1
 8006c08:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c0a:	4b11      	ldr	r3, [pc, #68]	; (8006c50 <vTaskStartScheduler+0xc8>)
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c10:	f001 f9c6 	bl	8007fa0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c14:	e00e      	b.n	8006c34 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c1c:	d10a      	bne.n	8006c34 <vTaskStartScheduler+0xac>
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	60fb      	str	r3, [r7, #12]
}
 8006c30:	bf00      	nop
 8006c32:	e7fe      	b.n	8006c32 <vTaskStartScheduler+0xaa>
}
 8006c34:	bf00      	nop
 8006c36:	3718      	adds	r7, #24
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	080092c8 	.word	0x080092c8
 8006c40:	0800726d 	.word	0x0800726d
 8006c44:	200011e4 	.word	0x200011e4
 8006c48:	200011e0 	.word	0x200011e0
 8006c4c:	200011cc 	.word	0x200011cc
 8006c50:	200011c4 	.word	0x200011c4

08006c54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c54:	b480      	push	{r7}
 8006c56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006c58:	4b04      	ldr	r3, [pc, #16]	; (8006c6c <vTaskSuspendAll+0x18>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	4a03      	ldr	r2, [pc, #12]	; (8006c6c <vTaskSuspendAll+0x18>)
 8006c60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006c62:	bf00      	nop
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr
 8006c6c:	200011e8 	.word	0x200011e8

08006c70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c76:	2300      	movs	r3, #0
 8006c78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c7e:	4b42      	ldr	r3, [pc, #264]	; (8006d88 <xTaskResumeAll+0x118>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10a      	bne.n	8006c9c <xTaskResumeAll+0x2c>
	__asm volatile
 8006c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c8a:	f383 8811 	msr	BASEPRI, r3
 8006c8e:	f3bf 8f6f 	isb	sy
 8006c92:	f3bf 8f4f 	dsb	sy
 8006c96:	603b      	str	r3, [r7, #0]
}
 8006c98:	bf00      	nop
 8006c9a:	e7fe      	b.n	8006c9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006c9c:	f001 fa22 	bl	80080e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ca0:	4b39      	ldr	r3, [pc, #228]	; (8006d88 <xTaskResumeAll+0x118>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	4a38      	ldr	r2, [pc, #224]	; (8006d88 <xTaskResumeAll+0x118>)
 8006ca8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006caa:	4b37      	ldr	r3, [pc, #220]	; (8006d88 <xTaskResumeAll+0x118>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d162      	bne.n	8006d78 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006cb2:	4b36      	ldr	r3, [pc, #216]	; (8006d8c <xTaskResumeAll+0x11c>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d05e      	beq.n	8006d78 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cba:	e02f      	b.n	8006d1c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cbc:	4b34      	ldr	r3, [pc, #208]	; (8006d90 <xTaskResumeAll+0x120>)
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	3318      	adds	r3, #24
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f7fe fe91 	bl	80059f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7fe fe8c 	bl	80059f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cdc:	4b2d      	ldr	r3, [pc, #180]	; (8006d94 <xTaskResumeAll+0x124>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d903      	bls.n	8006cec <xTaskResumeAll+0x7c>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce8:	4a2a      	ldr	r2, [pc, #168]	; (8006d94 <xTaskResumeAll+0x124>)
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4a27      	ldr	r2, [pc, #156]	; (8006d98 <xTaskResumeAll+0x128>)
 8006cfa:	441a      	add	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	3304      	adds	r3, #4
 8006d00:	4619      	mov	r1, r3
 8006d02:	4610      	mov	r0, r2
 8006d04:	f7fe fe17 	bl	8005936 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d0c:	4b23      	ldr	r3, [pc, #140]	; (8006d9c <xTaskResumeAll+0x12c>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d302      	bcc.n	8006d1c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006d16:	4b22      	ldr	r3, [pc, #136]	; (8006da0 <xTaskResumeAll+0x130>)
 8006d18:	2201      	movs	r2, #1
 8006d1a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d1c:	4b1c      	ldr	r3, [pc, #112]	; (8006d90 <xTaskResumeAll+0x120>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1cb      	bne.n	8006cbc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d2a:	f000 fb55 	bl	80073d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d2e:	4b1d      	ldr	r3, [pc, #116]	; (8006da4 <xTaskResumeAll+0x134>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d010      	beq.n	8006d5c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d3a:	f000 f847 	bl	8006dcc <xTaskIncrementTick>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006d44:	4b16      	ldr	r3, [pc, #88]	; (8006da0 <xTaskResumeAll+0x130>)
 8006d46:	2201      	movs	r2, #1
 8006d48:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1f1      	bne.n	8006d3a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006d56:	4b13      	ldr	r3, [pc, #76]	; (8006da4 <xTaskResumeAll+0x134>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d5c:	4b10      	ldr	r3, [pc, #64]	; (8006da0 <xTaskResumeAll+0x130>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d009      	beq.n	8006d78 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d64:	2301      	movs	r3, #1
 8006d66:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d68:	4b0f      	ldr	r3, [pc, #60]	; (8006da8 <xTaskResumeAll+0x138>)
 8006d6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d6e:	601a      	str	r2, [r3, #0]
 8006d70:	f3bf 8f4f 	dsb	sy
 8006d74:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d78:	f001 f9e4 	bl	8008144 <vPortExitCritical>

	return xAlreadyYielded;
 8006d7c:	68bb      	ldr	r3, [r7, #8]
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	200011e8 	.word	0x200011e8
 8006d8c:	200011c0 	.word	0x200011c0
 8006d90:	20001180 	.word	0x20001180
 8006d94:	200011c8 	.word	0x200011c8
 8006d98:	20000cf0 	.word	0x20000cf0
 8006d9c:	20000cec 	.word	0x20000cec
 8006da0:	200011d4 	.word	0x200011d4
 8006da4:	200011d0 	.word	0x200011d0
 8006da8:	e000ed04 	.word	0xe000ed04

08006dac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006db2:	4b05      	ldr	r3, [pc, #20]	; (8006dc8 <xTaskGetTickCount+0x1c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006db8:	687b      	ldr	r3, [r7, #4]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop
 8006dc8:	200011c4 	.word	0x200011c4

08006dcc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b086      	sub	sp, #24
 8006dd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dd6:	4b4f      	ldr	r3, [pc, #316]	; (8006f14 <xTaskIncrementTick+0x148>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f040 808f 	bne.w	8006efe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006de0:	4b4d      	ldr	r3, [pc, #308]	; (8006f18 <xTaskIncrementTick+0x14c>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	3301      	adds	r3, #1
 8006de6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006de8:	4a4b      	ldr	r2, [pc, #300]	; (8006f18 <xTaskIncrementTick+0x14c>)
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d120      	bne.n	8006e36 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006df4:	4b49      	ldr	r3, [pc, #292]	; (8006f1c <xTaskIncrementTick+0x150>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00a      	beq.n	8006e14 <xTaskIncrementTick+0x48>
	__asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	603b      	str	r3, [r7, #0]
}
 8006e10:	bf00      	nop
 8006e12:	e7fe      	b.n	8006e12 <xTaskIncrementTick+0x46>
 8006e14:	4b41      	ldr	r3, [pc, #260]	; (8006f1c <xTaskIncrementTick+0x150>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	60fb      	str	r3, [r7, #12]
 8006e1a:	4b41      	ldr	r3, [pc, #260]	; (8006f20 <xTaskIncrementTick+0x154>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a3f      	ldr	r2, [pc, #252]	; (8006f1c <xTaskIncrementTick+0x150>)
 8006e20:	6013      	str	r3, [r2, #0]
 8006e22:	4a3f      	ldr	r2, [pc, #252]	; (8006f20 <xTaskIncrementTick+0x154>)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6013      	str	r3, [r2, #0]
 8006e28:	4b3e      	ldr	r3, [pc, #248]	; (8006f24 <xTaskIncrementTick+0x158>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	4a3d      	ldr	r2, [pc, #244]	; (8006f24 <xTaskIncrementTick+0x158>)
 8006e30:	6013      	str	r3, [r2, #0]
 8006e32:	f000 fad1 	bl	80073d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e36:	4b3c      	ldr	r3, [pc, #240]	; (8006f28 <xTaskIncrementTick+0x15c>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	693a      	ldr	r2, [r7, #16]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d349      	bcc.n	8006ed4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e40:	4b36      	ldr	r3, [pc, #216]	; (8006f1c <xTaskIncrementTick+0x150>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d104      	bne.n	8006e54 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e4a:	4b37      	ldr	r3, [pc, #220]	; (8006f28 <xTaskIncrementTick+0x15c>)
 8006e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e50:	601a      	str	r2, [r3, #0]
					break;
 8006e52:	e03f      	b.n	8006ed4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e54:	4b31      	ldr	r3, [pc, #196]	; (8006f1c <xTaskIncrementTick+0x150>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e64:	693a      	ldr	r2, [r7, #16]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d203      	bcs.n	8006e74 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e6c:	4a2e      	ldr	r2, [pc, #184]	; (8006f28 <xTaskIncrementTick+0x15c>)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006e72:	e02f      	b.n	8006ed4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	3304      	adds	r3, #4
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7fe fdb9 	bl	80059f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d004      	beq.n	8006e90 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	3318      	adds	r3, #24
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f7fe fdb0 	bl	80059f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e94:	4b25      	ldr	r3, [pc, #148]	; (8006f2c <xTaskIncrementTick+0x160>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d903      	bls.n	8006ea4 <xTaskIncrementTick+0xd8>
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea0:	4a22      	ldr	r2, [pc, #136]	; (8006f2c <xTaskIncrementTick+0x160>)
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	4413      	add	r3, r2
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	4a1f      	ldr	r2, [pc, #124]	; (8006f30 <xTaskIncrementTick+0x164>)
 8006eb2:	441a      	add	r2, r3
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	3304      	adds	r3, #4
 8006eb8:	4619      	mov	r1, r3
 8006eba:	4610      	mov	r0, r2
 8006ebc:	f7fe fd3b 	bl	8005936 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec4:	4b1b      	ldr	r3, [pc, #108]	; (8006f34 <xTaskIncrementTick+0x168>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d3b8      	bcc.n	8006e40 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ed2:	e7b5      	b.n	8006e40 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ed4:	4b17      	ldr	r3, [pc, #92]	; (8006f34 <xTaskIncrementTick+0x168>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eda:	4915      	ldr	r1, [pc, #84]	; (8006f30 <xTaskIncrementTick+0x164>)
 8006edc:	4613      	mov	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	4413      	add	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	440b      	add	r3, r1
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d901      	bls.n	8006ef0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006eec:	2301      	movs	r3, #1
 8006eee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ef0:	4b11      	ldr	r3, [pc, #68]	; (8006f38 <xTaskIncrementTick+0x16c>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d007      	beq.n	8006f08 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	617b      	str	r3, [r7, #20]
 8006efc:	e004      	b.n	8006f08 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006efe:	4b0f      	ldr	r3, [pc, #60]	; (8006f3c <xTaskIncrementTick+0x170>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	3301      	adds	r3, #1
 8006f04:	4a0d      	ldr	r2, [pc, #52]	; (8006f3c <xTaskIncrementTick+0x170>)
 8006f06:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f08:	697b      	ldr	r3, [r7, #20]
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3718      	adds	r7, #24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	200011e8 	.word	0x200011e8
 8006f18:	200011c4 	.word	0x200011c4
 8006f1c:	20001178 	.word	0x20001178
 8006f20:	2000117c 	.word	0x2000117c
 8006f24:	200011d8 	.word	0x200011d8
 8006f28:	200011e0 	.word	0x200011e0
 8006f2c:	200011c8 	.word	0x200011c8
 8006f30:	20000cf0 	.word	0x20000cf0
 8006f34:	20000cec 	.word	0x20000cec
 8006f38:	200011d4 	.word	0x200011d4
 8006f3c:	200011d0 	.word	0x200011d0

08006f40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f46:	4b28      	ldr	r3, [pc, #160]	; (8006fe8 <vTaskSwitchContext+0xa8>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f4e:	4b27      	ldr	r3, [pc, #156]	; (8006fec <vTaskSwitchContext+0xac>)
 8006f50:	2201      	movs	r2, #1
 8006f52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f54:	e041      	b.n	8006fda <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006f56:	4b25      	ldr	r3, [pc, #148]	; (8006fec <vTaskSwitchContext+0xac>)
 8006f58:	2200      	movs	r2, #0
 8006f5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f5c:	4b24      	ldr	r3, [pc, #144]	; (8006ff0 <vTaskSwitchContext+0xb0>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60fb      	str	r3, [r7, #12]
 8006f62:	e010      	b.n	8006f86 <vTaskSwitchContext+0x46>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10a      	bne.n	8006f80 <vTaskSwitchContext+0x40>
	__asm volatile
 8006f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f6e:	f383 8811 	msr	BASEPRI, r3
 8006f72:	f3bf 8f6f 	isb	sy
 8006f76:	f3bf 8f4f 	dsb	sy
 8006f7a:	607b      	str	r3, [r7, #4]
}
 8006f7c:	bf00      	nop
 8006f7e:	e7fe      	b.n	8006f7e <vTaskSwitchContext+0x3e>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	3b01      	subs	r3, #1
 8006f84:	60fb      	str	r3, [r7, #12]
 8006f86:	491b      	ldr	r1, [pc, #108]	; (8006ff4 <vTaskSwitchContext+0xb4>)
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	4413      	add	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	440b      	add	r3, r1
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d0e4      	beq.n	8006f64 <vTaskSwitchContext+0x24>
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	4413      	add	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4a13      	ldr	r2, [pc, #76]	; (8006ff4 <vTaskSwitchContext+0xb4>)
 8006fa6:	4413      	add	r3, r2
 8006fa8:	60bb      	str	r3, [r7, #8]
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	685a      	ldr	r2, [r3, #4]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	605a      	str	r2, [r3, #4]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	3308      	adds	r3, #8
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d104      	bne.n	8006fca <vTaskSwitchContext+0x8a>
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	605a      	str	r2, [r3, #4]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	4a09      	ldr	r2, [pc, #36]	; (8006ff8 <vTaskSwitchContext+0xb8>)
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	4a06      	ldr	r2, [pc, #24]	; (8006ff0 <vTaskSwitchContext+0xb0>)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6013      	str	r3, [r2, #0]
}
 8006fda:	bf00      	nop
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	200011e8 	.word	0x200011e8
 8006fec:	200011d4 	.word	0x200011d4
 8006ff0:	200011c8 	.word	0x200011c8
 8006ff4:	20000cf0 	.word	0x20000cf0
 8006ff8:	20000cec 	.word	0x20000cec

08006ffc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10a      	bne.n	8007022 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
 800701c:	60fb      	str	r3, [r7, #12]
}
 800701e:	bf00      	nop
 8007020:	e7fe      	b.n	8007020 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007022:	4b07      	ldr	r3, [pc, #28]	; (8007040 <vTaskPlaceOnEventList+0x44>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	3318      	adds	r3, #24
 8007028:	4619      	mov	r1, r3
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f7fe fca7 	bl	800597e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007030:	2101      	movs	r1, #1
 8007032:	6838      	ldr	r0, [r7, #0]
 8007034:	f000 fb8a 	bl	800774c <prvAddCurrentTaskToDelayedList>
}
 8007038:	bf00      	nop
 800703a:	3710      	adds	r7, #16
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}
 8007040:	20000cec 	.word	0x20000cec

08007044 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007044:	b580      	push	{r7, lr}
 8007046:	b086      	sub	sp, #24
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d10a      	bne.n	800706c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800705a:	f383 8811 	msr	BASEPRI, r3
 800705e:	f3bf 8f6f 	isb	sy
 8007062:	f3bf 8f4f 	dsb	sy
 8007066:	617b      	str	r3, [r7, #20]
}
 8007068:	bf00      	nop
 800706a:	e7fe      	b.n	800706a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800706c:	4b0a      	ldr	r3, [pc, #40]	; (8007098 <vTaskPlaceOnEventListRestricted+0x54>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	3318      	adds	r3, #24
 8007072:	4619      	mov	r1, r3
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f7fe fc5e 	bl	8005936 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d002      	beq.n	8007086 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007080:	f04f 33ff 	mov.w	r3, #4294967295
 8007084:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007086:	6879      	ldr	r1, [r7, #4]
 8007088:	68b8      	ldr	r0, [r7, #8]
 800708a:	f000 fb5f 	bl	800774c <prvAddCurrentTaskToDelayedList>
	}
 800708e:	bf00      	nop
 8007090:	3718      	adds	r7, #24
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	20000cec 	.word	0x20000cec

0800709c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b086      	sub	sp, #24
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d10a      	bne.n	80070c8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	60fb      	str	r3, [r7, #12]
}
 80070c4:	bf00      	nop
 80070c6:	e7fe      	b.n	80070c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	3318      	adds	r3, #24
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7fe fc8f 	bl	80059f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070d2:	4b1e      	ldr	r3, [pc, #120]	; (800714c <xTaskRemoveFromEventList+0xb0>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d11d      	bne.n	8007116 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	3304      	adds	r3, #4
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fe fc86 	bl	80059f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e8:	4b19      	ldr	r3, [pc, #100]	; (8007150 <xTaskRemoveFromEventList+0xb4>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d903      	bls.n	80070f8 <xTaskRemoveFromEventList+0x5c>
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070f4:	4a16      	ldr	r2, [pc, #88]	; (8007150 <xTaskRemoveFromEventList+0xb4>)
 80070f6:	6013      	str	r3, [r2, #0]
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070fc:	4613      	mov	r3, r2
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	4413      	add	r3, r2
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	4a13      	ldr	r2, [pc, #76]	; (8007154 <xTaskRemoveFromEventList+0xb8>)
 8007106:	441a      	add	r2, r3
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	3304      	adds	r3, #4
 800710c:	4619      	mov	r1, r3
 800710e:	4610      	mov	r0, r2
 8007110:	f7fe fc11 	bl	8005936 <vListInsertEnd>
 8007114:	e005      	b.n	8007122 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	3318      	adds	r3, #24
 800711a:	4619      	mov	r1, r3
 800711c:	480e      	ldr	r0, [pc, #56]	; (8007158 <xTaskRemoveFromEventList+0xbc>)
 800711e:	f7fe fc0a 	bl	8005936 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007126:	4b0d      	ldr	r3, [pc, #52]	; (800715c <xTaskRemoveFromEventList+0xc0>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712c:	429a      	cmp	r2, r3
 800712e:	d905      	bls.n	800713c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007130:	2301      	movs	r3, #1
 8007132:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007134:	4b0a      	ldr	r3, [pc, #40]	; (8007160 <xTaskRemoveFromEventList+0xc4>)
 8007136:	2201      	movs	r2, #1
 8007138:	601a      	str	r2, [r3, #0]
 800713a:	e001      	b.n	8007140 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800713c:	2300      	movs	r3, #0
 800713e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007140:	697b      	ldr	r3, [r7, #20]
}
 8007142:	4618      	mov	r0, r3
 8007144:	3718      	adds	r7, #24
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	200011e8 	.word	0x200011e8
 8007150:	200011c8 	.word	0x200011c8
 8007154:	20000cf0 	.word	0x20000cf0
 8007158:	20001180 	.word	0x20001180
 800715c:	20000cec 	.word	0x20000cec
 8007160:	200011d4 	.word	0x200011d4

08007164 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800716c:	4b06      	ldr	r3, [pc, #24]	; (8007188 <vTaskInternalSetTimeOutState+0x24>)
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007174:	4b05      	ldr	r3, [pc, #20]	; (800718c <vTaskInternalSetTimeOutState+0x28>)
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	605a      	str	r2, [r3, #4]
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr
 8007188:	200011d8 	.word	0x200011d8
 800718c:	200011c4 	.word	0x200011c4

08007190 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b088      	sub	sp, #32
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d10a      	bne.n	80071b6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80071a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	613b      	str	r3, [r7, #16]
}
 80071b2:	bf00      	nop
 80071b4:	e7fe      	b.n	80071b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d10a      	bne.n	80071d2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80071bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c0:	f383 8811 	msr	BASEPRI, r3
 80071c4:	f3bf 8f6f 	isb	sy
 80071c8:	f3bf 8f4f 	dsb	sy
 80071cc:	60fb      	str	r3, [r7, #12]
}
 80071ce:	bf00      	nop
 80071d0:	e7fe      	b.n	80071d0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80071d2:	f000 ff87 	bl	80080e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80071d6:	4b1d      	ldr	r3, [pc, #116]	; (800724c <xTaskCheckForTimeOut+0xbc>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	69ba      	ldr	r2, [r7, #24]
 80071e2:	1ad3      	subs	r3, r2, r3
 80071e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ee:	d102      	bne.n	80071f6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80071f0:	2300      	movs	r3, #0
 80071f2:	61fb      	str	r3, [r7, #28]
 80071f4:	e023      	b.n	800723e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	4b15      	ldr	r3, [pc, #84]	; (8007250 <xTaskCheckForTimeOut+0xc0>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	429a      	cmp	r2, r3
 8007200:	d007      	beq.n	8007212 <xTaskCheckForTimeOut+0x82>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	69ba      	ldr	r2, [r7, #24]
 8007208:	429a      	cmp	r2, r3
 800720a:	d302      	bcc.n	8007212 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800720c:	2301      	movs	r3, #1
 800720e:	61fb      	str	r3, [r7, #28]
 8007210:	e015      	b.n	800723e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	697a      	ldr	r2, [r7, #20]
 8007218:	429a      	cmp	r2, r3
 800721a:	d20b      	bcs.n	8007234 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	1ad2      	subs	r2, r2, r3
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f7ff ff9b 	bl	8007164 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800722e:	2300      	movs	r3, #0
 8007230:	61fb      	str	r3, [r7, #28]
 8007232:	e004      	b.n	800723e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	2200      	movs	r2, #0
 8007238:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800723a:	2301      	movs	r3, #1
 800723c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800723e:	f000 ff81 	bl	8008144 <vPortExitCritical>

	return xReturn;
 8007242:	69fb      	ldr	r3, [r7, #28]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3720      	adds	r7, #32
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}
 800724c:	200011c4 	.word	0x200011c4
 8007250:	200011d8 	.word	0x200011d8

08007254 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007254:	b480      	push	{r7}
 8007256:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007258:	4b03      	ldr	r3, [pc, #12]	; (8007268 <vTaskMissedYield+0x14>)
 800725a:	2201      	movs	r2, #1
 800725c:	601a      	str	r2, [r3, #0]
}
 800725e:	bf00      	nop
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr
 8007268:	200011d4 	.word	0x200011d4

0800726c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007274:	f000 f852 	bl	800731c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007278:	4b06      	ldr	r3, [pc, #24]	; (8007294 <prvIdleTask+0x28>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d9f9      	bls.n	8007274 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007280:	4b05      	ldr	r3, [pc, #20]	; (8007298 <prvIdleTask+0x2c>)
 8007282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007290:	e7f0      	b.n	8007274 <prvIdleTask+0x8>
 8007292:	bf00      	nop
 8007294:	20000cf0 	.word	0x20000cf0
 8007298:	e000ed04 	.word	0xe000ed04

0800729c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b082      	sub	sp, #8
 80072a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072a2:	2300      	movs	r3, #0
 80072a4:	607b      	str	r3, [r7, #4]
 80072a6:	e00c      	b.n	80072c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	4613      	mov	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4413      	add	r3, r2
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	4a12      	ldr	r2, [pc, #72]	; (80072fc <prvInitialiseTaskLists+0x60>)
 80072b4:	4413      	add	r3, r2
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7fe fb10 	bl	80058dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	3301      	adds	r3, #1
 80072c0:	607b      	str	r3, [r7, #4]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2b37      	cmp	r3, #55	; 0x37
 80072c6:	d9ef      	bls.n	80072a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80072c8:	480d      	ldr	r0, [pc, #52]	; (8007300 <prvInitialiseTaskLists+0x64>)
 80072ca:	f7fe fb07 	bl	80058dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80072ce:	480d      	ldr	r0, [pc, #52]	; (8007304 <prvInitialiseTaskLists+0x68>)
 80072d0:	f7fe fb04 	bl	80058dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80072d4:	480c      	ldr	r0, [pc, #48]	; (8007308 <prvInitialiseTaskLists+0x6c>)
 80072d6:	f7fe fb01 	bl	80058dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80072da:	480c      	ldr	r0, [pc, #48]	; (800730c <prvInitialiseTaskLists+0x70>)
 80072dc:	f7fe fafe 	bl	80058dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80072e0:	480b      	ldr	r0, [pc, #44]	; (8007310 <prvInitialiseTaskLists+0x74>)
 80072e2:	f7fe fafb 	bl	80058dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80072e6:	4b0b      	ldr	r3, [pc, #44]	; (8007314 <prvInitialiseTaskLists+0x78>)
 80072e8:	4a05      	ldr	r2, [pc, #20]	; (8007300 <prvInitialiseTaskLists+0x64>)
 80072ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072ec:	4b0a      	ldr	r3, [pc, #40]	; (8007318 <prvInitialiseTaskLists+0x7c>)
 80072ee:	4a05      	ldr	r2, [pc, #20]	; (8007304 <prvInitialiseTaskLists+0x68>)
 80072f0:	601a      	str	r2, [r3, #0]
}
 80072f2:	bf00      	nop
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	20000cf0 	.word	0x20000cf0
 8007300:	20001150 	.word	0x20001150
 8007304:	20001164 	.word	0x20001164
 8007308:	20001180 	.word	0x20001180
 800730c:	20001194 	.word	0x20001194
 8007310:	200011ac 	.word	0x200011ac
 8007314:	20001178 	.word	0x20001178
 8007318:	2000117c 	.word	0x2000117c

0800731c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007322:	e019      	b.n	8007358 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007324:	f000 fede 	bl	80080e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007328:	4b10      	ldr	r3, [pc, #64]	; (800736c <prvCheckTasksWaitingTermination+0x50>)
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	3304      	adds	r3, #4
 8007334:	4618      	mov	r0, r3
 8007336:	f7fe fb5b 	bl	80059f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800733a:	4b0d      	ldr	r3, [pc, #52]	; (8007370 <prvCheckTasksWaitingTermination+0x54>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	3b01      	subs	r3, #1
 8007340:	4a0b      	ldr	r2, [pc, #44]	; (8007370 <prvCheckTasksWaitingTermination+0x54>)
 8007342:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007344:	4b0b      	ldr	r3, [pc, #44]	; (8007374 <prvCheckTasksWaitingTermination+0x58>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	3b01      	subs	r3, #1
 800734a:	4a0a      	ldr	r2, [pc, #40]	; (8007374 <prvCheckTasksWaitingTermination+0x58>)
 800734c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800734e:	f000 fef9 	bl	8008144 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f810 	bl	8007378 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007358:	4b06      	ldr	r3, [pc, #24]	; (8007374 <prvCheckTasksWaitingTermination+0x58>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d1e1      	bne.n	8007324 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007360:	bf00      	nop
 8007362:	bf00      	nop
 8007364:	3708      	adds	r7, #8
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	20001194 	.word	0x20001194
 8007370:	200011c0 	.word	0x200011c0
 8007374:	200011a8 	.word	0x200011a8

08007378 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007386:	2b00      	cmp	r3, #0
 8007388:	d108      	bne.n	800739c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800738e:	4618      	mov	r0, r3
 8007390:	f001 f896 	bl	80084c0 <vPortFree>
				vPortFree( pxTCB );
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f001 f893 	bl	80084c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800739a:	e018      	b.n	80073ce <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d103      	bne.n	80073ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f001 f88a 	bl	80084c0 <vPortFree>
	}
 80073ac:	e00f      	b.n	80073ce <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	d00a      	beq.n	80073ce <prvDeleteTCB+0x56>
	__asm volatile
 80073b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073bc:	f383 8811 	msr	BASEPRI, r3
 80073c0:	f3bf 8f6f 	isb	sy
 80073c4:	f3bf 8f4f 	dsb	sy
 80073c8:	60fb      	str	r3, [r7, #12]
}
 80073ca:	bf00      	nop
 80073cc:	e7fe      	b.n	80073cc <prvDeleteTCB+0x54>
	}
 80073ce:	bf00      	nop
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
	...

080073d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073de:	4b0c      	ldr	r3, [pc, #48]	; (8007410 <prvResetNextTaskUnblockTime+0x38>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d104      	bne.n	80073f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073e8:	4b0a      	ldr	r3, [pc, #40]	; (8007414 <prvResetNextTaskUnblockTime+0x3c>)
 80073ea:	f04f 32ff 	mov.w	r2, #4294967295
 80073ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073f0:	e008      	b.n	8007404 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073f2:	4b07      	ldr	r3, [pc, #28]	; (8007410 <prvResetNextTaskUnblockTime+0x38>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	4a04      	ldr	r2, [pc, #16]	; (8007414 <prvResetNextTaskUnblockTime+0x3c>)
 8007402:	6013      	str	r3, [r2, #0]
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr
 8007410:	20001178 	.word	0x20001178
 8007414:	200011e0 	.word	0x200011e0

08007418 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800741e:	4b05      	ldr	r3, [pc, #20]	; (8007434 <xTaskGetCurrentTaskHandle+0x1c>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007424:	687b      	ldr	r3, [r7, #4]
	}
 8007426:	4618      	mov	r0, r3
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	20000cec 	.word	0x20000cec

08007438 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800743e:	4b0b      	ldr	r3, [pc, #44]	; (800746c <xTaskGetSchedulerState+0x34>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d102      	bne.n	800744c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007446:	2301      	movs	r3, #1
 8007448:	607b      	str	r3, [r7, #4]
 800744a:	e008      	b.n	800745e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800744c:	4b08      	ldr	r3, [pc, #32]	; (8007470 <xTaskGetSchedulerState+0x38>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d102      	bne.n	800745a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007454:	2302      	movs	r3, #2
 8007456:	607b      	str	r3, [r7, #4]
 8007458:	e001      	b.n	800745e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800745a:	2300      	movs	r3, #0
 800745c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800745e:	687b      	ldr	r3, [r7, #4]
	}
 8007460:	4618      	mov	r0, r3
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr
 800746c:	200011cc 	.word	0x200011cc
 8007470:	200011e8 	.word	0x200011e8

08007474 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007480:	2300      	movs	r3, #0
 8007482:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d051      	beq.n	800752e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800748e:	4b2a      	ldr	r3, [pc, #168]	; (8007538 <xTaskPriorityInherit+0xc4>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007494:	429a      	cmp	r2, r3
 8007496:	d241      	bcs.n	800751c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	2b00      	cmp	r3, #0
 800749e:	db06      	blt.n	80074ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074a0:	4b25      	ldr	r3, [pc, #148]	; (8007538 <xTaskPriorityInherit+0xc4>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	6959      	ldr	r1, [r3, #20]
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b6:	4613      	mov	r3, r2
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	4413      	add	r3, r2
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	4a1f      	ldr	r2, [pc, #124]	; (800753c <xTaskPriorityInherit+0xc8>)
 80074c0:	4413      	add	r3, r2
 80074c2:	4299      	cmp	r1, r3
 80074c4:	d122      	bne.n	800750c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	3304      	adds	r3, #4
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe fa90 	bl	80059f0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80074d0:	4b19      	ldr	r3, [pc, #100]	; (8007538 <xTaskPriorityInherit+0xc4>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074de:	4b18      	ldr	r3, [pc, #96]	; (8007540 <xTaskPriorityInherit+0xcc>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d903      	bls.n	80074ee <xTaskPriorityInherit+0x7a>
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ea:	4a15      	ldr	r2, [pc, #84]	; (8007540 <xTaskPriorityInherit+0xcc>)
 80074ec:	6013      	str	r3, [r2, #0]
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074f2:	4613      	mov	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	4413      	add	r3, r2
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	4a10      	ldr	r2, [pc, #64]	; (800753c <xTaskPriorityInherit+0xc8>)
 80074fc:	441a      	add	r2, r3
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	3304      	adds	r3, #4
 8007502:	4619      	mov	r1, r3
 8007504:	4610      	mov	r0, r2
 8007506:	f7fe fa16 	bl	8005936 <vListInsertEnd>
 800750a:	e004      	b.n	8007516 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800750c:	4b0a      	ldr	r3, [pc, #40]	; (8007538 <xTaskPriorityInherit+0xc4>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007516:	2301      	movs	r3, #1
 8007518:	60fb      	str	r3, [r7, #12]
 800751a:	e008      	b.n	800752e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007520:	4b05      	ldr	r3, [pc, #20]	; (8007538 <xTaskPriorityInherit+0xc4>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007526:	429a      	cmp	r2, r3
 8007528:	d201      	bcs.n	800752e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800752a:	2301      	movs	r3, #1
 800752c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800752e:	68fb      	ldr	r3, [r7, #12]
	}
 8007530:	4618      	mov	r0, r3
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	20000cec 	.word	0x20000cec
 800753c:	20000cf0 	.word	0x20000cf0
 8007540:	200011c8 	.word	0x200011c8

08007544 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007550:	2300      	movs	r3, #0
 8007552:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d056      	beq.n	8007608 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800755a:	4b2e      	ldr	r3, [pc, #184]	; (8007614 <xTaskPriorityDisinherit+0xd0>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	429a      	cmp	r2, r3
 8007562:	d00a      	beq.n	800757a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007568:	f383 8811 	msr	BASEPRI, r3
 800756c:	f3bf 8f6f 	isb	sy
 8007570:	f3bf 8f4f 	dsb	sy
 8007574:	60fb      	str	r3, [r7, #12]
}
 8007576:	bf00      	nop
 8007578:	e7fe      	b.n	8007578 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10a      	bne.n	8007598 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007586:	f383 8811 	msr	BASEPRI, r3
 800758a:	f3bf 8f6f 	isb	sy
 800758e:	f3bf 8f4f 	dsb	sy
 8007592:	60bb      	str	r3, [r7, #8]
}
 8007594:	bf00      	nop
 8007596:	e7fe      	b.n	8007596 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800759c:	1e5a      	subs	r2, r3, #1
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d02c      	beq.n	8007608 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d128      	bne.n	8007608 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	3304      	adds	r3, #4
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7fe fa18 	bl	80059f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075cc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075d8:	4b0f      	ldr	r3, [pc, #60]	; (8007618 <xTaskPriorityDisinherit+0xd4>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d903      	bls.n	80075e8 <xTaskPriorityDisinherit+0xa4>
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e4:	4a0c      	ldr	r2, [pc, #48]	; (8007618 <xTaskPriorityDisinherit+0xd4>)
 80075e6:	6013      	str	r3, [r2, #0]
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ec:	4613      	mov	r3, r2
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	4413      	add	r3, r2
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	4a09      	ldr	r2, [pc, #36]	; (800761c <xTaskPriorityDisinherit+0xd8>)
 80075f6:	441a      	add	r2, r3
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	3304      	adds	r3, #4
 80075fc:	4619      	mov	r1, r3
 80075fe:	4610      	mov	r0, r2
 8007600:	f7fe f999 	bl	8005936 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007604:	2301      	movs	r3, #1
 8007606:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007608:	697b      	ldr	r3, [r7, #20]
	}
 800760a:	4618      	mov	r0, r3
 800760c:	3718      	adds	r7, #24
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	20000cec 	.word	0x20000cec
 8007618:	200011c8 	.word	0x200011c8
 800761c:	20000cf0 	.word	0x20000cf0

08007620 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007620:	b580      	push	{r7, lr}
 8007622:	b088      	sub	sp, #32
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800762e:	2301      	movs	r3, #1
 8007630:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d06a      	beq.n	800770e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800763c:	2b00      	cmp	r3, #0
 800763e:	d10a      	bne.n	8007656 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	60fb      	str	r3, [r7, #12]
}
 8007652:	bf00      	nop
 8007654:	e7fe      	b.n	8007654 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800765a:	683a      	ldr	r2, [r7, #0]
 800765c:	429a      	cmp	r2, r3
 800765e:	d902      	bls.n	8007666 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	61fb      	str	r3, [r7, #28]
 8007664:	e002      	b.n	800766c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800766a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007670:	69fa      	ldr	r2, [r7, #28]
 8007672:	429a      	cmp	r2, r3
 8007674:	d04b      	beq.n	800770e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	429a      	cmp	r2, r3
 800767e:	d146      	bne.n	800770e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007680:	4b25      	ldr	r3, [pc, #148]	; (8007718 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	69ba      	ldr	r2, [r7, #24]
 8007686:	429a      	cmp	r2, r3
 8007688:	d10a      	bne.n	80076a0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800768a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768e:	f383 8811 	msr	BASEPRI, r3
 8007692:	f3bf 8f6f 	isb	sy
 8007696:	f3bf 8f4f 	dsb	sy
 800769a:	60bb      	str	r3, [r7, #8]
}
 800769c:	bf00      	nop
 800769e:	e7fe      	b.n	800769e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	69fa      	ldr	r2, [r7, #28]
 80076aa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	db04      	blt.n	80076be <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	6959      	ldr	r1, [r3, #20]
 80076c2:	693a      	ldr	r2, [r7, #16]
 80076c4:	4613      	mov	r3, r2
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	4413      	add	r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4a13      	ldr	r2, [pc, #76]	; (800771c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80076ce:	4413      	add	r3, r2
 80076d0:	4299      	cmp	r1, r3
 80076d2:	d11c      	bne.n	800770e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	3304      	adds	r3, #4
 80076d8:	4618      	mov	r0, r3
 80076da:	f7fe f989 	bl	80059f0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e2:	4b0f      	ldr	r3, [pc, #60]	; (8007720 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d903      	bls.n	80076f2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80076ea:	69bb      	ldr	r3, [r7, #24]
 80076ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ee:	4a0c      	ldr	r2, [pc, #48]	; (8007720 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80076f0:	6013      	str	r3, [r2, #0]
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076f6:	4613      	mov	r3, r2
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	4413      	add	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4a07      	ldr	r2, [pc, #28]	; (800771c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007700:	441a      	add	r2, r3
 8007702:	69bb      	ldr	r3, [r7, #24]
 8007704:	3304      	adds	r3, #4
 8007706:	4619      	mov	r1, r3
 8007708:	4610      	mov	r0, r2
 800770a:	f7fe f914 	bl	8005936 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800770e:	bf00      	nop
 8007710:	3720      	adds	r7, #32
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	20000cec 	.word	0x20000cec
 800771c:	20000cf0 	.word	0x20000cf0
 8007720:	200011c8 	.word	0x200011c8

08007724 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007724:	b480      	push	{r7}
 8007726:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007728:	4b07      	ldr	r3, [pc, #28]	; (8007748 <pvTaskIncrementMutexHeldCount+0x24>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d004      	beq.n	800773a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007730:	4b05      	ldr	r3, [pc, #20]	; (8007748 <pvTaskIncrementMutexHeldCount+0x24>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007736:	3201      	adds	r2, #1
 8007738:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800773a:	4b03      	ldr	r3, [pc, #12]	; (8007748 <pvTaskIncrementMutexHeldCount+0x24>)
 800773c:	681b      	ldr	r3, [r3, #0]
	}
 800773e:	4618      	mov	r0, r3
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	20000cec 	.word	0x20000cec

0800774c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007756:	4b21      	ldr	r3, [pc, #132]	; (80077dc <prvAddCurrentTaskToDelayedList+0x90>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800775c:	4b20      	ldr	r3, [pc, #128]	; (80077e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3304      	adds	r3, #4
 8007762:	4618      	mov	r0, r3
 8007764:	f7fe f944 	bl	80059f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800776e:	d10a      	bne.n	8007786 <prvAddCurrentTaskToDelayedList+0x3a>
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d007      	beq.n	8007786 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007776:	4b1a      	ldr	r3, [pc, #104]	; (80077e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3304      	adds	r3, #4
 800777c:	4619      	mov	r1, r3
 800777e:	4819      	ldr	r0, [pc, #100]	; (80077e4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007780:	f7fe f8d9 	bl	8005936 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007784:	e026      	b.n	80077d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007786:	68fa      	ldr	r2, [r7, #12]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4413      	add	r3, r2
 800778c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800778e:	4b14      	ldr	r3, [pc, #80]	; (80077e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68ba      	ldr	r2, [r7, #8]
 8007794:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007796:	68ba      	ldr	r2, [r7, #8]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	429a      	cmp	r2, r3
 800779c:	d209      	bcs.n	80077b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800779e:	4b12      	ldr	r3, [pc, #72]	; (80077e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	4b0f      	ldr	r3, [pc, #60]	; (80077e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	3304      	adds	r3, #4
 80077a8:	4619      	mov	r1, r3
 80077aa:	4610      	mov	r0, r2
 80077ac:	f7fe f8e7 	bl	800597e <vListInsert>
}
 80077b0:	e010      	b.n	80077d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077b2:	4b0e      	ldr	r3, [pc, #56]	; (80077ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	4b0a      	ldr	r3, [pc, #40]	; (80077e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	3304      	adds	r3, #4
 80077bc:	4619      	mov	r1, r3
 80077be:	4610      	mov	r0, r2
 80077c0:	f7fe f8dd 	bl	800597e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80077c4:	4b0a      	ldr	r3, [pc, #40]	; (80077f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	68ba      	ldr	r2, [r7, #8]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d202      	bcs.n	80077d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80077ce:	4a08      	ldr	r2, [pc, #32]	; (80077f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	6013      	str	r3, [r2, #0]
}
 80077d4:	bf00      	nop
 80077d6:	3710      	adds	r7, #16
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	200011c4 	.word	0x200011c4
 80077e0:	20000cec 	.word	0x20000cec
 80077e4:	200011ac 	.word	0x200011ac
 80077e8:	2000117c 	.word	0x2000117c
 80077ec:	20001178 	.word	0x20001178
 80077f0:	200011e0 	.word	0x200011e0

080077f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b08a      	sub	sp, #40	; 0x28
 80077f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80077fa:	2300      	movs	r3, #0
 80077fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80077fe:	f000 fb07 	bl	8007e10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007802:	4b1c      	ldr	r3, [pc, #112]	; (8007874 <xTimerCreateTimerTask+0x80>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d021      	beq.n	800784e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800780a:	2300      	movs	r3, #0
 800780c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800780e:	2300      	movs	r3, #0
 8007810:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007812:	1d3a      	adds	r2, r7, #4
 8007814:	f107 0108 	add.w	r1, r7, #8
 8007818:	f107 030c 	add.w	r3, r7, #12
 800781c:	4618      	mov	r0, r3
 800781e:	f7fe f843 	bl	80058a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007822:	6879      	ldr	r1, [r7, #4]
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	9202      	str	r2, [sp, #8]
 800782a:	9301      	str	r3, [sp, #4]
 800782c:	2302      	movs	r3, #2
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	2300      	movs	r3, #0
 8007832:	460a      	mov	r2, r1
 8007834:	4910      	ldr	r1, [pc, #64]	; (8007878 <xTimerCreateTimerTask+0x84>)
 8007836:	4811      	ldr	r0, [pc, #68]	; (800787c <xTimerCreateTimerTask+0x88>)
 8007838:	f7ff f804 	bl	8006844 <xTaskCreateStatic>
 800783c:	4603      	mov	r3, r0
 800783e:	4a10      	ldr	r2, [pc, #64]	; (8007880 <xTimerCreateTimerTask+0x8c>)
 8007840:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007842:	4b0f      	ldr	r3, [pc, #60]	; (8007880 <xTimerCreateTimerTask+0x8c>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d001      	beq.n	800784e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800784a:	2301      	movs	r3, #1
 800784c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d10a      	bne.n	800786a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007858:	f383 8811 	msr	BASEPRI, r3
 800785c:	f3bf 8f6f 	isb	sy
 8007860:	f3bf 8f4f 	dsb	sy
 8007864:	613b      	str	r3, [r7, #16]
}
 8007866:	bf00      	nop
 8007868:	e7fe      	b.n	8007868 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800786a:	697b      	ldr	r3, [r7, #20]
}
 800786c:	4618      	mov	r0, r3
 800786e:	3718      	adds	r7, #24
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}
 8007874:	2000121c 	.word	0x2000121c
 8007878:	080092d0 	.word	0x080092d0
 800787c:	080079b9 	.word	0x080079b9
 8007880:	20001220 	.word	0x20001220

08007884 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b08a      	sub	sp, #40	; 0x28
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	607a      	str	r2, [r7, #4]
 8007890:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007892:	2300      	movs	r3, #0
 8007894:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d10a      	bne.n	80078b2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800789c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a0:	f383 8811 	msr	BASEPRI, r3
 80078a4:	f3bf 8f6f 	isb	sy
 80078a8:	f3bf 8f4f 	dsb	sy
 80078ac:	623b      	str	r3, [r7, #32]
}
 80078ae:	bf00      	nop
 80078b0:	e7fe      	b.n	80078b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80078b2:	4b1a      	ldr	r3, [pc, #104]	; (800791c <xTimerGenericCommand+0x98>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d02a      	beq.n	8007910 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	2b05      	cmp	r3, #5
 80078ca:	dc18      	bgt.n	80078fe <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80078cc:	f7ff fdb4 	bl	8007438 <xTaskGetSchedulerState>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d109      	bne.n	80078ea <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80078d6:	4b11      	ldr	r3, [pc, #68]	; (800791c <xTimerGenericCommand+0x98>)
 80078d8:	6818      	ldr	r0, [r3, #0]
 80078da:	f107 0110 	add.w	r1, r7, #16
 80078de:	2300      	movs	r3, #0
 80078e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078e2:	f7fe faa3 	bl	8005e2c <xQueueGenericSend>
 80078e6:	6278      	str	r0, [r7, #36]	; 0x24
 80078e8:	e012      	b.n	8007910 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80078ea:	4b0c      	ldr	r3, [pc, #48]	; (800791c <xTimerGenericCommand+0x98>)
 80078ec:	6818      	ldr	r0, [r3, #0]
 80078ee:	f107 0110 	add.w	r1, r7, #16
 80078f2:	2300      	movs	r3, #0
 80078f4:	2200      	movs	r2, #0
 80078f6:	f7fe fa99 	bl	8005e2c <xQueueGenericSend>
 80078fa:	6278      	str	r0, [r7, #36]	; 0x24
 80078fc:	e008      	b.n	8007910 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80078fe:	4b07      	ldr	r3, [pc, #28]	; (800791c <xTimerGenericCommand+0x98>)
 8007900:	6818      	ldr	r0, [r3, #0]
 8007902:	f107 0110 	add.w	r1, r7, #16
 8007906:	2300      	movs	r3, #0
 8007908:	683a      	ldr	r2, [r7, #0]
 800790a:	f7fe fb8d 	bl	8006028 <xQueueGenericSendFromISR>
 800790e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007912:	4618      	mov	r0, r3
 8007914:	3728      	adds	r7, #40	; 0x28
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	2000121c 	.word	0x2000121c

08007920 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b088      	sub	sp, #32
 8007924:	af02      	add	r7, sp, #8
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800792a:	4b22      	ldr	r3, [pc, #136]	; (80079b4 <prvProcessExpiredTimer+0x94>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	3304      	adds	r3, #4
 8007938:	4618      	mov	r0, r3
 800793a:	f7fe f859 	bl	80059f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007944:	f003 0304 	and.w	r3, r3, #4
 8007948:	2b00      	cmp	r3, #0
 800794a:	d022      	beq.n	8007992 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	699a      	ldr	r2, [r3, #24]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	18d1      	adds	r1, r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	683a      	ldr	r2, [r7, #0]
 8007958:	6978      	ldr	r0, [r7, #20]
 800795a:	f000 f8d1 	bl	8007b00 <prvInsertTimerInActiveList>
 800795e:	4603      	mov	r3, r0
 8007960:	2b00      	cmp	r3, #0
 8007962:	d01f      	beq.n	80079a4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007964:	2300      	movs	r3, #0
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	2300      	movs	r3, #0
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	2100      	movs	r1, #0
 800796e:	6978      	ldr	r0, [r7, #20]
 8007970:	f7ff ff88 	bl	8007884 <xTimerGenericCommand>
 8007974:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d113      	bne.n	80079a4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800797c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007980:	f383 8811 	msr	BASEPRI, r3
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	60fb      	str	r3, [r7, #12]
}
 800798e:	bf00      	nop
 8007990:	e7fe      	b.n	8007990 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007998:	f023 0301 	bic.w	r3, r3, #1
 800799c:	b2da      	uxtb	r2, r3
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	6978      	ldr	r0, [r7, #20]
 80079aa:	4798      	blx	r3
}
 80079ac:	bf00      	nop
 80079ae:	3718      	adds	r7, #24
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	20001214 	.word	0x20001214

080079b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079c0:	f107 0308 	add.w	r3, r7, #8
 80079c4:	4618      	mov	r0, r3
 80079c6:	f000 f857 	bl	8007a78 <prvGetNextExpireTime>
 80079ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	4619      	mov	r1, r3
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f000 f803 	bl	80079dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80079d6:	f000 f8d5 	bl	8007b84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079da:	e7f1      	b.n	80079c0 <prvTimerTask+0x8>

080079dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80079e6:	f7ff f935 	bl	8006c54 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079ea:	f107 0308 	add.w	r3, r7, #8
 80079ee:	4618      	mov	r0, r3
 80079f0:	f000 f866 	bl	8007ac0 <prvSampleTimeNow>
 80079f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d130      	bne.n	8007a5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10a      	bne.n	8007a18 <prvProcessTimerOrBlockTask+0x3c>
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d806      	bhi.n	8007a18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007a0a:	f7ff f931 	bl	8006c70 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007a0e:	68f9      	ldr	r1, [r7, #12]
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f7ff ff85 	bl	8007920 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007a16:	e024      	b.n	8007a62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d008      	beq.n	8007a30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007a1e:	4b13      	ldr	r3, [pc, #76]	; (8007a6c <prvProcessTimerOrBlockTask+0x90>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <prvProcessTimerOrBlockTask+0x50>
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e000      	b.n	8007a2e <prvProcessTimerOrBlockTask+0x52>
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007a30:	4b0f      	ldr	r3, [pc, #60]	; (8007a70 <prvProcessTimerOrBlockTask+0x94>)
 8007a32:	6818      	ldr	r0, [r3, #0]
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	1ad3      	subs	r3, r2, r3
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	f7fe fecd 	bl	80067dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007a42:	f7ff f915 	bl	8006c70 <xTaskResumeAll>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10a      	bne.n	8007a62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007a4c:	4b09      	ldr	r3, [pc, #36]	; (8007a74 <prvProcessTimerOrBlockTask+0x98>)
 8007a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a52:	601a      	str	r2, [r3, #0]
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	f3bf 8f6f 	isb	sy
}
 8007a5c:	e001      	b.n	8007a62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007a5e:	f7ff f907 	bl	8006c70 <xTaskResumeAll>
}
 8007a62:	bf00      	nop
 8007a64:	3710      	adds	r7, #16
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	20001218 	.word	0x20001218
 8007a70:	2000121c 	.word	0x2000121c
 8007a74:	e000ed04 	.word	0xe000ed04

08007a78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a80:	4b0e      	ldr	r3, [pc, #56]	; (8007abc <prvGetNextExpireTime+0x44>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d101      	bne.n	8007a8e <prvGetNextExpireTime+0x16>
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	e000      	b.n	8007a90 <prvGetNextExpireTime+0x18>
 8007a8e:	2200      	movs	r2, #0
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d105      	bne.n	8007aa8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a9c:	4b07      	ldr	r3, [pc, #28]	; (8007abc <prvGetNextExpireTime+0x44>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	60fb      	str	r3, [r7, #12]
 8007aa6:	e001      	b.n	8007aac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007aac:	68fb      	ldr	r3, [r7, #12]
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	20001214 	.word	0x20001214

08007ac0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007ac8:	f7ff f970 	bl	8006dac <xTaskGetTickCount>
 8007acc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007ace:	4b0b      	ldr	r3, [pc, #44]	; (8007afc <prvSampleTimeNow+0x3c>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d205      	bcs.n	8007ae4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007ad8:	f000 f936 	bl	8007d48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	601a      	str	r2, [r3, #0]
 8007ae2:	e002      	b.n	8007aea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007aea:	4a04      	ldr	r2, [pc, #16]	; (8007afc <prvSampleTimeNow+0x3c>)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007af0:	68fb      	ldr	r3, [r7, #12]
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	20001224 	.word	0x20001224

08007b00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b086      	sub	sp, #24
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	607a      	str	r2, [r7, #4]
 8007b0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	68fa      	ldr	r2, [r7, #12]
 8007b1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d812      	bhi.n	8007b4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	1ad2      	subs	r2, r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	699b      	ldr	r3, [r3, #24]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d302      	bcc.n	8007b3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007b34:	2301      	movs	r3, #1
 8007b36:	617b      	str	r3, [r7, #20]
 8007b38:	e01b      	b.n	8007b72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007b3a:	4b10      	ldr	r3, [pc, #64]	; (8007b7c <prvInsertTimerInActiveList+0x7c>)
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	3304      	adds	r3, #4
 8007b42:	4619      	mov	r1, r3
 8007b44:	4610      	mov	r0, r2
 8007b46:	f7fd ff1a 	bl	800597e <vListInsert>
 8007b4a:	e012      	b.n	8007b72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d206      	bcs.n	8007b62 <prvInsertTimerInActiveList+0x62>
 8007b54:	68ba      	ldr	r2, [r7, #8]
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d302      	bcc.n	8007b62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	617b      	str	r3, [r7, #20]
 8007b60:	e007      	b.n	8007b72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b62:	4b07      	ldr	r3, [pc, #28]	; (8007b80 <prvInsertTimerInActiveList+0x80>)
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	3304      	adds	r3, #4
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4610      	mov	r0, r2
 8007b6e:	f7fd ff06 	bl	800597e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007b72:	697b      	ldr	r3, [r7, #20]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3718      	adds	r7, #24
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	20001218 	.word	0x20001218
 8007b80:	20001214 	.word	0x20001214

08007b84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b08e      	sub	sp, #56	; 0x38
 8007b88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b8a:	e0ca      	b.n	8007d22 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	da18      	bge.n	8007bc4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007b92:	1d3b      	adds	r3, r7, #4
 8007b94:	3304      	adds	r3, #4
 8007b96:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10a      	bne.n	8007bb4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	61fb      	str	r3, [r7, #28]
}
 8007bb0:	bf00      	nop
 8007bb2:	e7fe      	b.n	8007bb2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bba:	6850      	ldr	r0, [r2, #4]
 8007bbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bbe:	6892      	ldr	r2, [r2, #8]
 8007bc0:	4611      	mov	r1, r2
 8007bc2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f2c0 80ab 	blt.w	8007d22 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d004      	beq.n	8007be2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bda:	3304      	adds	r3, #4
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fd ff07 	bl	80059f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007be2:	463b      	mov	r3, r7
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7ff ff6b 	bl	8007ac0 <prvSampleTimeNow>
 8007bea:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2b09      	cmp	r3, #9
 8007bf0:	f200 8096 	bhi.w	8007d20 <prvProcessReceivedCommands+0x19c>
 8007bf4:	a201      	add	r2, pc, #4	; (adr r2, 8007bfc <prvProcessReceivedCommands+0x78>)
 8007bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bfa:	bf00      	nop
 8007bfc:	08007c25 	.word	0x08007c25
 8007c00:	08007c25 	.word	0x08007c25
 8007c04:	08007c25 	.word	0x08007c25
 8007c08:	08007c99 	.word	0x08007c99
 8007c0c:	08007cad 	.word	0x08007cad
 8007c10:	08007cf7 	.word	0x08007cf7
 8007c14:	08007c25 	.word	0x08007c25
 8007c18:	08007c25 	.word	0x08007c25
 8007c1c:	08007c99 	.word	0x08007c99
 8007c20:	08007cad 	.word	0x08007cad
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c2a:	f043 0301 	orr.w	r3, r3, #1
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007c36:	68ba      	ldr	r2, [r7, #8]
 8007c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	18d1      	adds	r1, r2, r3
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c44:	f7ff ff5c 	bl	8007b00 <prvInsertTimerInActiveList>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d069      	beq.n	8007d22 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c5c:	f003 0304 	and.w	r3, r3, #4
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d05e      	beq.n	8007d22 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007c64:	68ba      	ldr	r2, [r7, #8]
 8007c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c68:	699b      	ldr	r3, [r3, #24]
 8007c6a:	441a      	add	r2, r3
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	9300      	str	r3, [sp, #0]
 8007c70:	2300      	movs	r3, #0
 8007c72:	2100      	movs	r1, #0
 8007c74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c76:	f7ff fe05 	bl	8007884 <xTimerGenericCommand>
 8007c7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d14f      	bne.n	8007d22 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c86:	f383 8811 	msr	BASEPRI, r3
 8007c8a:	f3bf 8f6f 	isb	sy
 8007c8e:	f3bf 8f4f 	dsb	sy
 8007c92:	61bb      	str	r3, [r7, #24]
}
 8007c94:	bf00      	nop
 8007c96:	e7fe      	b.n	8007c96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c9e:	f023 0301 	bic.w	r3, r3, #1
 8007ca2:	b2da      	uxtb	r2, r3
 8007ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007caa:	e03a      	b.n	8007d22 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cb2:	f043 0301 	orr.w	r3, r3, #1
 8007cb6:	b2da      	uxtb	r2, r3
 8007cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007cbe:	68ba      	ldr	r2, [r7, #8]
 8007cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc6:	699b      	ldr	r3, [r3, #24]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10a      	bne.n	8007ce2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	617b      	str	r3, [r7, #20]
}
 8007cde:	bf00      	nop
 8007ce0:	e7fe      	b.n	8007ce0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce4:	699a      	ldr	r2, [r3, #24]
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce8:	18d1      	adds	r1, r2, r3
 8007cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cf0:	f7ff ff06 	bl	8007b00 <prvInsertTimerInActiveList>
					break;
 8007cf4:	e015      	b.n	8007d22 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cfc:	f003 0302 	and.w	r3, r3, #2
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d103      	bne.n	8007d0c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007d04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d06:	f000 fbdb 	bl	80084c0 <vPortFree>
 8007d0a:	e00a      	b.n	8007d22 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d12:	f023 0301 	bic.w	r3, r3, #1
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007d1e:	e000      	b.n	8007d22 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8007d20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007d22:	4b08      	ldr	r3, [pc, #32]	; (8007d44 <prvProcessReceivedCommands+0x1c0>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	1d39      	adds	r1, r7, #4
 8007d28:	2200      	movs	r2, #0
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7fe fa18 	bl	8006160 <xQueueReceive>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f47f af2a 	bne.w	8007b8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007d38:	bf00      	nop
 8007d3a:	bf00      	nop
 8007d3c:	3730      	adds	r7, #48	; 0x30
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	bf00      	nop
 8007d44:	2000121c 	.word	0x2000121c

08007d48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b088      	sub	sp, #32
 8007d4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d4e:	e048      	b.n	8007de2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d50:	4b2d      	ldr	r3, [pc, #180]	; (8007e08 <prvSwitchTimerLists+0xc0>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d5a:	4b2b      	ldr	r3, [pc, #172]	; (8007e08 <prvSwitchTimerLists+0xc0>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	3304      	adds	r3, #4
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f7fd fe41 	bl	80059f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6a1b      	ldr	r3, [r3, #32]
 8007d72:	68f8      	ldr	r0, [r7, #12]
 8007d74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d7c:	f003 0304 	and.w	r3, r3, #4
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d02e      	beq.n	8007de2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	699b      	ldr	r3, [r3, #24]
 8007d88:	693a      	ldr	r2, [r7, #16]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d90e      	bls.n	8007db4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007da2:	4b19      	ldr	r3, [pc, #100]	; (8007e08 <prvSwitchTimerLists+0xc0>)
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	3304      	adds	r3, #4
 8007daa:	4619      	mov	r1, r3
 8007dac:	4610      	mov	r0, r2
 8007dae:	f7fd fde6 	bl	800597e <vListInsert>
 8007db2:	e016      	b.n	8007de2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007db4:	2300      	movs	r3, #0
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	2300      	movs	r3, #0
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	68f8      	ldr	r0, [r7, #12]
 8007dc0:	f7ff fd60 	bl	8007884 <xTimerGenericCommand>
 8007dc4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10a      	bne.n	8007de2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd0:	f383 8811 	msr	BASEPRI, r3
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	603b      	str	r3, [r7, #0]
}
 8007dde:	bf00      	nop
 8007de0:	e7fe      	b.n	8007de0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007de2:	4b09      	ldr	r3, [pc, #36]	; (8007e08 <prvSwitchTimerLists+0xc0>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1b1      	bne.n	8007d50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007dec:	4b06      	ldr	r3, [pc, #24]	; (8007e08 <prvSwitchTimerLists+0xc0>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007df2:	4b06      	ldr	r3, [pc, #24]	; (8007e0c <prvSwitchTimerLists+0xc4>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a04      	ldr	r2, [pc, #16]	; (8007e08 <prvSwitchTimerLists+0xc0>)
 8007df8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007dfa:	4a04      	ldr	r2, [pc, #16]	; (8007e0c <prvSwitchTimerLists+0xc4>)
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	6013      	str	r3, [r2, #0]
}
 8007e00:	bf00      	nop
 8007e02:	3718      	adds	r7, #24
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}
 8007e08:	20001214 	.word	0x20001214
 8007e0c:	20001218 	.word	0x20001218

08007e10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007e16:	f000 f965 	bl	80080e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007e1a:	4b15      	ldr	r3, [pc, #84]	; (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d120      	bne.n	8007e64 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007e22:	4814      	ldr	r0, [pc, #80]	; (8007e74 <prvCheckForValidListAndQueue+0x64>)
 8007e24:	f7fd fd5a 	bl	80058dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007e28:	4813      	ldr	r0, [pc, #76]	; (8007e78 <prvCheckForValidListAndQueue+0x68>)
 8007e2a:	f7fd fd57 	bl	80058dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007e2e:	4b13      	ldr	r3, [pc, #76]	; (8007e7c <prvCheckForValidListAndQueue+0x6c>)
 8007e30:	4a10      	ldr	r2, [pc, #64]	; (8007e74 <prvCheckForValidListAndQueue+0x64>)
 8007e32:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007e34:	4b12      	ldr	r3, [pc, #72]	; (8007e80 <prvCheckForValidListAndQueue+0x70>)
 8007e36:	4a10      	ldr	r2, [pc, #64]	; (8007e78 <prvCheckForValidListAndQueue+0x68>)
 8007e38:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	4b11      	ldr	r3, [pc, #68]	; (8007e84 <prvCheckForValidListAndQueue+0x74>)
 8007e40:	4a11      	ldr	r2, [pc, #68]	; (8007e88 <prvCheckForValidListAndQueue+0x78>)
 8007e42:	2110      	movs	r1, #16
 8007e44:	200a      	movs	r0, #10
 8007e46:	f7fd fe65 	bl	8005b14 <xQueueGenericCreateStatic>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	4a08      	ldr	r2, [pc, #32]	; (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e4e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007e50:	4b07      	ldr	r3, [pc, #28]	; (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d005      	beq.n	8007e64 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007e58:	4b05      	ldr	r3, [pc, #20]	; (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	490b      	ldr	r1, [pc, #44]	; (8007e8c <prvCheckForValidListAndQueue+0x7c>)
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7fe fc92 	bl	8006788 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e64:	f000 f96e 	bl	8008144 <vPortExitCritical>
}
 8007e68:	bf00      	nop
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	2000121c 	.word	0x2000121c
 8007e74:	200011ec 	.word	0x200011ec
 8007e78:	20001200 	.word	0x20001200
 8007e7c:	20001214 	.word	0x20001214
 8007e80:	20001218 	.word	0x20001218
 8007e84:	200012c8 	.word	0x200012c8
 8007e88:	20001228 	.word	0x20001228
 8007e8c:	080092d8 	.word	0x080092d8

08007e90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	3b04      	subs	r3, #4
 8007ea0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ea8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	3b04      	subs	r3, #4
 8007eae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	f023 0201 	bic.w	r2, r3, #1
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	3b04      	subs	r3, #4
 8007ebe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007ec0:	4a0c      	ldr	r2, [pc, #48]	; (8007ef4 <pxPortInitialiseStack+0x64>)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	3b14      	subs	r3, #20
 8007eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3b04      	subs	r3, #4
 8007ed6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f06f 0202 	mvn.w	r2, #2
 8007ede:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3b20      	subs	r3, #32
 8007ee4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3714      	adds	r7, #20
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr
 8007ef4:	08007ef9 	.word	0x08007ef9

08007ef8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007efe:	2300      	movs	r3, #0
 8007f00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f02:	4b12      	ldr	r3, [pc, #72]	; (8007f4c <prvTaskExitError+0x54>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0a:	d00a      	beq.n	8007f22 <prvTaskExitError+0x2a>
	__asm volatile
 8007f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f10:	f383 8811 	msr	BASEPRI, r3
 8007f14:	f3bf 8f6f 	isb	sy
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	60fb      	str	r3, [r7, #12]
}
 8007f1e:	bf00      	nop
 8007f20:	e7fe      	b.n	8007f20 <prvTaskExitError+0x28>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	60bb      	str	r3, [r7, #8]
}
 8007f34:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f36:	bf00      	nop
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d0fc      	beq.n	8007f38 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f3e:	bf00      	nop
 8007f40:	bf00      	nop
 8007f42:	3714      	adds	r7, #20
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr
 8007f4c:	20000024 	.word	0x20000024

08007f50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f50:	4b07      	ldr	r3, [pc, #28]	; (8007f70 <pxCurrentTCBConst2>)
 8007f52:	6819      	ldr	r1, [r3, #0]
 8007f54:	6808      	ldr	r0, [r1, #0]
 8007f56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f5a:	f380 8809 	msr	PSP, r0
 8007f5e:	f3bf 8f6f 	isb	sy
 8007f62:	f04f 0000 	mov.w	r0, #0
 8007f66:	f380 8811 	msr	BASEPRI, r0
 8007f6a:	4770      	bx	lr
 8007f6c:	f3af 8000 	nop.w

08007f70 <pxCurrentTCBConst2>:
 8007f70:	20000cec 	.word	0x20000cec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f74:	bf00      	nop
 8007f76:	bf00      	nop

08007f78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f78:	4808      	ldr	r0, [pc, #32]	; (8007f9c <prvPortStartFirstTask+0x24>)
 8007f7a:	6800      	ldr	r0, [r0, #0]
 8007f7c:	6800      	ldr	r0, [r0, #0]
 8007f7e:	f380 8808 	msr	MSP, r0
 8007f82:	f04f 0000 	mov.w	r0, #0
 8007f86:	f380 8814 	msr	CONTROL, r0
 8007f8a:	b662      	cpsie	i
 8007f8c:	b661      	cpsie	f
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	f3bf 8f6f 	isb	sy
 8007f96:	df00      	svc	0
 8007f98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007f9a:	bf00      	nop
 8007f9c:	e000ed08 	.word	0xe000ed08

08007fa0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b086      	sub	sp, #24
 8007fa4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007fa6:	4b46      	ldr	r3, [pc, #280]	; (80080c0 <xPortStartScheduler+0x120>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a46      	ldr	r2, [pc, #280]	; (80080c4 <xPortStartScheduler+0x124>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d10a      	bne.n	8007fc6 <xPortStartScheduler+0x26>
	__asm volatile
 8007fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb4:	f383 8811 	msr	BASEPRI, r3
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	613b      	str	r3, [r7, #16]
}
 8007fc2:	bf00      	nop
 8007fc4:	e7fe      	b.n	8007fc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007fc6:	4b3e      	ldr	r3, [pc, #248]	; (80080c0 <xPortStartScheduler+0x120>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a3f      	ldr	r2, [pc, #252]	; (80080c8 <xPortStartScheduler+0x128>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d10a      	bne.n	8007fe6 <xPortStartScheduler+0x46>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	60fb      	str	r3, [r7, #12]
}
 8007fe2:	bf00      	nop
 8007fe4:	e7fe      	b.n	8007fe4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007fe6:	4b39      	ldr	r3, [pc, #228]	; (80080cc <xPortStartScheduler+0x12c>)
 8007fe8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	22ff      	movs	r2, #255	; 0xff
 8007ff6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008000:	78fb      	ldrb	r3, [r7, #3]
 8008002:	b2db      	uxtb	r3, r3
 8008004:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008008:	b2da      	uxtb	r2, r3
 800800a:	4b31      	ldr	r3, [pc, #196]	; (80080d0 <xPortStartScheduler+0x130>)
 800800c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800800e:	4b31      	ldr	r3, [pc, #196]	; (80080d4 <xPortStartScheduler+0x134>)
 8008010:	2207      	movs	r2, #7
 8008012:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008014:	e009      	b.n	800802a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008016:	4b2f      	ldr	r3, [pc, #188]	; (80080d4 <xPortStartScheduler+0x134>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3b01      	subs	r3, #1
 800801c:	4a2d      	ldr	r2, [pc, #180]	; (80080d4 <xPortStartScheduler+0x134>)
 800801e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008020:	78fb      	ldrb	r3, [r7, #3]
 8008022:	b2db      	uxtb	r3, r3
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	b2db      	uxtb	r3, r3
 8008028:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800802a:	78fb      	ldrb	r3, [r7, #3]
 800802c:	b2db      	uxtb	r3, r3
 800802e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008032:	2b80      	cmp	r3, #128	; 0x80
 8008034:	d0ef      	beq.n	8008016 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008036:	4b27      	ldr	r3, [pc, #156]	; (80080d4 <xPortStartScheduler+0x134>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f1c3 0307 	rsb	r3, r3, #7
 800803e:	2b04      	cmp	r3, #4
 8008040:	d00a      	beq.n	8008058 <xPortStartScheduler+0xb8>
	__asm volatile
 8008042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008046:	f383 8811 	msr	BASEPRI, r3
 800804a:	f3bf 8f6f 	isb	sy
 800804e:	f3bf 8f4f 	dsb	sy
 8008052:	60bb      	str	r3, [r7, #8]
}
 8008054:	bf00      	nop
 8008056:	e7fe      	b.n	8008056 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008058:	4b1e      	ldr	r3, [pc, #120]	; (80080d4 <xPortStartScheduler+0x134>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	021b      	lsls	r3, r3, #8
 800805e:	4a1d      	ldr	r2, [pc, #116]	; (80080d4 <xPortStartScheduler+0x134>)
 8008060:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008062:	4b1c      	ldr	r3, [pc, #112]	; (80080d4 <xPortStartScheduler+0x134>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800806a:	4a1a      	ldr	r2, [pc, #104]	; (80080d4 <xPortStartScheduler+0x134>)
 800806c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	b2da      	uxtb	r2, r3
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008076:	4b18      	ldr	r3, [pc, #96]	; (80080d8 <xPortStartScheduler+0x138>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a17      	ldr	r2, [pc, #92]	; (80080d8 <xPortStartScheduler+0x138>)
 800807c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008080:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008082:	4b15      	ldr	r3, [pc, #84]	; (80080d8 <xPortStartScheduler+0x138>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a14      	ldr	r2, [pc, #80]	; (80080d8 <xPortStartScheduler+0x138>)
 8008088:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800808c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800808e:	f000 f8dd 	bl	800824c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008092:	4b12      	ldr	r3, [pc, #72]	; (80080dc <xPortStartScheduler+0x13c>)
 8008094:	2200      	movs	r2, #0
 8008096:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008098:	f000 f8fc 	bl	8008294 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800809c:	4b10      	ldr	r3, [pc, #64]	; (80080e0 <xPortStartScheduler+0x140>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a0f      	ldr	r2, [pc, #60]	; (80080e0 <xPortStartScheduler+0x140>)
 80080a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80080a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80080a8:	f7ff ff66 	bl	8007f78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80080ac:	f7fe ff48 	bl	8006f40 <vTaskSwitchContext>
	prvTaskExitError();
 80080b0:	f7ff ff22 	bl	8007ef8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3718      	adds	r7, #24
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	e000ed00 	.word	0xe000ed00
 80080c4:	410fc271 	.word	0x410fc271
 80080c8:	410fc270 	.word	0x410fc270
 80080cc:	e000e400 	.word	0xe000e400
 80080d0:	20001318 	.word	0x20001318
 80080d4:	2000131c 	.word	0x2000131c
 80080d8:	e000ed20 	.word	0xe000ed20
 80080dc:	20000024 	.word	0x20000024
 80080e0:	e000ef34 	.word	0xe000ef34

080080e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
	__asm volatile
 80080ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ee:	f383 8811 	msr	BASEPRI, r3
 80080f2:	f3bf 8f6f 	isb	sy
 80080f6:	f3bf 8f4f 	dsb	sy
 80080fa:	607b      	str	r3, [r7, #4]
}
 80080fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80080fe:	4b0f      	ldr	r3, [pc, #60]	; (800813c <vPortEnterCritical+0x58>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	3301      	adds	r3, #1
 8008104:	4a0d      	ldr	r2, [pc, #52]	; (800813c <vPortEnterCritical+0x58>)
 8008106:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008108:	4b0c      	ldr	r3, [pc, #48]	; (800813c <vPortEnterCritical+0x58>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d10f      	bne.n	8008130 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008110:	4b0b      	ldr	r3, [pc, #44]	; (8008140 <vPortEnterCritical+0x5c>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	b2db      	uxtb	r3, r3
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00a      	beq.n	8008130 <vPortEnterCritical+0x4c>
	__asm volatile
 800811a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800811e:	f383 8811 	msr	BASEPRI, r3
 8008122:	f3bf 8f6f 	isb	sy
 8008126:	f3bf 8f4f 	dsb	sy
 800812a:	603b      	str	r3, [r7, #0]
}
 800812c:	bf00      	nop
 800812e:	e7fe      	b.n	800812e <vPortEnterCritical+0x4a>
	}
}
 8008130:	bf00      	nop
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr
 800813c:	20000024 	.word	0x20000024
 8008140:	e000ed04 	.word	0xe000ed04

08008144 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800814a:	4b12      	ldr	r3, [pc, #72]	; (8008194 <vPortExitCritical+0x50>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d10a      	bne.n	8008168 <vPortExitCritical+0x24>
	__asm volatile
 8008152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008156:	f383 8811 	msr	BASEPRI, r3
 800815a:	f3bf 8f6f 	isb	sy
 800815e:	f3bf 8f4f 	dsb	sy
 8008162:	607b      	str	r3, [r7, #4]
}
 8008164:	bf00      	nop
 8008166:	e7fe      	b.n	8008166 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008168:	4b0a      	ldr	r3, [pc, #40]	; (8008194 <vPortExitCritical+0x50>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3b01      	subs	r3, #1
 800816e:	4a09      	ldr	r2, [pc, #36]	; (8008194 <vPortExitCritical+0x50>)
 8008170:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008172:	4b08      	ldr	r3, [pc, #32]	; (8008194 <vPortExitCritical+0x50>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d105      	bne.n	8008186 <vPortExitCritical+0x42>
 800817a:	2300      	movs	r3, #0
 800817c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	f383 8811 	msr	BASEPRI, r3
}
 8008184:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008186:	bf00      	nop
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	20000024 	.word	0x20000024
	...

080081a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80081a0:	f3ef 8009 	mrs	r0, PSP
 80081a4:	f3bf 8f6f 	isb	sy
 80081a8:	4b15      	ldr	r3, [pc, #84]	; (8008200 <pxCurrentTCBConst>)
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	f01e 0f10 	tst.w	lr, #16
 80081b0:	bf08      	it	eq
 80081b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80081b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ba:	6010      	str	r0, [r2, #0]
 80081bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80081c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80081c4:	f380 8811 	msr	BASEPRI, r0
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	f3bf 8f6f 	isb	sy
 80081d0:	f7fe feb6 	bl	8006f40 <vTaskSwitchContext>
 80081d4:	f04f 0000 	mov.w	r0, #0
 80081d8:	f380 8811 	msr	BASEPRI, r0
 80081dc:	bc09      	pop	{r0, r3}
 80081de:	6819      	ldr	r1, [r3, #0]
 80081e0:	6808      	ldr	r0, [r1, #0]
 80081e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e6:	f01e 0f10 	tst.w	lr, #16
 80081ea:	bf08      	it	eq
 80081ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80081f0:	f380 8809 	msr	PSP, r0
 80081f4:	f3bf 8f6f 	isb	sy
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	f3af 8000 	nop.w

08008200 <pxCurrentTCBConst>:
 8008200:	20000cec 	.word	0x20000cec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008204:	bf00      	nop
 8008206:	bf00      	nop

08008208 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	607b      	str	r3, [r7, #4]
}
 8008220:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008222:	f7fe fdd3 	bl	8006dcc <xTaskIncrementTick>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d003      	beq.n	8008234 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800822c:	4b06      	ldr	r3, [pc, #24]	; (8008248 <xPortSysTickHandler+0x40>)
 800822e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008232:	601a      	str	r2, [r3, #0]
 8008234:	2300      	movs	r3, #0
 8008236:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	f383 8811 	msr	BASEPRI, r3
}
 800823e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008240:	bf00      	nop
 8008242:	3708      	adds	r7, #8
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}
 8008248:	e000ed04 	.word	0xe000ed04

0800824c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800824c:	b480      	push	{r7}
 800824e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008250:	4b0b      	ldr	r3, [pc, #44]	; (8008280 <vPortSetupTimerInterrupt+0x34>)
 8008252:	2200      	movs	r2, #0
 8008254:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008256:	4b0b      	ldr	r3, [pc, #44]	; (8008284 <vPortSetupTimerInterrupt+0x38>)
 8008258:	2200      	movs	r2, #0
 800825a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800825c:	4b0a      	ldr	r3, [pc, #40]	; (8008288 <vPortSetupTimerInterrupt+0x3c>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a0a      	ldr	r2, [pc, #40]	; (800828c <vPortSetupTimerInterrupt+0x40>)
 8008262:	fba2 2303 	umull	r2, r3, r2, r3
 8008266:	099b      	lsrs	r3, r3, #6
 8008268:	4a09      	ldr	r2, [pc, #36]	; (8008290 <vPortSetupTimerInterrupt+0x44>)
 800826a:	3b01      	subs	r3, #1
 800826c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800826e:	4b04      	ldr	r3, [pc, #16]	; (8008280 <vPortSetupTimerInterrupt+0x34>)
 8008270:	2207      	movs	r2, #7
 8008272:	601a      	str	r2, [r3, #0]
}
 8008274:	bf00      	nop
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr
 800827e:	bf00      	nop
 8008280:	e000e010 	.word	0xe000e010
 8008284:	e000e018 	.word	0xe000e018
 8008288:	20000018 	.word	0x20000018
 800828c:	10624dd3 	.word	0x10624dd3
 8008290:	e000e014 	.word	0xe000e014

08008294 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008294:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80082a4 <vPortEnableVFP+0x10>
 8008298:	6801      	ldr	r1, [r0, #0]
 800829a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800829e:	6001      	str	r1, [r0, #0]
 80082a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80082a2:	bf00      	nop
 80082a4:	e000ed88 	.word	0xe000ed88

080082a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80082ae:	f3ef 8305 	mrs	r3, IPSR
 80082b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b0f      	cmp	r3, #15
 80082b8:	d914      	bls.n	80082e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80082ba:	4a17      	ldr	r2, [pc, #92]	; (8008318 <vPortValidateInterruptPriority+0x70>)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	4413      	add	r3, r2
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80082c4:	4b15      	ldr	r3, [pc, #84]	; (800831c <vPortValidateInterruptPriority+0x74>)
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	7afa      	ldrb	r2, [r7, #11]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d20a      	bcs.n	80082e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80082ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	607b      	str	r3, [r7, #4]
}
 80082e0:	bf00      	nop
 80082e2:	e7fe      	b.n	80082e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80082e4:	4b0e      	ldr	r3, [pc, #56]	; (8008320 <vPortValidateInterruptPriority+0x78>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80082ec:	4b0d      	ldr	r3, [pc, #52]	; (8008324 <vPortValidateInterruptPriority+0x7c>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d90a      	bls.n	800830a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80082f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f8:	f383 8811 	msr	BASEPRI, r3
 80082fc:	f3bf 8f6f 	isb	sy
 8008300:	f3bf 8f4f 	dsb	sy
 8008304:	603b      	str	r3, [r7, #0]
}
 8008306:	bf00      	nop
 8008308:	e7fe      	b.n	8008308 <vPortValidateInterruptPriority+0x60>
	}
 800830a:	bf00      	nop
 800830c:	3714      	adds	r7, #20
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	e000e3f0 	.word	0xe000e3f0
 800831c:	20001318 	.word	0x20001318
 8008320:	e000ed0c 	.word	0xe000ed0c
 8008324:	2000131c 	.word	0x2000131c

08008328 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b08a      	sub	sp, #40	; 0x28
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008330:	2300      	movs	r3, #0
 8008332:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008334:	f7fe fc8e 	bl	8006c54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008338:	4b5b      	ldr	r3, [pc, #364]	; (80084a8 <pvPortMalloc+0x180>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d101      	bne.n	8008344 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008340:	f000 f920 	bl	8008584 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008344:	4b59      	ldr	r3, [pc, #356]	; (80084ac <pvPortMalloc+0x184>)
 8008346:	681a      	ldr	r2, [r3, #0]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	4013      	ands	r3, r2
 800834c:	2b00      	cmp	r3, #0
 800834e:	f040 8093 	bne.w	8008478 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d01d      	beq.n	8008394 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008358:	2208      	movs	r2, #8
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4413      	add	r3, r2
 800835e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f003 0307 	and.w	r3, r3, #7
 8008366:	2b00      	cmp	r3, #0
 8008368:	d014      	beq.n	8008394 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f023 0307 	bic.w	r3, r3, #7
 8008370:	3308      	adds	r3, #8
 8008372:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f003 0307 	and.w	r3, r3, #7
 800837a:	2b00      	cmp	r3, #0
 800837c:	d00a      	beq.n	8008394 <pvPortMalloc+0x6c>
	__asm volatile
 800837e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	617b      	str	r3, [r7, #20]
}
 8008390:	bf00      	nop
 8008392:	e7fe      	b.n	8008392 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d06e      	beq.n	8008478 <pvPortMalloc+0x150>
 800839a:	4b45      	ldr	r3, [pc, #276]	; (80084b0 <pvPortMalloc+0x188>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d869      	bhi.n	8008478 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80083a4:	4b43      	ldr	r3, [pc, #268]	; (80084b4 <pvPortMalloc+0x18c>)
 80083a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80083a8:	4b42      	ldr	r3, [pc, #264]	; (80084b4 <pvPortMalloc+0x18c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083ae:	e004      	b.n	80083ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80083b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80083b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d903      	bls.n	80083cc <pvPortMalloc+0xa4>
 80083c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1f1      	bne.n	80083b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80083cc:	4b36      	ldr	r3, [pc, #216]	; (80084a8 <pvPortMalloc+0x180>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d050      	beq.n	8008478 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80083d6:	6a3b      	ldr	r3, [r7, #32]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2208      	movs	r2, #8
 80083dc:	4413      	add	r3, r2
 80083de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80083e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	6a3b      	ldr	r3, [r7, #32]
 80083e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80083e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ea:	685a      	ldr	r2, [r3, #4]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	1ad2      	subs	r2, r2, r3
 80083f0:	2308      	movs	r3, #8
 80083f2:	005b      	lsls	r3, r3, #1
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d91f      	bls.n	8008438 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80083f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	4413      	add	r3, r2
 80083fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	f003 0307 	and.w	r3, r3, #7
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00a      	beq.n	8008420 <pvPortMalloc+0xf8>
	__asm volatile
 800840a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800840e:	f383 8811 	msr	BASEPRI, r3
 8008412:	f3bf 8f6f 	isb	sy
 8008416:	f3bf 8f4f 	dsb	sy
 800841a:	613b      	str	r3, [r7, #16]
}
 800841c:	bf00      	nop
 800841e:	e7fe      	b.n	800841e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	1ad2      	subs	r2, r2, r3
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800842c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008432:	69b8      	ldr	r0, [r7, #24]
 8008434:	f000 f908 	bl	8008648 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008438:	4b1d      	ldr	r3, [pc, #116]	; (80084b0 <pvPortMalloc+0x188>)
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	4a1b      	ldr	r2, [pc, #108]	; (80084b0 <pvPortMalloc+0x188>)
 8008444:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008446:	4b1a      	ldr	r3, [pc, #104]	; (80084b0 <pvPortMalloc+0x188>)
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	4b1b      	ldr	r3, [pc, #108]	; (80084b8 <pvPortMalloc+0x190>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	429a      	cmp	r2, r3
 8008450:	d203      	bcs.n	800845a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008452:	4b17      	ldr	r3, [pc, #92]	; (80084b0 <pvPortMalloc+0x188>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a18      	ldr	r2, [pc, #96]	; (80084b8 <pvPortMalloc+0x190>)
 8008458:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800845a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845c:	685a      	ldr	r2, [r3, #4]
 800845e:	4b13      	ldr	r3, [pc, #76]	; (80084ac <pvPortMalloc+0x184>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	431a      	orrs	r2, r3
 8008464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008466:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800846a:	2200      	movs	r2, #0
 800846c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800846e:	4b13      	ldr	r3, [pc, #76]	; (80084bc <pvPortMalloc+0x194>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	3301      	adds	r3, #1
 8008474:	4a11      	ldr	r2, [pc, #68]	; (80084bc <pvPortMalloc+0x194>)
 8008476:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008478:	f7fe fbfa 	bl	8006c70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	f003 0307 	and.w	r3, r3, #7
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00a      	beq.n	800849c <pvPortMalloc+0x174>
	__asm volatile
 8008486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848a:	f383 8811 	msr	BASEPRI, r3
 800848e:	f3bf 8f6f 	isb	sy
 8008492:	f3bf 8f4f 	dsb	sy
 8008496:	60fb      	str	r3, [r7, #12]
}
 8008498:	bf00      	nop
 800849a:	e7fe      	b.n	800849a <pvPortMalloc+0x172>
	return pvReturn;
 800849c:	69fb      	ldr	r3, [r7, #28]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3728      	adds	r7, #40	; 0x28
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	20006d00 	.word	0x20006d00
 80084ac:	20006d14 	.word	0x20006d14
 80084b0:	20006d04 	.word	0x20006d04
 80084b4:	20006cf8 	.word	0x20006cf8
 80084b8:	20006d08 	.word	0x20006d08
 80084bc:	20006d0c 	.word	0x20006d0c

080084c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b086      	sub	sp, #24
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d04d      	beq.n	800856e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80084d2:	2308      	movs	r3, #8
 80084d4:	425b      	negs	r3, r3
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	4413      	add	r3, r2
 80084da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	685a      	ldr	r2, [r3, #4]
 80084e4:	4b24      	ldr	r3, [pc, #144]	; (8008578 <vPortFree+0xb8>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4013      	ands	r3, r2
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d10a      	bne.n	8008504 <vPortFree+0x44>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	60fb      	str	r3, [r7, #12]
}
 8008500:	bf00      	nop
 8008502:	e7fe      	b.n	8008502 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d00a      	beq.n	8008522 <vPortFree+0x62>
	__asm volatile
 800850c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008510:	f383 8811 	msr	BASEPRI, r3
 8008514:	f3bf 8f6f 	isb	sy
 8008518:	f3bf 8f4f 	dsb	sy
 800851c:	60bb      	str	r3, [r7, #8]
}
 800851e:	bf00      	nop
 8008520:	e7fe      	b.n	8008520 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	685a      	ldr	r2, [r3, #4]
 8008526:	4b14      	ldr	r3, [pc, #80]	; (8008578 <vPortFree+0xb8>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4013      	ands	r3, r2
 800852c:	2b00      	cmp	r3, #0
 800852e:	d01e      	beq.n	800856e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d11a      	bne.n	800856e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	4b0e      	ldr	r3, [pc, #56]	; (8008578 <vPortFree+0xb8>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	43db      	mvns	r3, r3
 8008542:	401a      	ands	r2, r3
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008548:	f7fe fb84 	bl	8006c54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	685a      	ldr	r2, [r3, #4]
 8008550:	4b0a      	ldr	r3, [pc, #40]	; (800857c <vPortFree+0xbc>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4413      	add	r3, r2
 8008556:	4a09      	ldr	r2, [pc, #36]	; (800857c <vPortFree+0xbc>)
 8008558:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800855a:	6938      	ldr	r0, [r7, #16]
 800855c:	f000 f874 	bl	8008648 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008560:	4b07      	ldr	r3, [pc, #28]	; (8008580 <vPortFree+0xc0>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	3301      	adds	r3, #1
 8008566:	4a06      	ldr	r2, [pc, #24]	; (8008580 <vPortFree+0xc0>)
 8008568:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800856a:	f7fe fb81 	bl	8006c70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800856e:	bf00      	nop
 8008570:	3718      	adds	r7, #24
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	20006d14 	.word	0x20006d14
 800857c:	20006d04 	.word	0x20006d04
 8008580:	20006d10 	.word	0x20006d10

08008584 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800858a:	f645 13d8 	movw	r3, #23000	; 0x59d8
 800858e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008590:	4b27      	ldr	r3, [pc, #156]	; (8008630 <prvHeapInit+0xac>)
 8008592:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f003 0307 	and.w	r3, r3, #7
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00c      	beq.n	80085b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	3307      	adds	r3, #7
 80085a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 0307 	bic.w	r3, r3, #7
 80085aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80085ac:	68ba      	ldr	r2, [r7, #8]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	1ad3      	subs	r3, r2, r3
 80085b2:	4a1f      	ldr	r2, [pc, #124]	; (8008630 <prvHeapInit+0xac>)
 80085b4:	4413      	add	r3, r2
 80085b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085bc:	4a1d      	ldr	r2, [pc, #116]	; (8008634 <prvHeapInit+0xb0>)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80085c2:	4b1c      	ldr	r3, [pc, #112]	; (8008634 <prvHeapInit+0xb0>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	68ba      	ldr	r2, [r7, #8]
 80085cc:	4413      	add	r3, r2
 80085ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80085d0:	2208      	movs	r2, #8
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	1a9b      	subs	r3, r3, r2
 80085d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f023 0307 	bic.w	r3, r3, #7
 80085de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	4a15      	ldr	r2, [pc, #84]	; (8008638 <prvHeapInit+0xb4>)
 80085e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80085e6:	4b14      	ldr	r3, [pc, #80]	; (8008638 <prvHeapInit+0xb4>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2200      	movs	r2, #0
 80085ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80085ee:	4b12      	ldr	r3, [pc, #72]	; (8008638 <prvHeapInit+0xb4>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2200      	movs	r2, #0
 80085f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	68fa      	ldr	r2, [r7, #12]
 80085fe:	1ad2      	subs	r2, r2, r3
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008604:	4b0c      	ldr	r3, [pc, #48]	; (8008638 <prvHeapInit+0xb4>)
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	4a0a      	ldr	r2, [pc, #40]	; (800863c <prvHeapInit+0xb8>)
 8008612:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	4a09      	ldr	r2, [pc, #36]	; (8008640 <prvHeapInit+0xbc>)
 800861a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800861c:	4b09      	ldr	r3, [pc, #36]	; (8008644 <prvHeapInit+0xc0>)
 800861e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008622:	601a      	str	r2, [r3, #0]
}
 8008624:	bf00      	nop
 8008626:	3714      	adds	r7, #20
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr
 8008630:	20001320 	.word	0x20001320
 8008634:	20006cf8 	.word	0x20006cf8
 8008638:	20006d00 	.word	0x20006d00
 800863c:	20006d08 	.word	0x20006d08
 8008640:	20006d04 	.word	0x20006d04
 8008644:	20006d14 	.word	0x20006d14

08008648 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008648:	b480      	push	{r7}
 800864a:	b085      	sub	sp, #20
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008650:	4b28      	ldr	r3, [pc, #160]	; (80086f4 <prvInsertBlockIntoFreeList+0xac>)
 8008652:	60fb      	str	r3, [r7, #12]
 8008654:	e002      	b.n	800865c <prvInsertBlockIntoFreeList+0x14>
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	60fb      	str	r3, [r7, #12]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	429a      	cmp	r2, r3
 8008664:	d8f7      	bhi.n	8008656 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	4413      	add	r3, r2
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	429a      	cmp	r2, r3
 8008676:	d108      	bne.n	800868a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	685a      	ldr	r2, [r3, #4]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	441a      	add	r2, r3
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	68ba      	ldr	r2, [r7, #8]
 8008694:	441a      	add	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	429a      	cmp	r2, r3
 800869c:	d118      	bne.n	80086d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	4b15      	ldr	r3, [pc, #84]	; (80086f8 <prvInsertBlockIntoFreeList+0xb0>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d00d      	beq.n	80086c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685a      	ldr	r2, [r3, #4]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	441a      	add	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	601a      	str	r2, [r3, #0]
 80086c4:	e008      	b.n	80086d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80086c6:	4b0c      	ldr	r3, [pc, #48]	; (80086f8 <prvInsertBlockIntoFreeList+0xb0>)
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	e003      	b.n	80086d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d002      	beq.n	80086e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086e6:	bf00      	nop
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	20006cf8 	.word	0x20006cf8
 80086f8:	20006d00 	.word	0x20006d00

080086fc <siprintf>:
 80086fc:	b40e      	push	{r1, r2, r3}
 80086fe:	b500      	push	{lr}
 8008700:	b09c      	sub	sp, #112	; 0x70
 8008702:	ab1d      	add	r3, sp, #116	; 0x74
 8008704:	9002      	str	r0, [sp, #8]
 8008706:	9006      	str	r0, [sp, #24]
 8008708:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800870c:	4809      	ldr	r0, [pc, #36]	; (8008734 <siprintf+0x38>)
 800870e:	9107      	str	r1, [sp, #28]
 8008710:	9104      	str	r1, [sp, #16]
 8008712:	4909      	ldr	r1, [pc, #36]	; (8008738 <siprintf+0x3c>)
 8008714:	f853 2b04 	ldr.w	r2, [r3], #4
 8008718:	9105      	str	r1, [sp, #20]
 800871a:	6800      	ldr	r0, [r0, #0]
 800871c:	9301      	str	r3, [sp, #4]
 800871e:	a902      	add	r1, sp, #8
 8008720:	f000 f9a0 	bl	8008a64 <_svfiprintf_r>
 8008724:	9b02      	ldr	r3, [sp, #8]
 8008726:	2200      	movs	r2, #0
 8008728:	701a      	strb	r2, [r3, #0]
 800872a:	b01c      	add	sp, #112	; 0x70
 800872c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008730:	b003      	add	sp, #12
 8008732:	4770      	bx	lr
 8008734:	20000074 	.word	0x20000074
 8008738:	ffff0208 	.word	0xffff0208

0800873c <memset>:
 800873c:	4402      	add	r2, r0
 800873e:	4603      	mov	r3, r0
 8008740:	4293      	cmp	r3, r2
 8008742:	d100      	bne.n	8008746 <memset+0xa>
 8008744:	4770      	bx	lr
 8008746:	f803 1b01 	strb.w	r1, [r3], #1
 800874a:	e7f9      	b.n	8008740 <memset+0x4>

0800874c <__errno>:
 800874c:	4b01      	ldr	r3, [pc, #4]	; (8008754 <__errno+0x8>)
 800874e:	6818      	ldr	r0, [r3, #0]
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop
 8008754:	20000074 	.word	0x20000074

08008758 <__libc_init_array>:
 8008758:	b570      	push	{r4, r5, r6, lr}
 800875a:	4d0d      	ldr	r5, [pc, #52]	; (8008790 <__libc_init_array+0x38>)
 800875c:	4c0d      	ldr	r4, [pc, #52]	; (8008794 <__libc_init_array+0x3c>)
 800875e:	1b64      	subs	r4, r4, r5
 8008760:	10a4      	asrs	r4, r4, #2
 8008762:	2600      	movs	r6, #0
 8008764:	42a6      	cmp	r6, r4
 8008766:	d109      	bne.n	800877c <__libc_init_array+0x24>
 8008768:	4d0b      	ldr	r5, [pc, #44]	; (8008798 <__libc_init_array+0x40>)
 800876a:	4c0c      	ldr	r4, [pc, #48]	; (800879c <__libc_init_array+0x44>)
 800876c:	f000 fc6a 	bl	8009044 <_init>
 8008770:	1b64      	subs	r4, r4, r5
 8008772:	10a4      	asrs	r4, r4, #2
 8008774:	2600      	movs	r6, #0
 8008776:	42a6      	cmp	r6, r4
 8008778:	d105      	bne.n	8008786 <__libc_init_array+0x2e>
 800877a:	bd70      	pop	{r4, r5, r6, pc}
 800877c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008780:	4798      	blx	r3
 8008782:	3601      	adds	r6, #1
 8008784:	e7ee      	b.n	8008764 <__libc_init_array+0xc>
 8008786:	f855 3b04 	ldr.w	r3, [r5], #4
 800878a:	4798      	blx	r3
 800878c:	3601      	adds	r6, #1
 800878e:	e7f2      	b.n	8008776 <__libc_init_array+0x1e>
 8008790:	08009470 	.word	0x08009470
 8008794:	08009470 	.word	0x08009470
 8008798:	08009470 	.word	0x08009470
 800879c:	08009474 	.word	0x08009474

080087a0 <__retarget_lock_acquire_recursive>:
 80087a0:	4770      	bx	lr

080087a2 <__retarget_lock_release_recursive>:
 80087a2:	4770      	bx	lr

080087a4 <memcpy>:
 80087a4:	440a      	add	r2, r1
 80087a6:	4291      	cmp	r1, r2
 80087a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80087ac:	d100      	bne.n	80087b0 <memcpy+0xc>
 80087ae:	4770      	bx	lr
 80087b0:	b510      	push	{r4, lr}
 80087b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087ba:	4291      	cmp	r1, r2
 80087bc:	d1f9      	bne.n	80087b2 <memcpy+0xe>
 80087be:	bd10      	pop	{r4, pc}

080087c0 <_free_r>:
 80087c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087c2:	2900      	cmp	r1, #0
 80087c4:	d044      	beq.n	8008850 <_free_r+0x90>
 80087c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087ca:	9001      	str	r0, [sp, #4]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f1a1 0404 	sub.w	r4, r1, #4
 80087d2:	bfb8      	it	lt
 80087d4:	18e4      	addlt	r4, r4, r3
 80087d6:	f000 f8df 	bl	8008998 <__malloc_lock>
 80087da:	4a1e      	ldr	r2, [pc, #120]	; (8008854 <_free_r+0x94>)
 80087dc:	9801      	ldr	r0, [sp, #4]
 80087de:	6813      	ldr	r3, [r2, #0]
 80087e0:	b933      	cbnz	r3, 80087f0 <_free_r+0x30>
 80087e2:	6063      	str	r3, [r4, #4]
 80087e4:	6014      	str	r4, [r2, #0]
 80087e6:	b003      	add	sp, #12
 80087e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80087ec:	f000 b8da 	b.w	80089a4 <__malloc_unlock>
 80087f0:	42a3      	cmp	r3, r4
 80087f2:	d908      	bls.n	8008806 <_free_r+0x46>
 80087f4:	6825      	ldr	r5, [r4, #0]
 80087f6:	1961      	adds	r1, r4, r5
 80087f8:	428b      	cmp	r3, r1
 80087fa:	bf01      	itttt	eq
 80087fc:	6819      	ldreq	r1, [r3, #0]
 80087fe:	685b      	ldreq	r3, [r3, #4]
 8008800:	1949      	addeq	r1, r1, r5
 8008802:	6021      	streq	r1, [r4, #0]
 8008804:	e7ed      	b.n	80087e2 <_free_r+0x22>
 8008806:	461a      	mov	r2, r3
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	b10b      	cbz	r3, 8008810 <_free_r+0x50>
 800880c:	42a3      	cmp	r3, r4
 800880e:	d9fa      	bls.n	8008806 <_free_r+0x46>
 8008810:	6811      	ldr	r1, [r2, #0]
 8008812:	1855      	adds	r5, r2, r1
 8008814:	42a5      	cmp	r5, r4
 8008816:	d10b      	bne.n	8008830 <_free_r+0x70>
 8008818:	6824      	ldr	r4, [r4, #0]
 800881a:	4421      	add	r1, r4
 800881c:	1854      	adds	r4, r2, r1
 800881e:	42a3      	cmp	r3, r4
 8008820:	6011      	str	r1, [r2, #0]
 8008822:	d1e0      	bne.n	80087e6 <_free_r+0x26>
 8008824:	681c      	ldr	r4, [r3, #0]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	6053      	str	r3, [r2, #4]
 800882a:	440c      	add	r4, r1
 800882c:	6014      	str	r4, [r2, #0]
 800882e:	e7da      	b.n	80087e6 <_free_r+0x26>
 8008830:	d902      	bls.n	8008838 <_free_r+0x78>
 8008832:	230c      	movs	r3, #12
 8008834:	6003      	str	r3, [r0, #0]
 8008836:	e7d6      	b.n	80087e6 <_free_r+0x26>
 8008838:	6825      	ldr	r5, [r4, #0]
 800883a:	1961      	adds	r1, r4, r5
 800883c:	428b      	cmp	r3, r1
 800883e:	bf04      	itt	eq
 8008840:	6819      	ldreq	r1, [r3, #0]
 8008842:	685b      	ldreq	r3, [r3, #4]
 8008844:	6063      	str	r3, [r4, #4]
 8008846:	bf04      	itt	eq
 8008848:	1949      	addeq	r1, r1, r5
 800884a:	6021      	streq	r1, [r4, #0]
 800884c:	6054      	str	r4, [r2, #4]
 800884e:	e7ca      	b.n	80087e6 <_free_r+0x26>
 8008850:	b003      	add	sp, #12
 8008852:	bd30      	pop	{r4, r5, pc}
 8008854:	20006e58 	.word	0x20006e58

08008858 <sbrk_aligned>:
 8008858:	b570      	push	{r4, r5, r6, lr}
 800885a:	4e0e      	ldr	r6, [pc, #56]	; (8008894 <sbrk_aligned+0x3c>)
 800885c:	460c      	mov	r4, r1
 800885e:	6831      	ldr	r1, [r6, #0]
 8008860:	4605      	mov	r5, r0
 8008862:	b911      	cbnz	r1, 800886a <sbrk_aligned+0x12>
 8008864:	f000 fba6 	bl	8008fb4 <_sbrk_r>
 8008868:	6030      	str	r0, [r6, #0]
 800886a:	4621      	mov	r1, r4
 800886c:	4628      	mov	r0, r5
 800886e:	f000 fba1 	bl	8008fb4 <_sbrk_r>
 8008872:	1c43      	adds	r3, r0, #1
 8008874:	d00a      	beq.n	800888c <sbrk_aligned+0x34>
 8008876:	1cc4      	adds	r4, r0, #3
 8008878:	f024 0403 	bic.w	r4, r4, #3
 800887c:	42a0      	cmp	r0, r4
 800887e:	d007      	beq.n	8008890 <sbrk_aligned+0x38>
 8008880:	1a21      	subs	r1, r4, r0
 8008882:	4628      	mov	r0, r5
 8008884:	f000 fb96 	bl	8008fb4 <_sbrk_r>
 8008888:	3001      	adds	r0, #1
 800888a:	d101      	bne.n	8008890 <sbrk_aligned+0x38>
 800888c:	f04f 34ff 	mov.w	r4, #4294967295
 8008890:	4620      	mov	r0, r4
 8008892:	bd70      	pop	{r4, r5, r6, pc}
 8008894:	20006e5c 	.word	0x20006e5c

08008898 <_malloc_r>:
 8008898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800889c:	1ccd      	adds	r5, r1, #3
 800889e:	f025 0503 	bic.w	r5, r5, #3
 80088a2:	3508      	adds	r5, #8
 80088a4:	2d0c      	cmp	r5, #12
 80088a6:	bf38      	it	cc
 80088a8:	250c      	movcc	r5, #12
 80088aa:	2d00      	cmp	r5, #0
 80088ac:	4607      	mov	r7, r0
 80088ae:	db01      	blt.n	80088b4 <_malloc_r+0x1c>
 80088b0:	42a9      	cmp	r1, r5
 80088b2:	d905      	bls.n	80088c0 <_malloc_r+0x28>
 80088b4:	230c      	movs	r3, #12
 80088b6:	603b      	str	r3, [r7, #0]
 80088b8:	2600      	movs	r6, #0
 80088ba:	4630      	mov	r0, r6
 80088bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008994 <_malloc_r+0xfc>
 80088c4:	f000 f868 	bl	8008998 <__malloc_lock>
 80088c8:	f8d8 3000 	ldr.w	r3, [r8]
 80088cc:	461c      	mov	r4, r3
 80088ce:	bb5c      	cbnz	r4, 8008928 <_malloc_r+0x90>
 80088d0:	4629      	mov	r1, r5
 80088d2:	4638      	mov	r0, r7
 80088d4:	f7ff ffc0 	bl	8008858 <sbrk_aligned>
 80088d8:	1c43      	adds	r3, r0, #1
 80088da:	4604      	mov	r4, r0
 80088dc:	d155      	bne.n	800898a <_malloc_r+0xf2>
 80088de:	f8d8 4000 	ldr.w	r4, [r8]
 80088e2:	4626      	mov	r6, r4
 80088e4:	2e00      	cmp	r6, #0
 80088e6:	d145      	bne.n	8008974 <_malloc_r+0xdc>
 80088e8:	2c00      	cmp	r4, #0
 80088ea:	d048      	beq.n	800897e <_malloc_r+0xe6>
 80088ec:	6823      	ldr	r3, [r4, #0]
 80088ee:	4631      	mov	r1, r6
 80088f0:	4638      	mov	r0, r7
 80088f2:	eb04 0903 	add.w	r9, r4, r3
 80088f6:	f000 fb5d 	bl	8008fb4 <_sbrk_r>
 80088fa:	4581      	cmp	r9, r0
 80088fc:	d13f      	bne.n	800897e <_malloc_r+0xe6>
 80088fe:	6821      	ldr	r1, [r4, #0]
 8008900:	1a6d      	subs	r5, r5, r1
 8008902:	4629      	mov	r1, r5
 8008904:	4638      	mov	r0, r7
 8008906:	f7ff ffa7 	bl	8008858 <sbrk_aligned>
 800890a:	3001      	adds	r0, #1
 800890c:	d037      	beq.n	800897e <_malloc_r+0xe6>
 800890e:	6823      	ldr	r3, [r4, #0]
 8008910:	442b      	add	r3, r5
 8008912:	6023      	str	r3, [r4, #0]
 8008914:	f8d8 3000 	ldr.w	r3, [r8]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d038      	beq.n	800898e <_malloc_r+0xf6>
 800891c:	685a      	ldr	r2, [r3, #4]
 800891e:	42a2      	cmp	r2, r4
 8008920:	d12b      	bne.n	800897a <_malloc_r+0xe2>
 8008922:	2200      	movs	r2, #0
 8008924:	605a      	str	r2, [r3, #4]
 8008926:	e00f      	b.n	8008948 <_malloc_r+0xb0>
 8008928:	6822      	ldr	r2, [r4, #0]
 800892a:	1b52      	subs	r2, r2, r5
 800892c:	d41f      	bmi.n	800896e <_malloc_r+0xd6>
 800892e:	2a0b      	cmp	r2, #11
 8008930:	d917      	bls.n	8008962 <_malloc_r+0xca>
 8008932:	1961      	adds	r1, r4, r5
 8008934:	42a3      	cmp	r3, r4
 8008936:	6025      	str	r5, [r4, #0]
 8008938:	bf18      	it	ne
 800893a:	6059      	strne	r1, [r3, #4]
 800893c:	6863      	ldr	r3, [r4, #4]
 800893e:	bf08      	it	eq
 8008940:	f8c8 1000 	streq.w	r1, [r8]
 8008944:	5162      	str	r2, [r4, r5]
 8008946:	604b      	str	r3, [r1, #4]
 8008948:	4638      	mov	r0, r7
 800894a:	f104 060b 	add.w	r6, r4, #11
 800894e:	f000 f829 	bl	80089a4 <__malloc_unlock>
 8008952:	f026 0607 	bic.w	r6, r6, #7
 8008956:	1d23      	adds	r3, r4, #4
 8008958:	1af2      	subs	r2, r6, r3
 800895a:	d0ae      	beq.n	80088ba <_malloc_r+0x22>
 800895c:	1b9b      	subs	r3, r3, r6
 800895e:	50a3      	str	r3, [r4, r2]
 8008960:	e7ab      	b.n	80088ba <_malloc_r+0x22>
 8008962:	42a3      	cmp	r3, r4
 8008964:	6862      	ldr	r2, [r4, #4]
 8008966:	d1dd      	bne.n	8008924 <_malloc_r+0x8c>
 8008968:	f8c8 2000 	str.w	r2, [r8]
 800896c:	e7ec      	b.n	8008948 <_malloc_r+0xb0>
 800896e:	4623      	mov	r3, r4
 8008970:	6864      	ldr	r4, [r4, #4]
 8008972:	e7ac      	b.n	80088ce <_malloc_r+0x36>
 8008974:	4634      	mov	r4, r6
 8008976:	6876      	ldr	r6, [r6, #4]
 8008978:	e7b4      	b.n	80088e4 <_malloc_r+0x4c>
 800897a:	4613      	mov	r3, r2
 800897c:	e7cc      	b.n	8008918 <_malloc_r+0x80>
 800897e:	230c      	movs	r3, #12
 8008980:	603b      	str	r3, [r7, #0]
 8008982:	4638      	mov	r0, r7
 8008984:	f000 f80e 	bl	80089a4 <__malloc_unlock>
 8008988:	e797      	b.n	80088ba <_malloc_r+0x22>
 800898a:	6025      	str	r5, [r4, #0]
 800898c:	e7dc      	b.n	8008948 <_malloc_r+0xb0>
 800898e:	605b      	str	r3, [r3, #4]
 8008990:	deff      	udf	#255	; 0xff
 8008992:	bf00      	nop
 8008994:	20006e58 	.word	0x20006e58

08008998 <__malloc_lock>:
 8008998:	4801      	ldr	r0, [pc, #4]	; (80089a0 <__malloc_lock+0x8>)
 800899a:	f7ff bf01 	b.w	80087a0 <__retarget_lock_acquire_recursive>
 800899e:	bf00      	nop
 80089a0:	20006e54 	.word	0x20006e54

080089a4 <__malloc_unlock>:
 80089a4:	4801      	ldr	r0, [pc, #4]	; (80089ac <__malloc_unlock+0x8>)
 80089a6:	f7ff befc 	b.w	80087a2 <__retarget_lock_release_recursive>
 80089aa:	bf00      	nop
 80089ac:	20006e54 	.word	0x20006e54

080089b0 <__ssputs_r>:
 80089b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089b4:	688e      	ldr	r6, [r1, #8]
 80089b6:	461f      	mov	r7, r3
 80089b8:	42be      	cmp	r6, r7
 80089ba:	680b      	ldr	r3, [r1, #0]
 80089bc:	4682      	mov	sl, r0
 80089be:	460c      	mov	r4, r1
 80089c0:	4690      	mov	r8, r2
 80089c2:	d82c      	bhi.n	8008a1e <__ssputs_r+0x6e>
 80089c4:	898a      	ldrh	r2, [r1, #12]
 80089c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80089ca:	d026      	beq.n	8008a1a <__ssputs_r+0x6a>
 80089cc:	6965      	ldr	r5, [r4, #20]
 80089ce:	6909      	ldr	r1, [r1, #16]
 80089d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089d4:	eba3 0901 	sub.w	r9, r3, r1
 80089d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80089dc:	1c7b      	adds	r3, r7, #1
 80089de:	444b      	add	r3, r9
 80089e0:	106d      	asrs	r5, r5, #1
 80089e2:	429d      	cmp	r5, r3
 80089e4:	bf38      	it	cc
 80089e6:	461d      	movcc	r5, r3
 80089e8:	0553      	lsls	r3, r2, #21
 80089ea:	d527      	bpl.n	8008a3c <__ssputs_r+0x8c>
 80089ec:	4629      	mov	r1, r5
 80089ee:	f7ff ff53 	bl	8008898 <_malloc_r>
 80089f2:	4606      	mov	r6, r0
 80089f4:	b360      	cbz	r0, 8008a50 <__ssputs_r+0xa0>
 80089f6:	6921      	ldr	r1, [r4, #16]
 80089f8:	464a      	mov	r2, r9
 80089fa:	f7ff fed3 	bl	80087a4 <memcpy>
 80089fe:	89a3      	ldrh	r3, [r4, #12]
 8008a00:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a08:	81a3      	strh	r3, [r4, #12]
 8008a0a:	6126      	str	r6, [r4, #16]
 8008a0c:	6165      	str	r5, [r4, #20]
 8008a0e:	444e      	add	r6, r9
 8008a10:	eba5 0509 	sub.w	r5, r5, r9
 8008a14:	6026      	str	r6, [r4, #0]
 8008a16:	60a5      	str	r5, [r4, #8]
 8008a18:	463e      	mov	r6, r7
 8008a1a:	42be      	cmp	r6, r7
 8008a1c:	d900      	bls.n	8008a20 <__ssputs_r+0x70>
 8008a1e:	463e      	mov	r6, r7
 8008a20:	6820      	ldr	r0, [r4, #0]
 8008a22:	4632      	mov	r2, r6
 8008a24:	4641      	mov	r1, r8
 8008a26:	f000 faab 	bl	8008f80 <memmove>
 8008a2a:	68a3      	ldr	r3, [r4, #8]
 8008a2c:	1b9b      	subs	r3, r3, r6
 8008a2e:	60a3      	str	r3, [r4, #8]
 8008a30:	6823      	ldr	r3, [r4, #0]
 8008a32:	4433      	add	r3, r6
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	2000      	movs	r0, #0
 8008a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a3c:	462a      	mov	r2, r5
 8008a3e:	f000 fac9 	bl	8008fd4 <_realloc_r>
 8008a42:	4606      	mov	r6, r0
 8008a44:	2800      	cmp	r0, #0
 8008a46:	d1e0      	bne.n	8008a0a <__ssputs_r+0x5a>
 8008a48:	6921      	ldr	r1, [r4, #16]
 8008a4a:	4650      	mov	r0, sl
 8008a4c:	f7ff feb8 	bl	80087c0 <_free_r>
 8008a50:	230c      	movs	r3, #12
 8008a52:	f8ca 3000 	str.w	r3, [sl]
 8008a56:	89a3      	ldrh	r3, [r4, #12]
 8008a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a5c:	81a3      	strh	r3, [r4, #12]
 8008a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a62:	e7e9      	b.n	8008a38 <__ssputs_r+0x88>

08008a64 <_svfiprintf_r>:
 8008a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a68:	4698      	mov	r8, r3
 8008a6a:	898b      	ldrh	r3, [r1, #12]
 8008a6c:	061b      	lsls	r3, r3, #24
 8008a6e:	b09d      	sub	sp, #116	; 0x74
 8008a70:	4607      	mov	r7, r0
 8008a72:	460d      	mov	r5, r1
 8008a74:	4614      	mov	r4, r2
 8008a76:	d50e      	bpl.n	8008a96 <_svfiprintf_r+0x32>
 8008a78:	690b      	ldr	r3, [r1, #16]
 8008a7a:	b963      	cbnz	r3, 8008a96 <_svfiprintf_r+0x32>
 8008a7c:	2140      	movs	r1, #64	; 0x40
 8008a7e:	f7ff ff0b 	bl	8008898 <_malloc_r>
 8008a82:	6028      	str	r0, [r5, #0]
 8008a84:	6128      	str	r0, [r5, #16]
 8008a86:	b920      	cbnz	r0, 8008a92 <_svfiprintf_r+0x2e>
 8008a88:	230c      	movs	r3, #12
 8008a8a:	603b      	str	r3, [r7, #0]
 8008a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a90:	e0d0      	b.n	8008c34 <_svfiprintf_r+0x1d0>
 8008a92:	2340      	movs	r3, #64	; 0x40
 8008a94:	616b      	str	r3, [r5, #20]
 8008a96:	2300      	movs	r3, #0
 8008a98:	9309      	str	r3, [sp, #36]	; 0x24
 8008a9a:	2320      	movs	r3, #32
 8008a9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008aa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008aa4:	2330      	movs	r3, #48	; 0x30
 8008aa6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008c4c <_svfiprintf_r+0x1e8>
 8008aaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008aae:	f04f 0901 	mov.w	r9, #1
 8008ab2:	4623      	mov	r3, r4
 8008ab4:	469a      	mov	sl, r3
 8008ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008aba:	b10a      	cbz	r2, 8008ac0 <_svfiprintf_r+0x5c>
 8008abc:	2a25      	cmp	r2, #37	; 0x25
 8008abe:	d1f9      	bne.n	8008ab4 <_svfiprintf_r+0x50>
 8008ac0:	ebba 0b04 	subs.w	fp, sl, r4
 8008ac4:	d00b      	beq.n	8008ade <_svfiprintf_r+0x7a>
 8008ac6:	465b      	mov	r3, fp
 8008ac8:	4622      	mov	r2, r4
 8008aca:	4629      	mov	r1, r5
 8008acc:	4638      	mov	r0, r7
 8008ace:	f7ff ff6f 	bl	80089b0 <__ssputs_r>
 8008ad2:	3001      	adds	r0, #1
 8008ad4:	f000 80a9 	beq.w	8008c2a <_svfiprintf_r+0x1c6>
 8008ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ada:	445a      	add	r2, fp
 8008adc:	9209      	str	r2, [sp, #36]	; 0x24
 8008ade:	f89a 3000 	ldrb.w	r3, [sl]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 80a1 	beq.w	8008c2a <_svfiprintf_r+0x1c6>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	f04f 32ff 	mov.w	r2, #4294967295
 8008aee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008af2:	f10a 0a01 	add.w	sl, sl, #1
 8008af6:	9304      	str	r3, [sp, #16]
 8008af8:	9307      	str	r3, [sp, #28]
 8008afa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008afe:	931a      	str	r3, [sp, #104]	; 0x68
 8008b00:	4654      	mov	r4, sl
 8008b02:	2205      	movs	r2, #5
 8008b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b08:	4850      	ldr	r0, [pc, #320]	; (8008c4c <_svfiprintf_r+0x1e8>)
 8008b0a:	f7f7 fb69 	bl	80001e0 <memchr>
 8008b0e:	9a04      	ldr	r2, [sp, #16]
 8008b10:	b9d8      	cbnz	r0, 8008b4a <_svfiprintf_r+0xe6>
 8008b12:	06d0      	lsls	r0, r2, #27
 8008b14:	bf44      	itt	mi
 8008b16:	2320      	movmi	r3, #32
 8008b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b1c:	0711      	lsls	r1, r2, #28
 8008b1e:	bf44      	itt	mi
 8008b20:	232b      	movmi	r3, #43	; 0x2b
 8008b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b26:	f89a 3000 	ldrb.w	r3, [sl]
 8008b2a:	2b2a      	cmp	r3, #42	; 0x2a
 8008b2c:	d015      	beq.n	8008b5a <_svfiprintf_r+0xf6>
 8008b2e:	9a07      	ldr	r2, [sp, #28]
 8008b30:	4654      	mov	r4, sl
 8008b32:	2000      	movs	r0, #0
 8008b34:	f04f 0c0a 	mov.w	ip, #10
 8008b38:	4621      	mov	r1, r4
 8008b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b3e:	3b30      	subs	r3, #48	; 0x30
 8008b40:	2b09      	cmp	r3, #9
 8008b42:	d94d      	bls.n	8008be0 <_svfiprintf_r+0x17c>
 8008b44:	b1b0      	cbz	r0, 8008b74 <_svfiprintf_r+0x110>
 8008b46:	9207      	str	r2, [sp, #28]
 8008b48:	e014      	b.n	8008b74 <_svfiprintf_r+0x110>
 8008b4a:	eba0 0308 	sub.w	r3, r0, r8
 8008b4e:	fa09 f303 	lsl.w	r3, r9, r3
 8008b52:	4313      	orrs	r3, r2
 8008b54:	9304      	str	r3, [sp, #16]
 8008b56:	46a2      	mov	sl, r4
 8008b58:	e7d2      	b.n	8008b00 <_svfiprintf_r+0x9c>
 8008b5a:	9b03      	ldr	r3, [sp, #12]
 8008b5c:	1d19      	adds	r1, r3, #4
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	9103      	str	r1, [sp, #12]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	bfbb      	ittet	lt
 8008b66:	425b      	neglt	r3, r3
 8008b68:	f042 0202 	orrlt.w	r2, r2, #2
 8008b6c:	9307      	strge	r3, [sp, #28]
 8008b6e:	9307      	strlt	r3, [sp, #28]
 8008b70:	bfb8      	it	lt
 8008b72:	9204      	strlt	r2, [sp, #16]
 8008b74:	7823      	ldrb	r3, [r4, #0]
 8008b76:	2b2e      	cmp	r3, #46	; 0x2e
 8008b78:	d10c      	bne.n	8008b94 <_svfiprintf_r+0x130>
 8008b7a:	7863      	ldrb	r3, [r4, #1]
 8008b7c:	2b2a      	cmp	r3, #42	; 0x2a
 8008b7e:	d134      	bne.n	8008bea <_svfiprintf_r+0x186>
 8008b80:	9b03      	ldr	r3, [sp, #12]
 8008b82:	1d1a      	adds	r2, r3, #4
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	9203      	str	r2, [sp, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	bfb8      	it	lt
 8008b8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b90:	3402      	adds	r4, #2
 8008b92:	9305      	str	r3, [sp, #20]
 8008b94:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008c5c <_svfiprintf_r+0x1f8>
 8008b98:	7821      	ldrb	r1, [r4, #0]
 8008b9a:	2203      	movs	r2, #3
 8008b9c:	4650      	mov	r0, sl
 8008b9e:	f7f7 fb1f 	bl	80001e0 <memchr>
 8008ba2:	b138      	cbz	r0, 8008bb4 <_svfiprintf_r+0x150>
 8008ba4:	9b04      	ldr	r3, [sp, #16]
 8008ba6:	eba0 000a 	sub.w	r0, r0, sl
 8008baa:	2240      	movs	r2, #64	; 0x40
 8008bac:	4082      	lsls	r2, r0
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	3401      	adds	r4, #1
 8008bb2:	9304      	str	r3, [sp, #16]
 8008bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bb8:	4825      	ldr	r0, [pc, #148]	; (8008c50 <_svfiprintf_r+0x1ec>)
 8008bba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bbe:	2206      	movs	r2, #6
 8008bc0:	f7f7 fb0e 	bl	80001e0 <memchr>
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	d038      	beq.n	8008c3a <_svfiprintf_r+0x1d6>
 8008bc8:	4b22      	ldr	r3, [pc, #136]	; (8008c54 <_svfiprintf_r+0x1f0>)
 8008bca:	bb1b      	cbnz	r3, 8008c14 <_svfiprintf_r+0x1b0>
 8008bcc:	9b03      	ldr	r3, [sp, #12]
 8008bce:	3307      	adds	r3, #7
 8008bd0:	f023 0307 	bic.w	r3, r3, #7
 8008bd4:	3308      	adds	r3, #8
 8008bd6:	9303      	str	r3, [sp, #12]
 8008bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bda:	4433      	add	r3, r6
 8008bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8008bde:	e768      	b.n	8008ab2 <_svfiprintf_r+0x4e>
 8008be0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008be4:	460c      	mov	r4, r1
 8008be6:	2001      	movs	r0, #1
 8008be8:	e7a6      	b.n	8008b38 <_svfiprintf_r+0xd4>
 8008bea:	2300      	movs	r3, #0
 8008bec:	3401      	adds	r4, #1
 8008bee:	9305      	str	r3, [sp, #20]
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	f04f 0c0a 	mov.w	ip, #10
 8008bf6:	4620      	mov	r0, r4
 8008bf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bfc:	3a30      	subs	r2, #48	; 0x30
 8008bfe:	2a09      	cmp	r2, #9
 8008c00:	d903      	bls.n	8008c0a <_svfiprintf_r+0x1a6>
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d0c6      	beq.n	8008b94 <_svfiprintf_r+0x130>
 8008c06:	9105      	str	r1, [sp, #20]
 8008c08:	e7c4      	b.n	8008b94 <_svfiprintf_r+0x130>
 8008c0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c0e:	4604      	mov	r4, r0
 8008c10:	2301      	movs	r3, #1
 8008c12:	e7f0      	b.n	8008bf6 <_svfiprintf_r+0x192>
 8008c14:	ab03      	add	r3, sp, #12
 8008c16:	9300      	str	r3, [sp, #0]
 8008c18:	462a      	mov	r2, r5
 8008c1a:	4b0f      	ldr	r3, [pc, #60]	; (8008c58 <_svfiprintf_r+0x1f4>)
 8008c1c:	a904      	add	r1, sp, #16
 8008c1e:	4638      	mov	r0, r7
 8008c20:	f3af 8000 	nop.w
 8008c24:	1c42      	adds	r2, r0, #1
 8008c26:	4606      	mov	r6, r0
 8008c28:	d1d6      	bne.n	8008bd8 <_svfiprintf_r+0x174>
 8008c2a:	89ab      	ldrh	r3, [r5, #12]
 8008c2c:	065b      	lsls	r3, r3, #25
 8008c2e:	f53f af2d 	bmi.w	8008a8c <_svfiprintf_r+0x28>
 8008c32:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c34:	b01d      	add	sp, #116	; 0x74
 8008c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c3a:	ab03      	add	r3, sp, #12
 8008c3c:	9300      	str	r3, [sp, #0]
 8008c3e:	462a      	mov	r2, r5
 8008c40:	4b05      	ldr	r3, [pc, #20]	; (8008c58 <_svfiprintf_r+0x1f4>)
 8008c42:	a904      	add	r1, sp, #16
 8008c44:	4638      	mov	r0, r7
 8008c46:	f000 f879 	bl	8008d3c <_printf_i>
 8008c4a:	e7eb      	b.n	8008c24 <_svfiprintf_r+0x1c0>
 8008c4c:	08009434 	.word	0x08009434
 8008c50:	0800943e 	.word	0x0800943e
 8008c54:	00000000 	.word	0x00000000
 8008c58:	080089b1 	.word	0x080089b1
 8008c5c:	0800943a 	.word	0x0800943a

08008c60 <_printf_common>:
 8008c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c64:	4616      	mov	r6, r2
 8008c66:	4699      	mov	r9, r3
 8008c68:	688a      	ldr	r2, [r1, #8]
 8008c6a:	690b      	ldr	r3, [r1, #16]
 8008c6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008c70:	4293      	cmp	r3, r2
 8008c72:	bfb8      	it	lt
 8008c74:	4613      	movlt	r3, r2
 8008c76:	6033      	str	r3, [r6, #0]
 8008c78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008c7c:	4607      	mov	r7, r0
 8008c7e:	460c      	mov	r4, r1
 8008c80:	b10a      	cbz	r2, 8008c86 <_printf_common+0x26>
 8008c82:	3301      	adds	r3, #1
 8008c84:	6033      	str	r3, [r6, #0]
 8008c86:	6823      	ldr	r3, [r4, #0]
 8008c88:	0699      	lsls	r1, r3, #26
 8008c8a:	bf42      	ittt	mi
 8008c8c:	6833      	ldrmi	r3, [r6, #0]
 8008c8e:	3302      	addmi	r3, #2
 8008c90:	6033      	strmi	r3, [r6, #0]
 8008c92:	6825      	ldr	r5, [r4, #0]
 8008c94:	f015 0506 	ands.w	r5, r5, #6
 8008c98:	d106      	bne.n	8008ca8 <_printf_common+0x48>
 8008c9a:	f104 0a19 	add.w	sl, r4, #25
 8008c9e:	68e3      	ldr	r3, [r4, #12]
 8008ca0:	6832      	ldr	r2, [r6, #0]
 8008ca2:	1a9b      	subs	r3, r3, r2
 8008ca4:	42ab      	cmp	r3, r5
 8008ca6:	dc26      	bgt.n	8008cf6 <_printf_common+0x96>
 8008ca8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008cac:	1e13      	subs	r3, r2, #0
 8008cae:	6822      	ldr	r2, [r4, #0]
 8008cb0:	bf18      	it	ne
 8008cb2:	2301      	movne	r3, #1
 8008cb4:	0692      	lsls	r2, r2, #26
 8008cb6:	d42b      	bmi.n	8008d10 <_printf_common+0xb0>
 8008cb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008cbc:	4649      	mov	r1, r9
 8008cbe:	4638      	mov	r0, r7
 8008cc0:	47c0      	blx	r8
 8008cc2:	3001      	adds	r0, #1
 8008cc4:	d01e      	beq.n	8008d04 <_printf_common+0xa4>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	6922      	ldr	r2, [r4, #16]
 8008cca:	f003 0306 	and.w	r3, r3, #6
 8008cce:	2b04      	cmp	r3, #4
 8008cd0:	bf02      	ittt	eq
 8008cd2:	68e5      	ldreq	r5, [r4, #12]
 8008cd4:	6833      	ldreq	r3, [r6, #0]
 8008cd6:	1aed      	subeq	r5, r5, r3
 8008cd8:	68a3      	ldr	r3, [r4, #8]
 8008cda:	bf0c      	ite	eq
 8008cdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ce0:	2500      	movne	r5, #0
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	bfc4      	itt	gt
 8008ce6:	1a9b      	subgt	r3, r3, r2
 8008ce8:	18ed      	addgt	r5, r5, r3
 8008cea:	2600      	movs	r6, #0
 8008cec:	341a      	adds	r4, #26
 8008cee:	42b5      	cmp	r5, r6
 8008cf0:	d11a      	bne.n	8008d28 <_printf_common+0xc8>
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	e008      	b.n	8008d08 <_printf_common+0xa8>
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	4652      	mov	r2, sl
 8008cfa:	4649      	mov	r1, r9
 8008cfc:	4638      	mov	r0, r7
 8008cfe:	47c0      	blx	r8
 8008d00:	3001      	adds	r0, #1
 8008d02:	d103      	bne.n	8008d0c <_printf_common+0xac>
 8008d04:	f04f 30ff 	mov.w	r0, #4294967295
 8008d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d0c:	3501      	adds	r5, #1
 8008d0e:	e7c6      	b.n	8008c9e <_printf_common+0x3e>
 8008d10:	18e1      	adds	r1, r4, r3
 8008d12:	1c5a      	adds	r2, r3, #1
 8008d14:	2030      	movs	r0, #48	; 0x30
 8008d16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008d1a:	4422      	add	r2, r4
 8008d1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008d20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008d24:	3302      	adds	r3, #2
 8008d26:	e7c7      	b.n	8008cb8 <_printf_common+0x58>
 8008d28:	2301      	movs	r3, #1
 8008d2a:	4622      	mov	r2, r4
 8008d2c:	4649      	mov	r1, r9
 8008d2e:	4638      	mov	r0, r7
 8008d30:	47c0      	blx	r8
 8008d32:	3001      	adds	r0, #1
 8008d34:	d0e6      	beq.n	8008d04 <_printf_common+0xa4>
 8008d36:	3601      	adds	r6, #1
 8008d38:	e7d9      	b.n	8008cee <_printf_common+0x8e>
	...

08008d3c <_printf_i>:
 8008d3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d40:	7e0f      	ldrb	r7, [r1, #24]
 8008d42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d44:	2f78      	cmp	r7, #120	; 0x78
 8008d46:	4691      	mov	r9, r2
 8008d48:	4680      	mov	r8, r0
 8008d4a:	460c      	mov	r4, r1
 8008d4c:	469a      	mov	sl, r3
 8008d4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008d52:	d807      	bhi.n	8008d64 <_printf_i+0x28>
 8008d54:	2f62      	cmp	r7, #98	; 0x62
 8008d56:	d80a      	bhi.n	8008d6e <_printf_i+0x32>
 8008d58:	2f00      	cmp	r7, #0
 8008d5a:	f000 80d4 	beq.w	8008f06 <_printf_i+0x1ca>
 8008d5e:	2f58      	cmp	r7, #88	; 0x58
 8008d60:	f000 80c0 	beq.w	8008ee4 <_printf_i+0x1a8>
 8008d64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008d6c:	e03a      	b.n	8008de4 <_printf_i+0xa8>
 8008d6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008d72:	2b15      	cmp	r3, #21
 8008d74:	d8f6      	bhi.n	8008d64 <_printf_i+0x28>
 8008d76:	a101      	add	r1, pc, #4	; (adr r1, 8008d7c <_printf_i+0x40>)
 8008d78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d7c:	08008dd5 	.word	0x08008dd5
 8008d80:	08008de9 	.word	0x08008de9
 8008d84:	08008d65 	.word	0x08008d65
 8008d88:	08008d65 	.word	0x08008d65
 8008d8c:	08008d65 	.word	0x08008d65
 8008d90:	08008d65 	.word	0x08008d65
 8008d94:	08008de9 	.word	0x08008de9
 8008d98:	08008d65 	.word	0x08008d65
 8008d9c:	08008d65 	.word	0x08008d65
 8008da0:	08008d65 	.word	0x08008d65
 8008da4:	08008d65 	.word	0x08008d65
 8008da8:	08008eed 	.word	0x08008eed
 8008dac:	08008e15 	.word	0x08008e15
 8008db0:	08008ea7 	.word	0x08008ea7
 8008db4:	08008d65 	.word	0x08008d65
 8008db8:	08008d65 	.word	0x08008d65
 8008dbc:	08008f0f 	.word	0x08008f0f
 8008dc0:	08008d65 	.word	0x08008d65
 8008dc4:	08008e15 	.word	0x08008e15
 8008dc8:	08008d65 	.word	0x08008d65
 8008dcc:	08008d65 	.word	0x08008d65
 8008dd0:	08008eaf 	.word	0x08008eaf
 8008dd4:	682b      	ldr	r3, [r5, #0]
 8008dd6:	1d1a      	adds	r2, r3, #4
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	602a      	str	r2, [r5, #0]
 8008ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008de0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008de4:	2301      	movs	r3, #1
 8008de6:	e09f      	b.n	8008f28 <_printf_i+0x1ec>
 8008de8:	6820      	ldr	r0, [r4, #0]
 8008dea:	682b      	ldr	r3, [r5, #0]
 8008dec:	0607      	lsls	r7, r0, #24
 8008dee:	f103 0104 	add.w	r1, r3, #4
 8008df2:	6029      	str	r1, [r5, #0]
 8008df4:	d501      	bpl.n	8008dfa <_printf_i+0xbe>
 8008df6:	681e      	ldr	r6, [r3, #0]
 8008df8:	e003      	b.n	8008e02 <_printf_i+0xc6>
 8008dfa:	0646      	lsls	r6, r0, #25
 8008dfc:	d5fb      	bpl.n	8008df6 <_printf_i+0xba>
 8008dfe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008e02:	2e00      	cmp	r6, #0
 8008e04:	da03      	bge.n	8008e0e <_printf_i+0xd2>
 8008e06:	232d      	movs	r3, #45	; 0x2d
 8008e08:	4276      	negs	r6, r6
 8008e0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e0e:	485a      	ldr	r0, [pc, #360]	; (8008f78 <_printf_i+0x23c>)
 8008e10:	230a      	movs	r3, #10
 8008e12:	e012      	b.n	8008e3a <_printf_i+0xfe>
 8008e14:	682b      	ldr	r3, [r5, #0]
 8008e16:	6820      	ldr	r0, [r4, #0]
 8008e18:	1d19      	adds	r1, r3, #4
 8008e1a:	6029      	str	r1, [r5, #0]
 8008e1c:	0605      	lsls	r5, r0, #24
 8008e1e:	d501      	bpl.n	8008e24 <_printf_i+0xe8>
 8008e20:	681e      	ldr	r6, [r3, #0]
 8008e22:	e002      	b.n	8008e2a <_printf_i+0xee>
 8008e24:	0641      	lsls	r1, r0, #25
 8008e26:	d5fb      	bpl.n	8008e20 <_printf_i+0xe4>
 8008e28:	881e      	ldrh	r6, [r3, #0]
 8008e2a:	4853      	ldr	r0, [pc, #332]	; (8008f78 <_printf_i+0x23c>)
 8008e2c:	2f6f      	cmp	r7, #111	; 0x6f
 8008e2e:	bf0c      	ite	eq
 8008e30:	2308      	moveq	r3, #8
 8008e32:	230a      	movne	r3, #10
 8008e34:	2100      	movs	r1, #0
 8008e36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008e3a:	6865      	ldr	r5, [r4, #4]
 8008e3c:	60a5      	str	r5, [r4, #8]
 8008e3e:	2d00      	cmp	r5, #0
 8008e40:	bfa2      	ittt	ge
 8008e42:	6821      	ldrge	r1, [r4, #0]
 8008e44:	f021 0104 	bicge.w	r1, r1, #4
 8008e48:	6021      	strge	r1, [r4, #0]
 8008e4a:	b90e      	cbnz	r6, 8008e50 <_printf_i+0x114>
 8008e4c:	2d00      	cmp	r5, #0
 8008e4e:	d04b      	beq.n	8008ee8 <_printf_i+0x1ac>
 8008e50:	4615      	mov	r5, r2
 8008e52:	fbb6 f1f3 	udiv	r1, r6, r3
 8008e56:	fb03 6711 	mls	r7, r3, r1, r6
 8008e5a:	5dc7      	ldrb	r7, [r0, r7]
 8008e5c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008e60:	4637      	mov	r7, r6
 8008e62:	42bb      	cmp	r3, r7
 8008e64:	460e      	mov	r6, r1
 8008e66:	d9f4      	bls.n	8008e52 <_printf_i+0x116>
 8008e68:	2b08      	cmp	r3, #8
 8008e6a:	d10b      	bne.n	8008e84 <_printf_i+0x148>
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	07de      	lsls	r6, r3, #31
 8008e70:	d508      	bpl.n	8008e84 <_printf_i+0x148>
 8008e72:	6923      	ldr	r3, [r4, #16]
 8008e74:	6861      	ldr	r1, [r4, #4]
 8008e76:	4299      	cmp	r1, r3
 8008e78:	bfde      	ittt	le
 8008e7a:	2330      	movle	r3, #48	; 0x30
 8008e7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008e80:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008e84:	1b52      	subs	r2, r2, r5
 8008e86:	6122      	str	r2, [r4, #16]
 8008e88:	f8cd a000 	str.w	sl, [sp]
 8008e8c:	464b      	mov	r3, r9
 8008e8e:	aa03      	add	r2, sp, #12
 8008e90:	4621      	mov	r1, r4
 8008e92:	4640      	mov	r0, r8
 8008e94:	f7ff fee4 	bl	8008c60 <_printf_common>
 8008e98:	3001      	adds	r0, #1
 8008e9a:	d14a      	bne.n	8008f32 <_printf_i+0x1f6>
 8008e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea0:	b004      	add	sp, #16
 8008ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ea6:	6823      	ldr	r3, [r4, #0]
 8008ea8:	f043 0320 	orr.w	r3, r3, #32
 8008eac:	6023      	str	r3, [r4, #0]
 8008eae:	4833      	ldr	r0, [pc, #204]	; (8008f7c <_printf_i+0x240>)
 8008eb0:	2778      	movs	r7, #120	; 0x78
 8008eb2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008eb6:	6823      	ldr	r3, [r4, #0]
 8008eb8:	6829      	ldr	r1, [r5, #0]
 8008eba:	061f      	lsls	r7, r3, #24
 8008ebc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008ec0:	d402      	bmi.n	8008ec8 <_printf_i+0x18c>
 8008ec2:	065f      	lsls	r7, r3, #25
 8008ec4:	bf48      	it	mi
 8008ec6:	b2b6      	uxthmi	r6, r6
 8008ec8:	07df      	lsls	r7, r3, #31
 8008eca:	bf48      	it	mi
 8008ecc:	f043 0320 	orrmi.w	r3, r3, #32
 8008ed0:	6029      	str	r1, [r5, #0]
 8008ed2:	bf48      	it	mi
 8008ed4:	6023      	strmi	r3, [r4, #0]
 8008ed6:	b91e      	cbnz	r6, 8008ee0 <_printf_i+0x1a4>
 8008ed8:	6823      	ldr	r3, [r4, #0]
 8008eda:	f023 0320 	bic.w	r3, r3, #32
 8008ede:	6023      	str	r3, [r4, #0]
 8008ee0:	2310      	movs	r3, #16
 8008ee2:	e7a7      	b.n	8008e34 <_printf_i+0xf8>
 8008ee4:	4824      	ldr	r0, [pc, #144]	; (8008f78 <_printf_i+0x23c>)
 8008ee6:	e7e4      	b.n	8008eb2 <_printf_i+0x176>
 8008ee8:	4615      	mov	r5, r2
 8008eea:	e7bd      	b.n	8008e68 <_printf_i+0x12c>
 8008eec:	682b      	ldr	r3, [r5, #0]
 8008eee:	6826      	ldr	r6, [r4, #0]
 8008ef0:	6961      	ldr	r1, [r4, #20]
 8008ef2:	1d18      	adds	r0, r3, #4
 8008ef4:	6028      	str	r0, [r5, #0]
 8008ef6:	0635      	lsls	r5, r6, #24
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	d501      	bpl.n	8008f00 <_printf_i+0x1c4>
 8008efc:	6019      	str	r1, [r3, #0]
 8008efe:	e002      	b.n	8008f06 <_printf_i+0x1ca>
 8008f00:	0670      	lsls	r0, r6, #25
 8008f02:	d5fb      	bpl.n	8008efc <_printf_i+0x1c0>
 8008f04:	8019      	strh	r1, [r3, #0]
 8008f06:	2300      	movs	r3, #0
 8008f08:	6123      	str	r3, [r4, #16]
 8008f0a:	4615      	mov	r5, r2
 8008f0c:	e7bc      	b.n	8008e88 <_printf_i+0x14c>
 8008f0e:	682b      	ldr	r3, [r5, #0]
 8008f10:	1d1a      	adds	r2, r3, #4
 8008f12:	602a      	str	r2, [r5, #0]
 8008f14:	681d      	ldr	r5, [r3, #0]
 8008f16:	6862      	ldr	r2, [r4, #4]
 8008f18:	2100      	movs	r1, #0
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	f7f7 f960 	bl	80001e0 <memchr>
 8008f20:	b108      	cbz	r0, 8008f26 <_printf_i+0x1ea>
 8008f22:	1b40      	subs	r0, r0, r5
 8008f24:	6060      	str	r0, [r4, #4]
 8008f26:	6863      	ldr	r3, [r4, #4]
 8008f28:	6123      	str	r3, [r4, #16]
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f30:	e7aa      	b.n	8008e88 <_printf_i+0x14c>
 8008f32:	6923      	ldr	r3, [r4, #16]
 8008f34:	462a      	mov	r2, r5
 8008f36:	4649      	mov	r1, r9
 8008f38:	4640      	mov	r0, r8
 8008f3a:	47d0      	blx	sl
 8008f3c:	3001      	adds	r0, #1
 8008f3e:	d0ad      	beq.n	8008e9c <_printf_i+0x160>
 8008f40:	6823      	ldr	r3, [r4, #0]
 8008f42:	079b      	lsls	r3, r3, #30
 8008f44:	d413      	bmi.n	8008f6e <_printf_i+0x232>
 8008f46:	68e0      	ldr	r0, [r4, #12]
 8008f48:	9b03      	ldr	r3, [sp, #12]
 8008f4a:	4298      	cmp	r0, r3
 8008f4c:	bfb8      	it	lt
 8008f4e:	4618      	movlt	r0, r3
 8008f50:	e7a6      	b.n	8008ea0 <_printf_i+0x164>
 8008f52:	2301      	movs	r3, #1
 8008f54:	4632      	mov	r2, r6
 8008f56:	4649      	mov	r1, r9
 8008f58:	4640      	mov	r0, r8
 8008f5a:	47d0      	blx	sl
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	d09d      	beq.n	8008e9c <_printf_i+0x160>
 8008f60:	3501      	adds	r5, #1
 8008f62:	68e3      	ldr	r3, [r4, #12]
 8008f64:	9903      	ldr	r1, [sp, #12]
 8008f66:	1a5b      	subs	r3, r3, r1
 8008f68:	42ab      	cmp	r3, r5
 8008f6a:	dcf2      	bgt.n	8008f52 <_printf_i+0x216>
 8008f6c:	e7eb      	b.n	8008f46 <_printf_i+0x20a>
 8008f6e:	2500      	movs	r5, #0
 8008f70:	f104 0619 	add.w	r6, r4, #25
 8008f74:	e7f5      	b.n	8008f62 <_printf_i+0x226>
 8008f76:	bf00      	nop
 8008f78:	08009445 	.word	0x08009445
 8008f7c:	08009456 	.word	0x08009456

08008f80 <memmove>:
 8008f80:	4288      	cmp	r0, r1
 8008f82:	b510      	push	{r4, lr}
 8008f84:	eb01 0402 	add.w	r4, r1, r2
 8008f88:	d902      	bls.n	8008f90 <memmove+0x10>
 8008f8a:	4284      	cmp	r4, r0
 8008f8c:	4623      	mov	r3, r4
 8008f8e:	d807      	bhi.n	8008fa0 <memmove+0x20>
 8008f90:	1e43      	subs	r3, r0, #1
 8008f92:	42a1      	cmp	r1, r4
 8008f94:	d008      	beq.n	8008fa8 <memmove+0x28>
 8008f96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f9e:	e7f8      	b.n	8008f92 <memmove+0x12>
 8008fa0:	4402      	add	r2, r0
 8008fa2:	4601      	mov	r1, r0
 8008fa4:	428a      	cmp	r2, r1
 8008fa6:	d100      	bne.n	8008faa <memmove+0x2a>
 8008fa8:	bd10      	pop	{r4, pc}
 8008faa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fb2:	e7f7      	b.n	8008fa4 <memmove+0x24>

08008fb4 <_sbrk_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	4d06      	ldr	r5, [pc, #24]	; (8008fd0 <_sbrk_r+0x1c>)
 8008fb8:	2300      	movs	r3, #0
 8008fba:	4604      	mov	r4, r0
 8008fbc:	4608      	mov	r0, r1
 8008fbe:	602b      	str	r3, [r5, #0]
 8008fc0:	f7f8 fdfc 	bl	8001bbc <_sbrk>
 8008fc4:	1c43      	adds	r3, r0, #1
 8008fc6:	d102      	bne.n	8008fce <_sbrk_r+0x1a>
 8008fc8:	682b      	ldr	r3, [r5, #0]
 8008fca:	b103      	cbz	r3, 8008fce <_sbrk_r+0x1a>
 8008fcc:	6023      	str	r3, [r4, #0]
 8008fce:	bd38      	pop	{r3, r4, r5, pc}
 8008fd0:	20006e50 	.word	0x20006e50

08008fd4 <_realloc_r>:
 8008fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd8:	4680      	mov	r8, r0
 8008fda:	4614      	mov	r4, r2
 8008fdc:	460e      	mov	r6, r1
 8008fde:	b921      	cbnz	r1, 8008fea <_realloc_r+0x16>
 8008fe0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe4:	4611      	mov	r1, r2
 8008fe6:	f7ff bc57 	b.w	8008898 <_malloc_r>
 8008fea:	b92a      	cbnz	r2, 8008ff8 <_realloc_r+0x24>
 8008fec:	f7ff fbe8 	bl	80087c0 <_free_r>
 8008ff0:	4625      	mov	r5, r4
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ff8:	f000 f81b 	bl	8009032 <_malloc_usable_size_r>
 8008ffc:	4284      	cmp	r4, r0
 8008ffe:	4607      	mov	r7, r0
 8009000:	d802      	bhi.n	8009008 <_realloc_r+0x34>
 8009002:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009006:	d812      	bhi.n	800902e <_realloc_r+0x5a>
 8009008:	4621      	mov	r1, r4
 800900a:	4640      	mov	r0, r8
 800900c:	f7ff fc44 	bl	8008898 <_malloc_r>
 8009010:	4605      	mov	r5, r0
 8009012:	2800      	cmp	r0, #0
 8009014:	d0ed      	beq.n	8008ff2 <_realloc_r+0x1e>
 8009016:	42bc      	cmp	r4, r7
 8009018:	4622      	mov	r2, r4
 800901a:	4631      	mov	r1, r6
 800901c:	bf28      	it	cs
 800901e:	463a      	movcs	r2, r7
 8009020:	f7ff fbc0 	bl	80087a4 <memcpy>
 8009024:	4631      	mov	r1, r6
 8009026:	4640      	mov	r0, r8
 8009028:	f7ff fbca 	bl	80087c0 <_free_r>
 800902c:	e7e1      	b.n	8008ff2 <_realloc_r+0x1e>
 800902e:	4635      	mov	r5, r6
 8009030:	e7df      	b.n	8008ff2 <_realloc_r+0x1e>

08009032 <_malloc_usable_size_r>:
 8009032:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009036:	1f18      	subs	r0, r3, #4
 8009038:	2b00      	cmp	r3, #0
 800903a:	bfbc      	itt	lt
 800903c:	580b      	ldrlt	r3, [r1, r0]
 800903e:	18c0      	addlt	r0, r0, r3
 8009040:	4770      	bx	lr
	...

08009044 <_init>:
 8009044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009046:	bf00      	nop
 8009048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800904a:	bc08      	pop	{r3}
 800904c:	469e      	mov	lr, r3
 800904e:	4770      	bx	lr

08009050 <_fini>:
 8009050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009052:	bf00      	nop
 8009054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009056:	bc08      	pop	{r3}
 8009058:	469e      	mov	lr, r3
 800905a:	4770      	bx	lr
