<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MachineSink.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;20.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">MachineSink.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="DenseSet_8h_source.html">llvm/ADT/DenseSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DepthFirstIterator_8h_source.html">llvm/ADT/DepthFirstIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MapVector_8h_source.html">llvm/ADT/MapVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PointerIntPair_8h_source.html">llvm/ADT/PointerIntPair.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PostOrderIterator_8h_source.html">llvm/ADT/PostOrderIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SetVector_8h_source.html">llvm/ADT/SetVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Analysis_2CFG_8h_source.html">llvm/Analysis/CFG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBlockFrequencyInfo_8h_source.html">llvm/CodeGen/MachineBlockFrequencyInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBranchProbabilityInfo_8h_source.html">llvm/CodeGen/MachineBranchProbabilityInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineCycleAnalysis_8h_source.html">llvm/CodeGen/MachineCycleAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachinePostDominators_8h_source.html">llvm/CodeGen/MachinePostDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterPressure_8h_source.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IR_2BasicBlock_8h_source.html">llvm/IR/BasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugInfoMetadata_8h_source.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVMContext_8h_source.html">llvm/IR/LLVMContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BranchProbability_8h_source.html">llvm/Support/BranchProbability.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div>
<p><a href="MachineSink_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;machine-sink&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a1f5758149387a098afa23bf386888618" id="r_a1f5758149387a098afa23bf386888618"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f5758149387a098afa23bf386888618">MIRegs</a> = std::pair&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>, 2&gt;&gt;</td></tr>
<tr class="separator:a1f5758149387a098afa23bf386888618"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3d1eec7baf4531f508771c495a4b07b3" id="r_a3d1eec7baf4531f508771c495a4b07b3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d1eec7baf4531f508771c495a4b07b3">STATISTIC</a> (NumSunk, &quot;Number of machine <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> sunk&quot;)</td></tr>
<tr class="separator:a3d1eec7baf4531f508771c495a4b07b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73fca6bc11b2eeecbad426a56359ceb" id="r_aa73fca6bc11b2eeecbad426a56359ceb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa73fca6bc11b2eeecbad426a56359ceb">STATISTIC</a> (NumCycleSunk, &quot;Number of machine <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> sunk into a cycle&quot;)</td></tr>
<tr class="separator:aa73fca6bc11b2eeecbad426a56359ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b2bd388e695f08c38030c6892a183b" id="r_ac0b2bd388e695f08c38030c6892a183b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0b2bd388e695f08c38030c6892a183b">STATISTIC</a> (NumSplit, &quot;Number of critical edges split&quot;)</td></tr>
<tr class="separator:ac0b2bd388e695f08c38030c6892a183b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5a26098d540497ef0e5df892f774ba" id="r_a0e5a26098d540497ef0e5df892f774ba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e5a26098d540497ef0e5df892f774ba">STATISTIC</a> (NumCoalesces, &quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> coalesced&quot;)</td></tr>
<tr class="separator:a0e5a26098d540497ef0e5df892f774ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a52f2b42a1961a70cd0a2a12e5ad278" id="r_a2a52f2b42a1961a70cd0a2a12e5ad278"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a52f2b42a1961a70cd0a2a12e5ad278">STATISTIC</a> (NumPostRACopySink, &quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> sunk after RA&quot;)</td></tr>
<tr class="separator:a2a52f2b42a1961a70cd0a2a12e5ad278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ecbf0fad9948bab3c145b46cbf244f4" id="r_a8ecbf0fad9948bab3c145b46cbf244f4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ecbf0fad9948bab3c145b46cbf244f4">INITIALIZE_PASS_BEGIN</a> (MachineSinking, <a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;Machine code sinking&quot;, false, false) <a class="el" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(MachineSinking</td></tr>
<tr class="separator:a8ecbf0fad9948bab3c145b46cbf244f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854df6024334d02ea223f70a543940fc" id="r_a854df6024334d02ea223f70a543940fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code static false <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a854df6024334d02ea223f70a543940fc">blockPrologueInterferes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> <a class="el" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a854df6024334d02ea223f70a543940fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a target defined block prologue instruction interferes with a sink candidate.  <br /></td></tr>
<tr class="separator:a854df6024334d02ea223f70a543940fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304f762123a019d38d531483c00c796b" id="r_a304f762123a019d38d531483c00c796b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a304f762123a019d38d531483c00c796b">mayLoadFromGOTOrConstantPool</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a304f762123a019d38d531483c00c796b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine instruction loads from global offset table or constant pool.  <br /></td></tr>
<tr class="separator:a304f762123a019d38d531483c00c796b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316803c463af8ba2c38182332fb3c8a4" id="r_a316803c463af8ba2c38182332fb3c8a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a316803c463af8ba2c38182332fb3c8a4">SinkingPreventsImplicitNullCheck</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a316803c463af8ba2c38182332fb3c8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if MI is likely to be usable as a memory operation by the implicit null check optimization.  <br /></td></tr>
<tr class="separator:a316803c463af8ba2c38182332fb3c8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07fa640d6b044c04371e8cc8bde6a02" id="r_ab07fa640d6b044c04371e8cc8bde6a02"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab07fa640d6b044c04371e8cc8bde6a02">attemptDebugCopyProp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SinkInst, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DbgMI, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:ab07fa640d6b044c04371e8cc8bde6a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the sunk instruction is a copy, try to forward the copy instead of leaving an 'undef' DBG_VALUE in the original location.  <br /></td></tr>
<tr class="separator:ab07fa640d6b044c04371e8cc8bde6a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e64ed92fc7b343fa59c28105e16b794" id="r_a1e64ed92fc7b343fa59c28105e16b794"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e64ed92fc7b343fa59c28105e16b794">performSink</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;SuccToSinkTo, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="#a1f5758149387a098afa23bf386888618">MIRegs</a> &gt; DbgValuesToSink)</td></tr>
<tr class="memdesc:a1e64ed92fc7b343fa59c28105e16b794"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sink an instruction and its associated debug instructions.  <br /></td></tr>
<tr class="separator:a1e64ed92fc7b343fa59c28105e16b794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a94d15096ac1fd1fd21d1af9187761" id="r_aa1a94d15096ac1fd1fd21d1af9187761"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1a94d15096ac1fd1fd21d1af9187761">INITIALIZE_PASS</a> (PostRAMachineSinking, &quot;postra-machine-sink&quot;, &quot;PostRA <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> Sink&quot;, false, false) static <a class="el" href="classbool.html">bool</a> aliasWithRegsInLiveIn(<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></td></tr>
<tr class="separator:aa1a94d15096ac1fd1fd21d1af9187761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074843b524f0a9bfd420219cd3cb10cd" id="r_a074843b524f0a9bfd420219cd3cb10cd"><td class="memItemLeft" align="right" valign="top">LiveInRegUnits&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a074843b524f0a9bfd420219cd3cb10cd">addLiveIns</a> (<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="separator:a074843b524f0a9bfd420219cd3cb10cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cc6a0e0895fa564ee013923209aa85" id="r_a40cc6a0e0895fa564ee013923209aa85"><td class="memItemLeft" align="right" valign="top">return !LiveInRegUnits&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40cc6a0e0895fa564ee013923209aa85">available</a> (<a class="el" href="#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a40cc6a0e0895fa564ee013923209aa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8fc7aec1c211309bcfdadf5471efc5" id="r_acf8fc7aec1c211309bcfdadf5471efc5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf8fc7aec1c211309bcfdadf5471efc5">getSingleLiveInSuccBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;SinkableBBs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:acf8fc7aec1c211309bcfdadf5471efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760cd0801dd2ecf5d8951c3c1db40ca8" id="r_a760cd0801dd2ecf5d8951c3c1db40ca8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a760cd0801dd2ecf5d8951c3c1db40ca8">getSingleLiveInSuccBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;SinkableBBs, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; DefedRegsInCopy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a760cd0801dd2ecf5d8951c3c1db40ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084d504a7f8b42657e1c910ba098ad94" id="r_a084d504a7f8b42657e1c910ba098ad94"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a084d504a7f8b42657e1c910ba098ad94">clearKillFlags</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a084d504a7f8b42657e1c910ba098ad94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1da13a967ff01e9076c55b0b6d158c" id="r_a6c1da13a967ff01e9076c55b0b6d158c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c1da13a967ff01e9076c55b0b6d158c">updateLiveIn</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SuccBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;DefedRegsInCopy)</td></tr>
<tr class="separator:a6c1da13a967ff01e9076c55b0b6d158c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5523ffd2d5ced60566f3493c2b48e0e3" id="r_a5523ffd2d5ced60566f3493c2b48e0e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5523ffd2d5ced60566f3493c2b48e0e3">hasRegisterDependency</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;DefedRegsInCopy, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;ModifiedRegUnits, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits)</td></tr>
<tr class="separator:a5523ffd2d5ced60566f3493c2b48e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a222c2bec99b5fc7d68f675248e085cd2" id="r_a222c2bec99b5fc7d68f675248e085cd2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a222c2bec99b5fc7d68f675248e085cd2">SplitEdges</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-split&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Split critical edges during machine sinking&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a222c2bec99b5fc7d68f675248e085cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a57b53e1029a66423f1c8beeee72b8" id="r_ae8a57b53e1029a66423f1c8beeee72b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8a57b53e1029a66423f1c8beeee72b8">UseBlockFreqInfo</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-bfi&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> frequency <a class="el" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a> to find successors to sink&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden)</td></tr>
<tr class="separator:ae8a57b53e1029a66423f1c8beeee72b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e692ddc4d0481e2ca501d7600f8b328" id="r_a9e692ddc4d0481e2ca501d7600f8b328"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e692ddc4d0481e2ca501d7600f8b328">SplitEdgeProbabilityThreshold</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-split-probability-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Percentage threshold <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> splitting single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;), cl::init(40), cl::Hidden)</td></tr>
<tr class="separator:a9e692ddc4d0481e2ca501d7600f8b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001e53bb2ff322656f27e267f2409a06" id="r_a001e53bb2ff322656f27e267f2409a06"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a001e53bb2ff322656f27e267f2409a06">SinkLoadInstsPerBlockThreshold</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-instrs-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> a <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> <a class="el" href="PassBuilderBindings_8cpp.html#acdfbcf188e2d4a80837e89de2ccdffab">if</a> there is a in-path &quot; &quot;<a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> whose instruction number is higher than this threshold.&quot;), cl::init(2000), cl::Hidden)</td></tr>
<tr class="separator:a001e53bb2ff322656f27e267f2409a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341405fd2cb2dfad3d03b4f76b1a577b" id="r_a341405fd2cb2dfad3d03b4f76b1a577b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a341405fd2cb2dfad3d03b4f76b1a577b">SinkLoadBlocksThreshold</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-<a class="el" href="BasicBlockSections_8cpp.html#a6b480a971048f2d9cc342c18046d7774">blocks</a>-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> a <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> <a class="el" href="PassBuilderBindings_8cpp.html#acdfbcf188e2d4a80837e89de2ccdffab">if</a> the <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> number in &quot; &quot;the straight line is higher than this threshold.&quot;), cl::init(20), cl::Hidden)</td></tr>
<tr class="separator:a341405fd2cb2dfad3d03b4f76b1a577b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ac72ad86d97fe56d3ef6668df30680" id="r_a33ac72ad86d97fe56d3ef6668df30680"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33ac72ad86d97fe56d3ef6668df30680">SinkInstsIntoCycle</a> (&quot;sink-insts-to-avoid-spills&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sink <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> into <a class="el" href="CycleAnalysis_8cpp.html#a968180fa98b53ba785e083f42d6b7ab5">cycles</a> to avoid &quot; &quot;register spills&quot;), cl::init(false), cl::Hidden)</td></tr>
<tr class="separator:a33ac72ad86d97fe56d3ef6668df30680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad690aef6098aa5a13259c58484488cf1" id="r_ad690aef6098aa5a13259c58484488cf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad690aef6098aa5a13259c58484488cf1">SinkIntoCycleLimit</a> (&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-cycle-limit&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;The maximum number of <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> considered <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> cycle sinking.&quot;), cl::init(50), cl::Hidden)</td></tr>
<tr class="separator:ad690aef6098aa5a13259c58484488cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58" id="r_a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b48f4c83665c4a2ece4938ffc9ffbcd" id="r_a3b48f4c83665c4a2ece4938ffc9ffbcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a></td></tr>
<tr class="separator:a3b48f4c83665c4a2ece4938ffc9ffbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1b68e45590816c3156869e7915c269" id="r_add1b68e45590816c3156869e7915c269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add1b68e45590816c3156869e7915c269">false</a></td></tr>
<tr class="separator:add1b68e45590816c3156869e7915c269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359e1ff26f6d466d927a61aae45b05c3" id="r_a359e1ff26f6d466d927a61aae45b05c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a359e1ff26f6d466d927a61aae45b05c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f36ed1bc17fc1aa97fe291c439a0698" id="r_a0f36ed1bc17fc1aa97fe291c439a0698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></td></tr>
<tr class="separator:a0f36ed1bc17fc1aa97fe291c439a0698"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;machine-sink&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00065">65</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a1f5758149387a098afa23bf386888618" name="a1f5758149387a098afa23bf386888618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5758149387a098afa23bf386888618">&#9670;&#160;</a></span>MIRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="#a1f5758149387a098afa23bf386888618">MIRegs</a> = std::pair&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>, 2&gt;&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01434">1434</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a074843b524f0a9bfd420219cd3cb10cd" name="a074843b524f0a9bfd420219cd3cb10cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074843b524f0a9bfd420219cd3cb10cd">&#9670;&#160;</a></span>addLiveIns()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LiveInRegUnits addLiveIns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab07fa640d6b044c04371e8cc8bde6a02" name="ab07fa640d6b044c04371e8cc8bde6a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07fa640d6b044c04371e8cc8bde6a02">&#9670;&#160;</a></span>attemptDebugCopyProp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> attemptDebugCopyProp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SinkInst</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DbgMI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the sunk instruction is a copy, try to forward the copy instead of leaving an 'undef' DBG_VALUE in the original location. </p>
<p>Don't do this if there's any subregister weirdness involved. Returns true if copy propagation occurred. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01384">1384</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00610">llvm::MachineInstr::getDebugOperandsForReg()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00747">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00723">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00713">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineSink_8cpp_source.html#l01436">performSink()</a>.</p>

</div>
</div>
<a id="a40cc6a0e0895fa564ee013923209aa85" name="a40cc6a0e0895fa564ee013923209aa85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40cc6a0e0895fa564ee013923209aa85">&#9670;&#160;</a></span>available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return !LiveInRegUnits available </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a854df6024334d02ea223f70a543940fc" name="a854df6024334d02ea223f70a543940fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854df6024334d02ea223f70a543940fc">&#9670;&#160;</a></span>blockPrologueInterferes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code static false <a class="el" href="classbool.html">bool</a> blockPrologueInterferes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>BB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a></td>          <td class="paramname"><span class="paramname"><em>End</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if a target defined block prologue instruction interferes with a sink candidate. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00296">296</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELF__riscv_8cpp_source.html#l00480">End</a>.</p>

</div>
</div>
<a id="a084d504a7f8b42657e1c910ba098ad94" name="a084d504a7f8b42657e1c910ba098ad94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084d504a7f8b42657e1c910ba098ad94">&#9670;&#160;</a></span>clearKillFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CurBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>UsedOpsInCopy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsedRegUnits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01976">1976</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="iterator__range_8h_source.html#l00076">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01927">TRI</a>.</p>

</div>
</div>
<a id="a760cd0801dd2ecf5d8951c3c1db40ca8" name="a760cd0801dd2ecf5d8951c3c1db40ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760cd0801dd2ecf5d8951c3c1db40ca8">&#9670;&#160;</a></span>getSingleLiveInSuccBB() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * getSingleLiveInSuccBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CurBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SinkableBBs</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>DefedRegsInCopy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01961">1961</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01934">getSingleLiveInSuccBB()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01927">TRI</a>.</p>

</div>
</div>
<a id="acf8fc7aec1c211309bcfdadf5471efc5" name="acf8fc7aec1c211309bcfdadf5471efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8fc7aec1c211309bcfdadf5471efc5">&#9670;&#160;</a></span>getSingleLiveInSuccBB() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * getSingleLiveInSuccBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CurBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SinkableBBs</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01934">1934</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallPtrSet_8h_source.html#l00435">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00443">llvm::MachineBasicBlock::successors()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01927">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineSink_8cpp_source.html#l01961">getSingleLiveInSuccBB()</a>.</p>

</div>
</div>
<a id="a5523ffd2d5ced60566f3493c2b48e0e3" name="a5523ffd2d5ced60566f3493c2b48e0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5523ffd2d5ced60566f3493c2b48e0e3">&#9670;&#160;</a></span>hasRegisterDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasRegisterDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>UsedOpsInCopy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>DefedRegsInCopy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ModifiedRegUnits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsedRegUnits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l02009">2009</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isUse()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="SmallVector_8h_source.html#l00413">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="aa1a94d15096ac1fd1fd21d1af9187761" name="aa1a94d15096ac1fd1fd21d1af9187761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a94d15096ac1fd1fd21d1af9187761">&#9670;&#160;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">PostRAMachineSinking</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;postra-machine-sink&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;PostRA <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> Sink&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;) &amp;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ecbf0fad9948bab3c145b46cbf244f4" name="a8ecbf0fad9948bab3c145b46cbf244f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ecbf0fad9948bab3c145b46cbf244f4">&#9670;&#160;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">MachineSinking</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Machine code sinking&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a304f762123a019d38d531483c00c796b" name="a304f762123a019d38d531483c00c796b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304f762123a019d38d531483c00c796b">&#9670;&#160;</a></span>mayLoadFromGOTOrConstantPool()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> mayLoadFromGOTOrConstantPool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this machine instruction loads from global offset table or constant pool. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00659">659</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a1e64ed92fc7b343fa59c28105e16b794" name="a1e64ed92fc7b343fa59c28105e16b794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e64ed92fc7b343fa59c28105e16b794">&#9670;&#160;</a></span>performSink()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void performSink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SuccToSinkTo</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertPos</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="#a1f5758149387a098afa23bf386888618">MIRegs</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>DbgValuesToSink</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sink an instruction and its associated debug instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01436">1436</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01384">attemptDebugCopyProp()</a>, <a class="el" href="namespacellvm_1_1dwarf__linker.html#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">llvm::dwarf_linker::DebugLoc</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00326">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l00121">llvm::DILocation::getMergedLocation()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00747">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00599">llvm::MachineInstr::hasDebugOperandForReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01454">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01981">llvm::MachineInstr::setDebugValueUndef()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l01107">llvm::MachineBasicBlock::splice()</a>.</p>

</div>
</div>
<a id="a316803c463af8ba2c38182332fb3c8a4" name="a316803c463af8ba2c38182332fb3c8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316803c463af8ba2c38182332fb3c8a4">&#9670;&#160;</a></span>SinkingPreventsImplicitNullCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> SinkingPreventsImplicitNullCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if MI is likely to be usable as a memory operation by the implicit null check optimization. </p>
<p>This is a "best effort" heuristic, and should not be relied upon for correctness. This returning true does not guarantee that the implicit null check optimization is legal over MI, and this returning false does not guarantee MI cannot possibly be used to do a null check. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01339">1339</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00404">llvm::MachineBasicBlock::pred_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00416">llvm::MachineBasicBlock::pred_size()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01927">TRI</a>.</p>

</div>
</div>
<a id="a0e5a26098d540497ef0e5df892f774ba" name="a0e5a26098d540497ef0e5df892f774ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5a26098d540497ef0e5df892f774ba">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCoalesces</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> coalesced&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa73fca6bc11b2eeecbad426a56359ceb" name="aa73fca6bc11b2eeecbad426a56359ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73fca6bc11b2eeecbad426a56359ceb">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCycleSunk</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of machine <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> sunk into a cycle&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a52f2b42a1961a70cd0a2a12e5ad278" name="a2a52f2b42a1961a70cd0a2a12e5ad278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a52f2b42a1961a70cd0a2a12e5ad278">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumPostRACopySink</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> sunk after RA&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01927">TRI</a>.</p>

</div>
</div>
<a id="ac0b2bd388e695f08c38030c6892a183b" name="ac0b2bd388e695f08c38030c6892a183b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b2bd388e695f08c38030c6892a183b">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumSplit</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of critical edges split&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1eec7baf4531f508771c495a4b07b3" name="a3d1eec7baf4531f508771c495a4b07b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1eec7baf4531f508771c495a4b07b3">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumSunk</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of machine <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> sunk&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c1da13a967ff01e9076c55b0b6d158c" name="a6c1da13a967ff01e9076c55b0b6d158c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1da13a967ff01e9076c55b0b6d158c">&#9670;&#160;</a></span>updateLiveIn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void updateLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>SuccBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>UsedOpsInCopy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>DefedRegsInCopy</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01996">1996</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00455">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00128">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00713">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00598">llvm::MachineBasicBlock::removeLiveIn()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00622">llvm::MachineBasicBlock::sortUniqueLiveIns()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01927">TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58" name="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00291">291</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="add1b68e45590816c3156869e7915c269" name="add1b68e45590816c3156869e7915c269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1b68e45590816c3156869e7915c269">&#9670;&#160;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00292">292</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="a359e1ff26f6d466d927a61aae45b05c3" name="a359e1ff26f6d466d927a61aae45b05c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359e1ff26f6d466d927a61aae45b05c3">&#9670;&#160;</a></span>Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> Reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01926">1926</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00042">addConstantsToTrack()</a>, <a class="el" href="DwarfDebug_8h_source.html#l00180">llvm::Loc::EntryValue::addExpr()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00249">llvm::FunctionLoweringInfo::AddLiveOutRegInfo()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00083">llvm::LivePhysRegs::addReg()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00313">llvm::M68kInstrInfo::AddSExt()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00632">addToFwdRegWorklist()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00487">llvm::GCNDownwardRPTracker::advanceToNext()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00349">llvm::CCState::AllocateReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00390">llvm::CCState::AllocateReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00330">llvm::CCState::AllocateReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00338">llvm::CCState::AllocateReg()</a>, <a class="el" href="RISCVCallingConv_8cpp_source.html#l00243">allocateRVVReg()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01224">llvm::analyzeArguments()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01317">llvm::analyzeReturnValues()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02180">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03918">llvm::AArch64FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00163">llvm::SystemZELFFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00965">llvm::SystemZXPLINKFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="RegisterScavenging_8h_source.html#l00070">llvm::RegScavenger::assignRegToScavengingIndex()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00728">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00437">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05403">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00615">llvm::SPIRVGlobalRegistry::buildGlobalVariable()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01513">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02244">canSpillOnFrameIndexAccess()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l04772">CC_LoongArch()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02952">CC_MipsO32()</a>, <a class="el" href="RISCVCallingConv_8cpp_source.html#l00287">llvm::CC_RISCV()</a>, <a class="el" href="SystemZCallingConv_8h_source.html#l00094">llvm::CC_SystemZ_I128Indirect()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00273">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00700">llvm::SIMachineFunctionInfo::checkFlag()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00111">CheckForPhysRegDependency()</a>, <a class="el" href="aarch32_8cpp_source.html#l00353">llvm::jitlink::aarch32::checkRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">llvm::MachineRegisterInfo::cloneVirtualRegister()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l02107">CMSEPopCalleeSaves()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l02045">CMSEPushCalleeSaves()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00258">collectVirtualRegUses()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00108">llvm::constrainOperandRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02009">constrainRegToBank()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00046">llvm::constrainRegToClass()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00318">llvm::MIRPrinter::convert()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00404">llvm::MIRPrinter::convertStackObjects()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00042">llvm::Thumb1InstrInfo::copyPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00330">llvm::RISCVInstrInfo::copyPhysRegVector()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00194">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">llvm::MachineRegisterInfo::createIncompleteVirtualRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00644">llvm::createMemLibcall()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00323">createNewIdReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00837">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00098">llvm::mca::MCAOperand::createReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00066">llvm::ShapeT::deduceImm()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03664">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00611">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="XtensaRegisterInfo_8cpp_source.html#l00061">llvm::XtensaRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l01159">emitDebugValueComment()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00594">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00500">llvm::Thumb1FrameLowering::emitEpilogue()</a>, <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l01189">LiveDebugValues::MLocTracker::emitLoc()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00733">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00608">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00147">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00335">llvm::M68kFrameLowering::emitSPUpdate()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00185">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00071">llvm::ModuloScheduleExpander::expand()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00351">llvm::M68kInstrInfo::ExpandMOVI()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00075">findFirstFreeSGPR()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01103">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01068">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00049">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00128">findSurvivorBackwards()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00612">findTemporariesForLR()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00101">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00034">findUnusedRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03308">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03527">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03314">llvm::ARMBaseInstrInfo::foldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05923">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01191">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l12602">FollowCopyChain()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l08239">forceReg()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01173">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00129">llvm::getBRegFromDReg()</a>, <a class="el" href="RegAllocGreedy_8h_source.html#l00106">llvm::RAGreedy::ExtraRegInfo::getCascade()</a>, <a class="el" href="SIProgramInfo_8cpp_source.html#l00078">getComputePGMRSrc1Reg()</a>, <a class="el" href="SIProgramInfo_8cpp_source.html#l00136">getComputePGMRSrc2Reg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04600">llvm::X86InstrInfo::getConstValDefinedInReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00805">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="PPCRegisterInfo_8h_source.html#l00026">llvm::getCRFromCRBit()</a>, <a class="el" href="MachineInstr_8h_source.html#l00610">llvm::MachineInstr::getDebugOperandsForReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00617">llvm::MachineInstr::getDebugOperandsForReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00451">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00168">llvm::getDRegFromBReg()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00062">llvm::MipsFunctionInfo::getEhDataRegFI()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00131">llvm::SystemZMC::getFirstReg()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00070">llvm::AggressiveAntiDepState::GetGroup()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00078">llvm::AggressiveAntiDepState::GetGroupRegs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l10261">getIndVarInfo()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00074">llvm::MipsFunctionInfo::getISRRegFI()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00230">llvm::FunctionLoweringInfo::GetLiveOutRegInfo()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00417">llvm::FunctionLoweringInfo::GetLiveOutRegInfo()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00286">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00315">llvm::getLiveRegs()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00530">getMappedReg()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00248">getMax32BitSubRegister()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00268">getMaxCalleeSavedReg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02290">llvm::AMDGPU::getMCReg()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00103">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01505">getNextVectorRegister()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00985">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVType()</a>, <a class="el" href="SIProgramInfo_8cpp_source.html#l00099">getPGMRSrc1Reg()</a>, <a class="el" href="AVRInstPrinter_8cpp_source.html#l00089">llvm::AVRInstPrinter::getPrettyRegisterName()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00678">llvm::SIMachineFunctionInfo::getPrologEpilogSGPRSaveRestoreInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02273">llvm::RegisterSDNode::getReg()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00808">llvm::RISCVRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00419">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l01084">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00681">llvm::MachineRegisterInfo::getRegBankOrNull()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00672">llvm::MachineRegisterInfo::getRegClassOrNull()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00689">llvm::MachineRegisterInfo::getRegClassOrRegBank()</a>, <a class="el" href="FastISel_8cpp_source.html#l00239">llvm::FastISel::getRegForValue()</a>, <a class="el" href="SPIRVModuleAnalysis_8h_source.html#l00178">llvm::SPIRV::ModuleAnalysisInfo::getRegisterAlias()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l02814">llvm::AVRTargetLowering::getRegisterByName()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00268">llvm::HexagonTargetLowering::getRegisterByName()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00213">llvm::LanaiTargetLowering::getRegisterByName()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l06074">llvm::LoongArchTargetLowering::getRegisterByName()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l04825">llvm::MipsTargetLowering::getRegisterByName()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l17327">llvm::PPCTargetLowering::getRegisterByName()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l21637">llvm::RISCVTargetLowering::getRegisterByName()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04301">llvm::SITargetLowering::getRegisterByName()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01145">llvm::SparcTargetLowering::getRegisterByName()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01396">llvm::SystemZTargetLowering::getRegisterByName()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00556">llvm::VETargetLowering::getRegisterByName()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27632">llvm::X86TargetLowering::getRegisterByName()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00120">llvm::PPC::getRegNumForOperand()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00849">llvm::SystemZELFFrameLowering::getRegSpillOffset()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02784">getRegularRegInfo()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00122">llvm::M68kRegisterInfo::getReservedRegs()</a>, <a class="el" href="NVPTXRegisterInfo_8cpp_source.html#l00102">llvm::NVPTXRegisterInfo::getReservedRegs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00648">llvm::SIMachineFunctionInfo::getScratchSGPRCopyDstReg()</a>, <a class="el" href="RegAllocGreedy_8h_source.html#l00084">llvm::RAGreedy::ExtraRegInfo::getStage()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01456">getTestBitReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00771">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00114">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00030">llvm::getWRegFromXReg()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00070">llvm::getXRegFromWReg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05734">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01760">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="MachineInstr_8h_source.html#l00599">llvm::MachineInstr::hasDebugOperandForReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00641">llvm::SIMachineFunctionInfo::hasPrologEpilogSGPRSpillEntry()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00447">llvm::MIRParserImpl::initializeCallSiteInfo()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00786">llvm::MIRParserImpl::initializeFrameInfo()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00069">llvm::AArch64_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00223">llvm::ARM_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00168">llvm::X86_MC::initLLVMToSEHAndCVRegMapping()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01235">llvm::PPCFrameLowering::inlineStackProbe()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01352">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00260">llvm::AArch64InstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01365">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00292">insertSEH()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00162">InsertSPConstInst()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">llvm::MachineRegisterInfo::insertVRegByName()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00654">interpretValues()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00268">llvm::FunctionLoweringInfo::InvalidatePHILiveOutRegInfo()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00612">llvm::AArch64RegisterInfo::isArgumentRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01541">llvm::MachineInstr::isConstantValuePHI()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00616">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00725">llvm::LanaiInstrInfo::isLoadFromStackSlotPostFE()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00704">llvm::X86InstrInfo::isLoadFromStackSlotPostFE()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00521">llvm::AArch64RegisterInfo::isReservedReg()</a>, <a class="el" href="SparcRegisterInfo_8cpp_source.html#l00109">llvm::SparcRegisterInfo::isReservedReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00739">llvm::X86InstrInfo::isStoreToStackSlotPostFE()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00526">llvm::AArch64RegisterInfo::isStrictlyReservedReg()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00104">llvm::AggressiveAntiDepState::LeaveGroup()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00321">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00588">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01874">lookupSysReg()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00708">llvm::SelectionDAGBuilder::LowerAsSTATEPOINT()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01042">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00999">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00954">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00792">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l01014">llvm::SelectionDAGBuilder::LowerStatepoint()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l02375">llvm::SPIRV::mapBuiltinToOpcode()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06296">llvm::CombinerHelper::matchAddSubSameReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02960">llvm::CombinerHelper::matchCombineInsertVecElts()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03783">matchLoadAndBytePosition()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01526">needToReserveScavengingSpillSlots()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00189">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00101">llvm::CriticalAntiDepBreaker::Observe()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00936">llvm::MIRParserImpl::parseCalleeSavedRegister()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01632">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00639">llvm::MIRParserImpl::parseRegisterInfo()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02115">peekThroughBitcast()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00110">performCopyPropagation()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00079">llvm::LiveVariables::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00286">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01344">llvm::AArch64InstPrinter::printPredicateAsCounter()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00108">llvm::printReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02068">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00756">llvm::RegPressureTracker::recede()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00052">llvm::AArch64RegisterInfo::regNeedsCFI()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00789">llvm::MCRegisterInfo::regunits()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00162">llvm::LiveIntervals::removeInterval()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00598">llvm::MachineBasicBlock::removeLiveIn()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00092">llvm::LivePhysRegs::removeReg()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l06434">ReplaceCopyFromReg_128()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00628">llvm::GCNRegPressurePrinter::runOnMachineFunction()</a>, <a class="el" href="RemoveLoadsIntoFakeUses_8cpp_source.html#l00076">RemoveLoadsIntoFakeUses::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00296">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02142">llvm::RAGreedy::selectOrSplit()</a>, <a class="el" href="SystemZMachineFunctionInfo_8h_source.html#l00109">llvm::SystemZMachineFunctionInfo::setADAVirtualRegister()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00120">llvm::WebAssemblyFunctionInfo::setBasePointerVreg()</a>, <a class="el" href="RegAllocGreedy_8h_source.html#l00108">llvm::RAGreedy::ExtraRegInfo::setCascade()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00694">llvm::SIMachineFunctionInfo::setFlag()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00107">llvm::WebAssemblyFunctionInfo::setFrameBaseVreg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00936">llvm::SIMachineFunctionInfo::setFrameOffsetReg()</a>, <a class="el" href="CSKYMachineFunctionInfo_8h_source.html#l00044">llvm::CSKYMachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="M68kMachineFunction_8h_source.html#l00094">llvm::M68kMachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="SparcMachineFunctionInfo_8h_source.html#l00047">llvm::SparcMachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="VEMachineFunctionInfo_8h_source.html#l00042">llvm::VEMachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00235">llvm::X86MachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00946">llvm::SIMachineFunctionInfo::setLongBranchReservedReg()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00243">llvm::AArch64FunctionInfo::setPredicateRegForFillSpill()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00251">llvm::AArch64FunctionInfo::setPStateSMReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00063">llvm::MachineRegisterInfo::setRegBank()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">llvm::MachineRegisterInfo::setRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00699">llvm::MachineRegisterInfo::setRegClassOrRegBank()</a>, <a class="el" href="AMDGPUPALMetadata_8cpp_source.html#l00198">llvm::AMDGPUPALMetadata::setRegister()</a>, <a class="el" href="SPIRVModuleAnalysis_8h_source.html#l00174">llvm::SPIRV::ModuleAnalysisInfo::setRegisterAlias()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00927">llvm::SIMachineFunctionInfo::setScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00723">llvm::SIMachineFunctionInfo::setSGPRForEXECCopy()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00434">llvm::AArch64FunctionInfo::setSRetReturnReg()</a>, <a class="el" href="HexagonMachineFunctionInfo_8h_source.html#l00052">llvm::HexagonMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="LanaiMachineFunctionInfo_8h_source.html#l00049">llvm::LanaiMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="M68kMachineFunction_8h_source.html#l00103">llvm::M68kMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00037">llvm::MipsFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="MSP430MachineFunctionInfo_8h_source.html#l00055">llvm::MSP430MachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="SparcMachineFunctionInfo_8h_source.html#l00053">llvm::SparcMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00232">llvm::X86MachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00941">llvm::SIMachineFunctionInfo::setStackPtrOffsetReg()</a>, <a class="el" href="RegAllocGreedy_8h_source.html#l00130">llvm::RAGreedy::ExtraRegInfo::setStage()</a>, <a class="el" href="RegAllocGreedy_8h_source.html#l00090">llvm::RAGreedy::ExtraRegInfo::setStage()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00101">llvm::WebAssemblyFunctionInfo::setVarargBufferVreg()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01400">llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02955">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01396">spillVGPRtoAGPR()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00146">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00050">llvm::CriticalAntiDepBreaker::StartBlock()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02509">stripBitCast()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00763">llvm::MCRegisterInfo::subregs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00768">llvm::MCRegisterInfo::subregs_inclusive()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00773">llvm::MCRegisterInfo::superregs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00778">llvm::MCRegisterInfo::superregs_inclusive()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00227">toCallerWindow()</a>, <a class="el" href="MCWin64EH_8cpp_source.html#l01868">tryARMPackedUnwind()</a>, <a class="el" href="WebAssemblyDebugValueManager_8cpp_source.html#l00394">llvm::WebAssemblyDebugValueManager::updateReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l00363">llvm::FastISel::updateValueMap()</a>, <a class="el" href="X86CompressEVEX_8cpp_source.html#l00086">usesExtendedRegister()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00161">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a3b48f4c83665c4a2ece4938ffc9ffbcd" name="a3b48f4c83665c4a2ece4938ffc9ffbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b48f4c83665c4a2ece4938ffc9ffbcd">&#9670;&#160;</a></span>sinking</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> code sinking</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00292">292</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="a33ac72ad86d97fe56d3ef6668df30680" name="a33ac72ad86d97fe56d3ef6668df30680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ac72ad86d97fe56d3ef6668df30680">&#9670;&#160;</a></span>SinkInstsIntoCycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; SinkInstsIntoCycle(&quot;sink-insts-to-avoid-spills&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sink <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> into <a class="el" href="CycleAnalysis_8cpp.html#a968180fa98b53ba785e083f42d6b7ab5">cycles</a> to avoid &quot; &quot;register spills&quot;), cl::init(false), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;sink-insts-to-avoid-spills&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sink <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> into <a class="el" href="CycleAnalysis_8cpp.html#a968180fa98b53ba785e083f42d6b7ab5">cycles</a> to avoid &quot; &quot;register spills&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad690aef6098aa5a13259c58484488cf1" name="ad690aef6098aa5a13259c58484488cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad690aef6098aa5a13259c58484488cf1">&#9670;&#160;</a></span>SinkIntoCycleLimit</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; SinkIntoCycleLimit(&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-cycle-limit&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;The maximum number of <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> considered <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> cycle sinking.&quot;), cl::init(50), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-cycle-limit&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;The maximum number of <a class="el" href="AtomicExpandPass_8cpp.html#a1bcc06b1cb86bd0ea08f33323190bdaa">instructions</a> considered <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> cycle sinking.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(50)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a341405fd2cb2dfad3d03b4f76b1a577b" name="a341405fd2cb2dfad3d03b4f76b1a577b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a341405fd2cb2dfad3d03b4f76b1a577b">&#9670;&#160;</a></span>SinkLoadBlocksThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; SinkLoadBlocksThreshold(&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-<a class="el" href="BasicBlockSections_8cpp.html#a6b480a971048f2d9cc342c18046d7774">blocks</a>-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> a <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> <a class="el" href="PassBuilderBindings_8cpp.html#acdfbcf188e2d4a80837e89de2ccdffab">if</a> the <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> number in &quot; &quot;the straight line is higher than this threshold.&quot;), cl::init(20), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-<a class="el" href="BasicBlockSections_8cpp.html#a6b480a971048f2d9cc342c18046d7774">blocks</a>-threshold&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> a <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> <a class="el" href="PassBuilderBindings_8cpp.html#acdfbcf188e2d4a80837e89de2ccdffab">if</a> the <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> number in &quot; &quot;the straight line is higher than this threshold.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(20)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a001e53bb2ff322656f27e267f2409a06" name="a001e53bb2ff322656f27e267f2409a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001e53bb2ff322656f27e267f2409a06">&#9670;&#160;</a></span>SinkLoadInstsPerBlockThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; SinkLoadInstsPerBlockThreshold(&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-instrs-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> a <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> <a class="el" href="PassBuilderBindings_8cpp.html#acdfbcf188e2d4a80837e89de2ccdffab">if</a> there is a in-path &quot; &quot;<a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> whose instruction number is higher than this threshold.&quot;), cl::init(2000), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-instrs-threshold&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Do not try to find alias store <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> a <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> <a class="el" href="PassBuilderBindings_8cpp.html#acdfbcf188e2d4a80837e89de2ccdffab">if</a> there is a in-path &quot; &quot;<a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> whose instruction number is higher than this threshold.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(2000)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e692ddc4d0481e2ca501d7600f8b328" name="a9e692ddc4d0481e2ca501d7600f8b328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e692ddc4d0481e2ca501d7600f8b328">&#9670;&#160;</a></span>SplitEdgeProbabilityThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; SplitEdgeProbabilityThreshold(&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-split-probability-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Percentage threshold <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> splitting single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;), cl::init(40), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-split-probability-threshold&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Percentage threshold <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> splitting single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(40)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a222c2bec99b5fc7d68f675248e085cd2" name="a222c2bec99b5fc7d68f675248e085cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222c2bec99b5fc7d68f675248e085cd2">&#9670;&#160;</a></span>SplitEdges</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; SplitEdges(&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-split&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Split critical edges during machine sinking&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-split&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Split critical edges during machine sinking&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f36ed1bc17fc1aa97fe291c439a0698" name="a0f36ed1bc17fc1aa97fe291c439a0698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f36ed1bc17fc1aa97fe291c439a0698">&#9670;&#160;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* TRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <a class="code hl_class" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> LiveInRegUnits(*<a class="code hl_variable" href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01927">MachineSink.cpp:1927</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness.</div><div class="ttdef"><b>Definition</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01927">1927</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00047">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00323">llvm::AArch64Subtarget::AArch64Subtarget()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00047">llvm::LiveRegUnits::accumulateUsedDefed()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01580">llvm::DwarfCompileUnit::addAddress()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01605">llvm::DwarfCompileUnit::addComplexAddress()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00220">llvm::SIMachineFunctionInfo::addDispatchID()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00198">llvm::SIMachineFunctionInfo::addDispatchPtr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01107">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01924">addExclusiveRegPair()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00227">llvm::SIMachineFunctionInfo::addFlatScratchInit()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00240">llvm::SIMachineFunctionInfo::addImplicitBufferPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00212">llvm::SIMachineFunctionInfo::addKernargSegmentPtr()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00259">llvm::addLiveIns()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00100">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00257">llvm::DwarfExpression::addMachineRegExpression()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15194">llvm::SITargetLowering::AddMemOpInit()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00253">llvm::SIMachineFunctionInfo::addPreloadedKernArg()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00189">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00205">llvm::SIMachineFunctionInfo::addQueuePtr()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00083">llvm::LivePhysRegs::addReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00086">llvm::LiveRegUnits::addReg()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01807">addRegAndItsAliases()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00093">llvm::LiveRegUnits::addRegMasked()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00601">addRegsToSet()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00595">addRegUnits()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02283">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04794">AddSubReg()</a>, <a class="el" href="LiveVariables_8h_source.html#l00241">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00206">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l03013">AdjustBaseAndOffset()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15288">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="GCNSubtarget_8cpp_source.html#l00542">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00939">llvm::RegPressureTracker::advance()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00456">allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02443">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02508">llvm::SITargetLowering::allocatePreloadKernArgSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00467">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04002">llvm::X86InstrInfo::analyzeBranchPredicate()</a>, <a class="el" href="RISCVMakeCompressible_8cpp_source.html#l00288">analyzeCompressibleUses()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l10351">llvm::AArch64InstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00334">llvm::AnalyzePhysRegInBundle()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00308">llvm::AnalyzeVirtRegLanesInBundle()</a>, <a class="el" href="ImplicitNullChecks_8cpp_source.html#l00319">AnyAliasLiveIn()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00443">appendScalableVectorExpression()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00310">llvm::HexagonSubtarget::CallMutation::apply()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00463">applyBitsNotInRegMaskToRegUnitsMask()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01038">llvm::AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01331">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01101">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00088">llvm::LanaiInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05551">llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02806">llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00133">llvm::ARMRegisterBankInfo::ARMRegisterBankInfo()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01558">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00799">llvm::M68kFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02328">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00163">llvm::SystemZELFFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00965">llvm::SystemZXPLINKFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00160">llvm::TargetFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l01442">llvm::CodeViewDebug::beginFunctionImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05403">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07088">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00182">buildAnyextOrCopy()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05713">buildCallOperands()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l10674">llvm::X86InstrInfo::buildClearRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00157">buildEpilogRestore()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00177">buildGitPtr()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00134">buildPrologSpill()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00887">buildScratchExecCopy()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01034">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00042">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00456">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00496">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00116">canBeFeederToNewValueJump()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02892">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02856">canClobberReachingPhysRegUse()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01845">canCmpInstrBeRemoved()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00237">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01777">canInstrSubstituteCmpInstr()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01534">canRenameMOP()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01671">canRenameUntilSecondLoad()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01567">canRenameUpToDef()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01095">llvm::AArch64FrameLowering::canUseAsPrologue()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00129">CC_X86_64_VectorCall()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08446">llvm::AArch64TargetLowering::changeStreamingMode()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03071">checkAndUpdateCCRKill()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11823">checkAndUpdateCPSRKill()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35367">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00439">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01295">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00111">CheckForPhysRegDependency()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l16623">llvm::SITargetLowering::checkForPhysRegDependency()</a>, <a class="el" href="GCNVOPDUtils_8cpp_source.html#l00037">llvm::checkVOPDRegConstraints()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01976">clearKillFlags()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l10111">cloneInstr()</a>, <a class="el" href="RegisterCoalescer_8h_source.html#l00060">llvm::CoalescerPair::CoalescerPair()</a>, <a class="el" href="RegisterCoalescer_8h_source.html#l00064">llvm::CoalescerPair::CoalescerPair()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00567">llvm::RegisterOperands::collect()</a>, <a class="el" href="VarLocBasedImpl_8cpp_source.html#l02161">collectRegDefs()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02980">computeCalleeSaveRegisterPairs()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00428">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l04240">computeFPBPAlignmentGap()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04607">computeIndirectRegAndOffset()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02977">computeIndirectRegIndex()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00248">llvm::computeLiveIns()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00418">llvm::HexagonBlockRanges::computeLiveMap()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00274">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01630">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01268">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00965">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00339">llvm::MachineInstrBuilder::constrainAllUses()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00108">llvm::constrainOperandRegClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00155">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00931">consumesDstSelForwardingOperand()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00318">llvm::MIRPrinter::convert()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00640">convertArgumentInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00538">llvm::MIRPrinter::convertCallSiteObjects()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00391">llvm::MIRPrinter::convertEntryValueObjects()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00404">llvm::MIRPrinter::convertStackObjects()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04840">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00048">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04865">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00892">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00042">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01678">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00452">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00438">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00359">llvm::VEInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04293">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04813">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00330">llvm::RISCVInstrInfo::copyPhysRegVector()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00326">copyPhysSubRegs()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::create()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03145">llvm::createBURRListDAGScheduler()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05697">llvm::createCFAOffset()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02056">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05683">llvm::createDefCFA()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00470">createDefCFAExpression()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05649">createDefCFAExpression()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00500">createDefCFAOffset()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00157">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00072">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00059">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03173">llvm::createHybridListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03188">llvm::createILPListDAGScheduler()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00170">llvm::MipsFunctionInfo::createISRRegFI()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01827">llvm::createLoadClusterDAGMutation()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00041">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00577">llvm::ARMBaseInstrInfo::createMIROperandComment()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03041">llvm::RISCVInstrInfo::createMIROperandComment()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01734">llvm::TargetInstrInfo::createMIROperandComment()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l03068">createPostIncLoadStore()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03159">llvm::createSourceListDAGScheduler()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01836">llvm::createStoreClusterDAGMutation()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00703">createTuple()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02589">llvm::RISCVTargetLowering::decomposeSubvectorInsertExtractToSubRegs()</a>, <a class="el" href="MachineInstr_8h_source.html#l01515">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00952">llvm::MipsInstrInfo::describeLoadedValue()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01550">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l10065">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l10032">describeMOVrrLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09774">describeORRLoadedValue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03664">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02265">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00860">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01558">llvm::SIFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00230">llvm::SystemZELFFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00096">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01646">llvm::SIFrameLowering::determineCalleeSavesSGPR()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01487">llvm::SIFrameLowering::determinePrologEpilogSGPRSaves()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00611">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00996">llvm::AMDGPUCallLowering::doCallerAndCalleePassArgsTheSameWay()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00349">doesModifyCalleeSavedReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00126">llvm::PressureDiff::dump()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00066">llvm::RegisterBank::dump()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00095">llvm::RegisterPressure::dump()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00074">llvm::SDep::dump()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01548">dump_registers()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00680">llvm::TargetRegisterInfo::dumpReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00081">llvm::dumpRegSetPressure()</a>, <a class="el" href="VERegisterInfo_8cpp_source.html#l00482">llvm::VERegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01888">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01715">emitAlignedDPRCS2Spills()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00726">emitCalleeSavedRestores()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01007">llvm::SIFrameLowering::emitCSRSpillRestores()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00921">llvm::SIFrameLowering::emitCSRSpillStores()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l02635">llvm::DwarfDebug::emitDebugLocValue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01696">emitDefineCFAWithFP()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12610">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02175">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00594">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01227">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05734">emitFrameOffsetAdj()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04746">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04660">emitIndirectSrc()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11993">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04964">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37058">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04466">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06302">emitLoadScalarOpsFromVGPRLoop()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01730">llvm::AArch64FrameLowering::emitPrologue()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00078">llvm::CSKYFrameLowering::emitPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01075">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00058">emitSCSPrologue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l18793">emitVFROUND_NOEXCEPT_MASK()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l04635">emitVGSaveRestore()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02090">estimateRSStackSizeLimit()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00114">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01729">llvm::examineCFlagsUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09398">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09365">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="GIMatchTableExecutorImpl_8h_source.html#l00046">llvm::GIMatchTableExecutor::executeMatchTable()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00470">llvm::M68kInstrInfo::ExpandMOVSZX_RR()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00431">llvm::M68kInstrInfo::ExpandMOVX_RR()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06078">expandNOVLXLoad()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06100">expandNOVLXStore()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01688">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02100">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00877">llvm::VEInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06133">llvm::X86InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06063">expandXorFP()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00123">llvm::finalizeBundle()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00526">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15745">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l05504">FindAllMemoryUses()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l05429">FindAllMemoryUses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05601">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00137">findDeadCallerSavedReg()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01825">findHoistingInsertPosAndDeps()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01243">findIncDecAfter()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l01635">findNextInsertLocation()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01041">findRedundantFlagInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l01571">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01579">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01103">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l01545">llvm::MachineInstr::findRegisterUseOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01552">llvm::MachineInstr::findRegisterUseOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01054">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01759">findRenameRegForSameLdStRegPair()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01660">llvm::ARMTargetLowering::findRepresentativeClass()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01241">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="X86ISelLoweringCall_8cpp_source.html#l00503">llvm::X86TargetLowering::findRepresentativeClass()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01068">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00128">findSurvivorBackwards()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01224">findUseBetween()</a>, <a class="el" href="MVEVPTBlockPass_8cpp_source.html#l00065">findVCMPToFoldIntoVPST()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00276">firstCommonClass()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00634">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05923">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01191">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07398">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00277">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00924">forAllMIsUntilDef()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00080">foreachUnit()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00700">llvm::MipsInstrInfo::genInstrWithNewOpc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02846">llvm::AArch64InstrInfo::getAddrModeFromMemoryOp()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00104">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01728">llvm::MachineBasicBlock::getBeginClobberMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04132">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04155">getBundledUseMI()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00083">llvm::TargetFrameLowering::getCalleeSaves()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00202">getCopyRegClasses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05077">getCorrespondingDRegAndLane()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00310">GetCostForDef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03338">llvm::PPCInstrInfo::getDefMIPostRA()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00518">GetDSubRegs()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00195">getDwarfRegNum()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01734">llvm::MachineBasicBlock::getEndClobberMask()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00351">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05107">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00254">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00396">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00626">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00052">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00203">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00249">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00097">llvm::AVRRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00118">llvm::RegisterClassInfo::getLastCalleeSavedAlias()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l01064">getMaskForArgs()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00248">getMax32BitSubRegister()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00268">getMaxCalleeSavedReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01095">llvm::RegPressureTracker::getMaxUpwardPressureDelta()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07890">getMemcpyLoadsAndStores()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08093">getMemmoveLoadsAndStores()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02826">llvm::AArch64InstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00795">llvm::LanaiInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02838">llvm::PPCInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02675">llvm::RISCVInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00356">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01426">llvm::TargetInstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08218">getMemsetStores()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00103">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00201">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00199">getOperandSize()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l03126">llvm::MipsTargetLowering::getOpndList()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05877">llvm::ARMBaseInstrInfo::getOutliningCandidateInfo()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02899">llvm::RISCVInstrInfo::getOutliningCandidateInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06285">llvm::ARMBaseInstrInfo::getOutliningTypeImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02941">llvm::RISCVInstrInfo::getOutliningTypeImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05342">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06709">llvm::X86InstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l01084">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00084">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00114">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00048">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00094">llvm::X86InstrInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00945">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01011">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00982">llvm::MachineInstr::getRegClassConstraintEffectForVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00948">getRegClassesForCopy()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l16488">llvm::SITargetLowering::getRegClassFor()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l20456">llvm::ARMTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00256">llvm::BPFTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03604">llvm::HexagonTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00234">llvm::LanaiTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03009">llvm::M68kTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00395">llvm::MSP430TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l05319">llvm::NVPTXTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16988">llvm::PPCTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20333">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l15432">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03379">llvm::SparcTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01296">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l03059">llvm::VETargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l59547">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="XtensaISelLowering_8cpp_source.html#l00187">llvm::XtensaTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01145">llvm::SparcTargetLowering::getRegisterByName()</a>, <a class="el" href="MIParser_8cpp_source.html#l01407">getRegisterName()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00080">getRegistersForValue()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09649">getRegistersForValue()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00092">getRegisterSize()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00158">getRegOpRC()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00136">getRegTy()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00062">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00578">llvm::SIMachineFunctionInfo::getScavengeFI()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01961">getSingleLiveInSuccBB()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01934">getSingleLiveInSuccBB()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00500">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00388">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00649">getSubRegForClass()</a>, <a class="el" href="AArch64FalkorHWPFFix_8cpp_source.html#l00656">getTag()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00085">llvm::VirtRegMap::getTargetRegInfo()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00126">llvm::rdf::PhysicalRegisterInfo::getUnits()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01926">getVectorRegSpillRestoreOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01699">getVectorRegSpillSaveOpcode()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00072">getVGPRSpillLaneOrTempRegister()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01523">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01539">llvm::LiveIntervals::handleMoveIntoNewBundle()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00043">llvm::LoongArchFrameLowering::hasBP()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00102">llvm::MipsFrameLowering::hasBP()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00321">llvm::RISCVFrameLowering::hasBP()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00430">llvm::VEFrameLowering::hasBP()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00043">llvm::M68kFrameLowering::hasFP()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00093">llvm::MipsFrameLowering::hasFP()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00389">llvm::hash_value()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00028">hasRAWHazard()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00148">hasWriteToReadDep()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01003">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00450">hoistAndMergeSGPRInits()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00050">llvm::GCNRegPressure::inc()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00070">llvm::LivePhysRegs::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00073">llvm::LiveRegUnits::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03484">llvm::GenericScheduler::initCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03249">llvm::GenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03883">llvm::PostGenericScheduler::initialize()</a>, <a class="el" href="AArch64RedundantCopyElimination_8cpp_source.html#l00108">INITIALIZE_PASS()</a>, <a class="el" href="ExpandPostRAPseudos_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="HexagonGenMemAbsolute_8cpp_source.html#l00073">INITIALIZE_PASS()</a>, <a class="el" href="HexagonSplitConst32AndConst64_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="HexagonSplitDouble_8cpp_source.html#l00132">INITIALIZE_PASS()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00128">INITIALIZE_PASS()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00448">INITIALIZE_PASS()</a>, <a class="el" href="MachineLateInstrsCleanup_8cpp_source.html#l00090">INITIALIZE_PASS()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00438">INITIALIZE_PASS()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00202">initLiveUnits()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l27778">llvm::AArch64TargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02766">llvm::SITargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00149">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00627">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00600">insertCSRSaves()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00106">insertCSRSaves()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00527">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01131">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02854">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04189">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp.html#a9ec9e669e8b929152d40662fb39717fa">InstReorderLimit()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00040">llvm::rdf::CopyPropagation::interpretAsCopy()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00654">interpretValues()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02903">invalidateRegisterPairing()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02872">invalidateWindowsRegisterPairing()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00580">isACalleeSavedRegister()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01872">isAGPRCopy()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00734">isAnyArgRegReserved()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00168">llvm::outliner::Candidate::isAnyUnavailableAcrossOrOutOfSeq()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00681">llvm::X86RegisterInfo::isArgumentRegister()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00159">llvm::outliner::Candidate::isAvailableAcrossAndOutOfSeq()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00185">llvm::outliner::Candidate::isAvailableInsideSeq()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00266">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02756">llvm::AArch64InstrInfo::isCandidateToMergeOrPair()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00549">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00526">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00198">isConvertibleToVMV_V_V()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l01078">isCopyFeedingInvariantStore()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01534">IsCopyFromSGPR()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="MachineCycleAnalysis_8cpp_source.html#l00094">llvm::isCycleInvariant()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00090">isDefBetween()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l01213">isEFLAGSLive()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01095">llvm::AMDGPUCallLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03529">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00849">isFIPlusImmOrVGPR()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00720">llvm::X86RegisterInfo::isFixedRegister()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l04402">isFPBPAccess()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00319">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00871">llvm::GCNTTIImpl::isInlineAsmSourceOfDivergence()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l01044">isInvariantStore()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02850">isLdStSafeToCluster()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01137">llvm::TargetLoweringBase::isLegalRC()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00246">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05848">isLRAvailable()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07620">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00490">isNopCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05565">llvm::isNZCVTouchedInInstructionRange()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01448">llvm::isOfRegClass()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l05404">IsOperandAMemoryOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00583">llvm::MachineRegisterInfo::isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00598">llvm::MachineRegisterInfo::isPhysRegUsed()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02098">llvm::ARMBaseInstrInfo::isProfitableToIfCvt()</a>, <a class="el" href="VarLocBasedImpl_8cpp_source.html#l00167">isRegOtherThanSPAndFP()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00653">llvm::MachineRegisterInfo::isReservedRegUnit()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02218">IsSafeAndProfitableToMove()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01377">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l16035">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02222">llvm::AMDGPU::isSGPR()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00229">isSGPRToVGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04604">isSubRegOf()</a>, <a class="el" href="SMEPeepholeOpt_8cpp_source.html#l00113">isSVERegOp()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00243">isUnsafeToMoveAcross()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02750">llvm::HexagonInstrInfo::isValidOffset()</a>, <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00044">isValidRegDefOf()</a>, <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00033">isValidRegUseOf()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00222">isVGPRToSGPRCopy()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00399">isVRegCompatibleReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01507">llvm::MachineInstr::killsRegister()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l07184">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00062">llvm::LivePhysRegs::LivePhysRegs()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00039">llvm::LiveRegUnits::LiveRegUnits()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04558">loadM0FromVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06445">loadMBUFScalarOperandsFromVGPR()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00290">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05416">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00321">llvm::ARCInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01375">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00165">llvm::AVRInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00149">llvm::LoongArchInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00843">llvm::M68kInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00149">llvm::MipsInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02016">llvm::PPCInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00666">llvm::RISCVInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01942">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00210">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04798">llvm::X86InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05391">loadRegPairFromStackSlot()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00291">lookupCandidateBaseReg()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l05321">llvm::LoongArchTargetLowering::LowerCall()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19541">llvm::RISCVTargetLowering::LowerCall()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03619">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01906">llvm::SystemZTargetLowering::LowerCall()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00580">llvm::VETargetLowering::LowerCall()</a>, <a class="el" href="XtensaISelLowering_8cpp_source.html#l00391">llvm::XtensaTargetLowering::LowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l01259">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01389">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00463">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00189">llvm::M68kCallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00445">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="RISCVCallLowering_8cpp_source.html#l00584">llvm::RISCVCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00319">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00821">llvm::SparcTargetLowering::LowerCall_32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01222">llvm::SparcTargetLowering::LowerCall_64()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00800">llvm::TargetInstrInfo::lowerCopy()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01042">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02801">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00581">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00510">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00215">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03165">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="RISCVAsmPrinter_8cpp_source.html#l00945">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01180">llvm::AMDGPUCallLowering::lowerTailCall()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00382">llvm::RISCVRegisterInfo::lowerVRELOAD()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00305">llvm::RISCVRegisterInfo::lowerVSPILL()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04850">lowerWaveReduce()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00165">llvm::rdf::PhysicalRegisterInfo::mapTo()</a>, <a class="el" href="MachineUniformityAnalysis_8cpp_source.html#l00031">llvm::GenericUniformityAnalysisImpl&lt; ContextT &gt;::markDefsDivergent()</a>, <a class="el" href="MipsOptionRecord_8h_source.html#l00040">llvm::MipsRegInfoRecord::MipsRegInfoRecord()</a>, <a class="el" href="MachineInstr_8h_source.html#l01522">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="X86TargetMachine_8cpp_source.html#l00679">onlyAllocateTileRegisters()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03016">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00284">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02378">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05259">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05695">llvm::TargetLowering::ParseConstraints()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03316">llvm::SITargetLowering::passSpecialInputs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09566">patchMatchingInput()</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00110">performCopyPropagation()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04642">llvm::X86InstrInfo::preservesZeroValueInReg()</a>, <a class="el" href="LiveIntervalUnion_8cpp_source.html#l00083">llvm::LiveIntervalUnion::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00358">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00613">llvm::MachineFunction::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01700">llvm::MachineInstr::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00778">llvm::MachineOperand::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00783">llvm::MachineOperand::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00794">llvm::MachineOperand::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00689">llvm::MIPrinter::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00762">llvm::MIPrinter::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00929">llvm::MIPrinter::print()</a>, <a class="el" href="RegisterUsageInfo_8cpp_source.html#l00070">llvm::PhysicalRegisterUsageInfo::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00573">llvm::print()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00272">llvm::rdf::PhysicalRegisterInfo::print()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00254">llvm::rdf::PhysicalRegisterInfo::print()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00071">llvm::RegisterBank::print()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00777">llvm::RegisterBankInfo::OperandsMapper::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00286">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="AVRAsmPrinter_8cpp_source.html#l00101">llvm::AVRAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00115">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00663">printCFI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00490">printCFIRegister()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00276">printCustomRegMask()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00889">PrintNodeInfo()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00215">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00108">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00172">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00295">printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00190">printRegMIR()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">llvm::printRegUnit()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00326">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00568">llvm::MachineOperand::printSubRegIdx()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00162">llvm::printVRegOrUnit()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02068">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01333">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00567">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01445">llvm::SIFrameLowering::processFunctionBeforeFrameIndicesReplaced()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00337">llvm::PrologEpilogSGPRSpillBuilder::PrologEpilogSGPRSpillBuilder()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01255">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l01487">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01083">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00865">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00276">llvm::recomputeLivenessFlags()</a>, <a class="el" href="RemoveRedundantDebugValues_8cpp_source.html#l00082">reduceDbgValsForwardScan()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00919">llvm::LiveInterval::refineSubRanges()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05591">llvm::registerDefinedBetween()</a>, <a class="el" href="MachineInstr_8h_source.html#l01529">llvm::MachineInstr::registerDefIsDead()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00411">regMaskFromTemplate()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00629">regToString()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01811">llvm::ARMBaseInstrInfo::reMaterialize()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00418">llvm::TargetInstrInfo::reMaterialize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00972">llvm::X86InstrInfo::reMaterialize()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00434">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01740">llvm::LiveIntervals::removePhysRegDefAt()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00092">llvm::LivePhysRegs::removeReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00102">llvm::LiveRegUnits::removeReg()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01664">llvm::LiveIntervals::repairIntervalsInRange()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">replaceFrameIndex()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03284">llvm::PPCInstrInfo::replaceInstrOperandWithImm()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00389">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00526">llvm::reportMismatch()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01054">llvm::R600InstrInfo::reserveIndirectRegisters()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02667">reservePrivateMemoryRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00935">llvm::MachineRegisterInfo::reserveReg()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00684">llvm::AArch64FrameLowering::resetCFIToInitialState()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00405">resetRegMaskBit()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03435">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02032">llvm::ARMFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00293">llvm::AVRFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00486">llvm::CSKYFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00863">llvm::M68kFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02602">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01588">llvm::RISCVFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00374">llvm::SystemZELFFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l01143">llvm::SystemZXPLINKFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00448">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XtensaFrameLowering_8cpp_source.html#l00221">llvm::XtensaFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00553">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00079">llvm::RISCVTargetLowering::RISCVTargetLowering()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00129">llvm::rdf::CopyPropagation::run()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00628">llvm::GCNRegPressurePrinter::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00573">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00063">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="RemoveLoadsIntoFakeUses_8cpp_source.html#l00076">RemoveLoadsIntoFakeUses::runOnMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01022">llvm::MachineFunction::salvageCopySSAImpl()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00392">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00339">scavengeVReg()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00844">llvm::RISCVDAGToDAGISel::Select()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01006">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00213">selectCopy()</a>, <a class="el" href="PPCInstructionSelector_8cpp_source.html#l00130">selectCopy()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00160">llvm::InstructionSelect::selectMachineFunction()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00233">selectMergeValues()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00264">selectUnmergeValues()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00086">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00853">setAliasRegs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05134">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02178">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00720">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l03017">sgprPairNumber()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00379">shareSameRegisterFile()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00328">llvm::SIMachineFunctionInfo::shiftWwmVGPRsToLowestRange()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02889">llvm::PPCInstrInfo::shouldClusterMemOps()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00596">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>, <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00395">shouldUseFrameHelper()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00692">llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01339">SinkingPreventsImplicitNullCheck()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00085">llvm::SITargetLowering::SITargetLowering()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03192">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01978">llvm::ARMFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00243">llvm::AVRFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00463">llvm::CSKYFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00430">llvm::LoongArchFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00828">llvm::M68kFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00793">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02408">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01484">llvm::RISCVFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00314">llvm::SystemZELFFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l01082">llvm::SystemZXPLINKFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00414">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XtensaFrameLowering_8cpp_source.html#l00193">llvm::XtensaFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01396">spillVGPRtoAGPR()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01147">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="MachineStableHash_8cpp_source.html#l00061">llvm::stableHashValue()</a>, <a class="el" href="AArch64ConditionalCompares_8cpp.html#a4d07aaa64bfb9c637363db534b9a5d8a">STATISTIC()</a>, <a class="el" href="AArch64RedundantCopyElimination_8cpp.html#a17c69f7caab5652a3e5f6370cb3c6e2f">STATISTIC()</a>, <a class="el" href="SIShrinkInstructions_8cpp.html#a0a6536881c66870ed1315e957abe8df0">STATISTIC()</a>, <a class="el" href="X86FastPreTileConfig_8cpp.html#ac32098b424607fe9eaddd9fe48f74bd2">STATISTIC()</a>, <a class="el" href="PeepholeOptimizer_8cpp.html#af557366d5b2f1141bc81de9850c6fac0">STATISTIC()</a>, <a class="el" href="#a2a52f2b42a1961a70cd0a2a12e5ad278">STATISTIC()</a>, <a class="el" href="MachineLateInstrsCleanup_8cpp.html#a201785e92607dd40218bf4fd643d1cdf">STATISTIC()</a>, <a class="el" href="SIPeepholeSDWA_8cpp.html#af6c4f1b097cc309be9ced238df894e0e">STATISTIC()</a>, <a class="el" href="StackMapLivenessAnalysis_8cpp.html#ae46e97abd0665175865e055f60631ef6">STATISTIC()</a>, <a class="el" href="EarlyIfConversion_8cpp.html#a934f14f58650acc924fb18d1157f4d78">STATISTIC()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05221">storeRegPairToStackSlot()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00216">llvm::MipsSEInstrInfo::storeRegToStack()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05244">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00294">llvm::ARCInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01118">llvm::ARMBaseInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00133">llvm::AVRInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00113">llvm::LoongArchInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00827">llvm::M68kInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00140">llvm::MipsInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01969">llvm::PPCInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00580">llvm::RISCVInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01717">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00165">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04776">llvm::X86InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00872">stripValuesNotDefiningMask()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00093">llvm::MachineOperand::substPhysReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00083">llvm::MachineOperand::substVirtReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00782">transferImplicitOperands()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03532">llvm::GenericScheduler::tryCandidate()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00236">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02511">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03397">llvm::tryPressure()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01715">tryToFindRegisterToRename()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00074">tryToGetTargetInfo()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00454">tryToGetTargetInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08408">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08555">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00767">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01021">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01996">updateLiveIn()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01237">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07175">updateOperandRegConstraints()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00716">updatePhysDepsDownwards()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00905">updatePhysDepsUpwards()</a>, <a class="el" href="IfConversion_8cpp_source.html#l01476">UpdatePredRedefs()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00023">llvm::RegisterBank::verify()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00070">llvm::RegisterBankInfo::verify()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00161">llvm::VirtRegAuxInfo::weightCalcHelper()</a>, and <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00032">llvm::X86RegisterBankInfo::X86RegisterBankInfo()</a>.</p>

</div>
</div>
<a id="ae8a57b53e1029a66423f1c8beeee72b8" name="ae8a57b53e1029a66423f1c8beeee72b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a57b53e1029a66423f1c8beeee72b8">&#9670;&#160;</a></span>UseBlockFreqInfo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; UseBlockFreqInfo(&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-bfi&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> frequency <a class="el" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a> to find successors to sink&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-bfi&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> frequency <a class="el" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a> to find successors to sink&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 14:27:31 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
