// Seed: 868292623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_0 id_5 (
      .id_0(1),
      .id_1(1)
  );
  type_15 id_6;
  reg id_7;
  assign id_5 = id_6;
  logic id_8;
  logic id_9;
  uwire id_10;
  logic id_11 = 1;
  logic id_12;
  logic id_13, id_14 = 1;
  always begin
    id_5 = id_10[1];
    id_7 <= "";
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  logic id_5 (
      id_2,
      id_2,
      id_2
  );
  assign id_4 = id_1;
  logic id_6;
  logic id_7;
endmodule
