changelog-type: ''
hash: c46c33a9ddc73425f70bb53b513896d7886947968ba5c46f56f45fb4ef8895cb
synopsis: Synthesizable Verilog DSL supporting for multiple clock and reset
changelog: ''
all-versions:
- '0.1.0'
latest: '0.1.0'
description-type: haddock
description: Synthesizable Verilog DSL supporting for multiple clock and reset
