INFO: Loaded existing device file 'C:\Users\ma\Dropbox\Design\allegroProject\designOnGit\modificationForLC4500\standard\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing interconnect file 'C:\Users\ma\Dropbox\Design\allegroProject\designOnGit\modificationForLC4500\standard\allegro\interconn.iml'
INFO: Loaded existing interconnect file 'C:\Cadence\SPB_16.6\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
INFO: Loaded existing device file 'C:\Users\ma\Dropbox\Design\allegroProject\designOnGit\modificationForLC4500\standard\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing device file 'C:\Users\ma\Dropbox\Design\allegroProject\designOnGit\modificationForLC4500\standard\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing device file 'C:\Users\ma\Dropbox\Design\allegroProject\designOnGit\modificationForLC4500\standard\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
