Timing Analyzer report for quartus_compile
Wed Dec 13 00:18:35 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Recommendations
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -4.098 (VIOLATED)
           28. Path #2: Setup slack is -4.095 (VIOLATED)
           29. Path #3: Setup slack is -4.076 (VIOLATED)
           30. Path #4: Setup slack is -4.073 (VIOLATED)
           31. Path #5: Setup slack is -4.064 (VIOLATED)
           32. Path #6: Setup slack is -4.061 (VIOLATED)
           33. Path #7: Setup slack is -4.051 (VIOLATED)
           34. Path #8: Setup slack is -4.050 (VIOLATED)
           35. Path #9: Setup slack is -4.050 (VIOLATED)
           36. Path #10: Setup slack is -4.049 (VIOLATED)
     ---- clock2x Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Setup slack is -1.716 (VIOLATED)
           40. Path #2: Setup slack is -1.713 (VIOLATED)
           41. Path #3: Setup slack is -1.698 (VIOLATED)
           42. Path #4: Setup slack is -1.695 (VIOLATED)
           43. Path #5: Setup slack is -1.676 (VIOLATED)
           44. Path #6: Setup slack is -1.662 (VIOLATED)
           45. Path #7: Setup slack is -1.658 (VIOLATED)
           46. Path #8: Setup slack is -1.649 (VIOLATED)
           47. Path #9: Setup slack is -1.648 (VIOLATED)
           48. Path #10: Setup slack is -1.648 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Hold slack is -0.205 (VIOLATED)
           52. Path #2: Hold slack is -0.199 (VIOLATED)
           53. Path #3: Hold slack is -0.195 (VIOLATED)
           54. Path #4: Hold slack is -0.195 (VIOLATED)
           55. Path #5: Hold slack is -0.195 (VIOLATED)
           56. Path #6: Hold slack is -0.193 (VIOLATED)
           57. Path #7: Hold slack is -0.192 (VIOLATED)
           58. Path #8: Hold slack is -0.190 (VIOLATED)
           59. Path #9: Hold slack is -0.186 (VIOLATED)
           60. Path #10: Hold slack is -0.184 (VIOLATED)
     ---- clock2x Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Hold slack is 0.023 
           64. Path #2: Hold slack is 0.023 
           65. Path #3: Hold slack is 0.023 
           66. Path #4: Hold slack is 0.023 
           67. Path #5: Hold slack is 0.023 
           68. Path #6: Hold slack is 0.023 
           69. Path #7: Hold slack is 0.023 
           70. Path #8: Hold slack is 0.024 
           71. Path #9: Hold slack is 0.024 
           72. Path #10: Hold slack is 0.024 
---- Recovery Reports ----
     ---- clock2x Reports ----
           73. Command Info
           74. Summary of Paths
           75. Path #1: Recovery slack is -3.756 (VIOLATED)
           76. Path #2: Recovery slack is -3.754 (VIOLATED)
           77. Path #3: Recovery slack is -3.753 (VIOLATED)
           78. Path #4: Recovery slack is -3.747 (VIOLATED)
           79. Path #5: Recovery slack is -3.744 (VIOLATED)
           80. Path #6: Recovery slack is -3.712 (VIOLATED)
           81. Path #7: Recovery slack is -0.174 (VIOLATED)
           82. Path #8: Recovery slack is -0.168 (VIOLATED)
     ---- clock Reports ----
           83. Command Info
           84. Summary of Paths
           85. Path #1: Recovery slack is -3.519 (VIOLATED)
           86. Path #2: Recovery slack is -3.516 (VIOLATED)
           87. Path #3: Recovery slack is -3.516 (VIOLATED)
           88. Path #4: Recovery slack is -3.515 (VIOLATED)
           89. Path #5: Recovery slack is -3.515 (VIOLATED)
           90. Path #6: Recovery slack is -3.513 (VIOLATED)
           91. Path #7: Recovery slack is -3.513 (VIOLATED)
           92. Path #8: Recovery slack is -3.513 (VIOLATED)
           93. Path #9: Recovery slack is -3.489 (VIOLATED)
           94. Path #10: Recovery slack is -3.400 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           95. Command Info
           96. Summary of Paths
           97. Path #1: Removal slack is 0.106 
           98. Path #2: Removal slack is 0.106 
           99. Path #3: Removal slack is 0.106 
          100. Path #4: Removal slack is 0.106 
          101. Path #5: Removal slack is 0.106 
          102. Path #6: Removal slack is 0.106 
          103. Path #7: Removal slack is 0.106 
          104. Path #8: Removal slack is 0.106 
          105. Path #9: Removal slack is 0.106 
          106. Path #10: Removal slack is 0.106 
     ---- clock2x Reports ----
          107. Command Info
          108. Summary of Paths
          109. Path #1: Removal slack is 0.154 
          110. Path #2: Removal slack is 0.163 
          111. Path #3: Removal slack is 1.352 
          112. Path #4: Removal slack is 1.353 
          113. Path #5: Removal slack is 1.353 
          114. Path #6: Removal slack is 1.370 
          115. Path #7: Removal slack is 1.372 
          116. Path #8: Removal slack is 1.373 
117. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     118. Unconstrained Paths Summary
     119. Clock Status Summary
     ---- Setup Analysis Reports ----
          120. Unconstrained Input Ports
          121. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
          122. Unconstrained Input Ports
          123. Unconstrained Output Ports
124. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 20.4.0 Build 72 12/14/2020 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Cyclone 10 GX                                     ;
; Device                ; 10CX220YF780I5G                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 52     ;
; Maximum allowed            ; 12     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Dec 13 00:18:33 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/slowe8/HLSDataset/polybench/atax/src/atax_12.prj/quartus/).


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }   ;
; clock2x    ; Base ; 0.500  ; 2000.0 MHz ; 0.000 ; 0.250 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock2x } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                             ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                       ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; 196.16 MHz ; 196.16 MHz      ; clock      ;                                            ; Slow 900mV -40C Model           ;
; 756.43 MHz ; 469.92 MHz      ; clock2x    ; limit due to minimum pulse width violation ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Setup Summary                                                      ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -4.098 ; -21750.537    ; Slow 900mV -40C Model           ;
; clock2x ; -1.716 ; -1021.244     ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -0.205 ; -70.397       ; Slow 900mV -40C Model           ;
; clock2x ; 0.023  ; 0.000         ; Fast 900mV -40C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock2x ; -3.756 ; -22.808       ; Slow 900mV -40C Model           ;
; clock   ; -3.519 ; -14616.928    ; Slow 900mV -40C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+-------------------------------------------------------------------+
; Removal Summary                                                   ;
+---------+-------+---------------+---------------------------------+
; Clock   ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+-------+---------------+---------------------------------+
; clock   ; 0.106 ; 0.000         ; Fast 900mV -40C Model           ;
; clock2x ; 0.154 ; 0.000         ; Fast 900mV -40C Model           ;
+---------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -1.720 ; -2807.338     ; Slow 900mV -40C Model           ;
; clock2x ; -1.628 ; -767.882      ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 357
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 9, or 2.5%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 357
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 0.8%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.0136 seconds.
Typical MTBF of Design is 1.05e-07 years or 3.31 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 357
Number of Synchronizer Chains Found With Unsafe MTBF: 25
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.213 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.00358 seconds.
Typical MTBF of Design is 0.0204 years or 6.44e+05 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 357
Number of Synchronizer Chains Found With Unsafe MTBF: 356
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.359 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                      ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 334      ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.716           ; Slow 900mV 100C Model           ;
; clock2x    ; clock    ; 576      ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.850           ; Slow 900mV 100C Model           ;
; clock      ; clock    ; 73088    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -4.098           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 6743     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.822           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                       ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 334      ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.270            ; Slow 900mV -40C Model           ;
; clock2x    ; clock    ; 576      ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.205           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 69886    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.017            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 6743     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.023            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 6        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -3.756           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 9055     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -3.519           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 2        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.174           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 6        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 1.352            ; Fast 900mV -40C Model           ;
; clock      ; clock    ; 9055     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.106            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 2        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.154            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -4.098 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -4.098 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 5.044      ; Slow 900mV -40C Model           ;
; -4.095 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 5.041      ; Slow 900mV -40C Model           ;
; -4.076 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 5.022      ; Slow 900mV -40C Model           ;
; -4.073 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 5.019      ; Slow 900mV -40C Model           ;
; -4.064 ; atax_start_reg[0]                                                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.053     ; 5.004      ; Slow 900mV -40C Model           ;
; -4.061 ; atax_start_reg[0]                                                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.053     ; 5.001      ; Slow 900mV -40C Model           ;
; -4.051 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 4.998      ; Slow 900mV -40C Model           ;
; -4.050 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 4.996      ; Slow 900mV -40C Model           ;
; -4.050 ; atax_A_reg[9]                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 4.996      ; Slow 900mV -40C Model           ;
; -4.049 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 4.993      ; Slow 900mV -40C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -4.098 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.248                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.098 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.044  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 82         ; 0.000 ; 1.879 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.739       ; 34         ; 0.018 ; 0.483 ;
;    Cell                ;        ; 25    ; 3.066       ; 61         ; 0.000 ; 0.572 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.204   ; 3.204   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.204 ;   1.879 ; RR ; IC     ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.248   ; 5.044   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.443 ;   0.239 ; RR ; uTco   ; 2      ; FF_X6_Y21_N20        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.583 ;   0.140 ; RR ; CELL   ; 383    ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[13]                                                                                                                                                   ;
;   3.817 ;   0.234 ; RR ; IC     ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|datab                                                                                                                               ;
;   4.102 ;   0.285 ; RR ; CELL   ; 2      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|combout                                                                                                                             ;
;   4.107 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26~la_mlab/laboutb[18]                                                                                                                 ;
;   4.271 ;   0.164 ; RR ; IC     ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|dataf              ;
;   4.316 ;   0.045 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|combout            ;
;   4.320 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4~la_lab/laboutt[18] ;
;   4.632 ;   0.312 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~13|datad                                                                                                                                                                                           ;
;   5.204 ;   0.572 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.222 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.435 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.453 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.666 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.684 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.897 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.915 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.044 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|cout                                                                                                                                                                                           ;
;   6.044 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X10_Y17_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~169|cin                                                                                                                                                                                            ;
;   6.318 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173|sumout                                                                                                                                                                                         ;
;   6.322 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                                                                                              ;
;   6.805 ;   0.483 ; FF ; IC     ; 3      ; LABCELL_X7_Y18_N54   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~193|datad                                                                                                                                                                                          ;
;   7.324 ;   0.519 ; FR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.342 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.461 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.461 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.500 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.500 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.531 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.531 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.570 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.570 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.788 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                                                                                                                                         ;
;   7.792 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                                                                                                                                             ;
;   8.248 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                                                                               ;
;   8.248 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -4.095 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.245                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.095 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.041  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 82         ; 0.000 ; 1.879 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.786       ; 35         ; 0.018 ; 0.530 ;
;    Cell                ;        ; 23    ; 3.016       ; 60         ; 0.000 ; 0.572 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.204   ; 3.204   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.204 ;   1.879 ; RR ; IC     ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.245   ; 5.041   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.443 ;   0.239 ; RR ; uTco   ; 2      ; FF_X6_Y21_N20        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.583 ;   0.140 ; RR ; CELL   ; 383    ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[13]                                                                                                                                                   ;
;   3.817 ;   0.234 ; RR ; IC     ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|datab                                                                                                                               ;
;   4.102 ;   0.285 ; RR ; CELL   ; 2      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|combout                                                                                                                             ;
;   4.107 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26~la_mlab/laboutb[18]                                                                                                                 ;
;   4.271 ;   0.164 ; RR ; IC     ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|dataf              ;
;   4.316 ;   0.045 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|combout            ;
;   4.320 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4~la_lab/laboutt[18] ;
;   4.632 ;   0.312 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~13|datad                                                                                                                                                                                           ;
;   5.204 ;   0.572 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.222 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.435 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.453 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.666 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.684 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.897 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.915 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.266 ;   0.351 ; FR ; CELL   ; 2      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|sumout                                                                                                                                                                                         ;
;   6.270 ;   0.004 ; RR ; CELL   ; 7      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165~la_lab/laboutt[3]                                                                                                                                                                              ;
;   6.800 ;   0.530 ; RR ; IC     ; 4      ; LABCELL_X7_Y18_N48   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~185|datad                                                                                                                                                                                          ;
;   7.321 ;   0.521 ; RR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.339 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.458 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.458 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.497 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.497 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.528 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.528 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.567 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.567 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.785 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                                                                                                                                         ;
;   7.789 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                                                                                                                                             ;
;   8.245 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                                                                               ;
;   8.245 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -4.076 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.226                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.076 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.022  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 82         ; 0.000 ; 1.879 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.789       ; 36         ; 0.018 ; 0.483 ;
;    Cell                ;        ; 25    ; 2.994       ; 60         ; 0.000 ; 0.621 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.204   ; 3.204   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.204 ;   1.879 ; RR ; IC     ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.226   ; 5.022   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.443 ;   0.239 ; FF ; uTco   ; 2      ; FF_X6_Y21_N20        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.530 ;   0.087 ; FF ; CELL   ; 383    ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[13]                                                                                                                                                   ;
;   3.947 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|datae                                                                                                                               ;
;   4.161 ;   0.214 ; FR ; CELL   ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|combout                                                                                                                             ;
;   4.166 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20~la_mlab/laboutb[18]                                                                                                                 ;
;   4.348 ;   0.182 ; RR ; IC     ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|dataf              ;
;   4.395 ;   0.047 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|combout            ;
;   4.400 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3~la_mlab/laboutb[8] ;
;   4.561 ;   0.161 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~5|datad                                                                                                                                                                                            ;
;   5.182 ;   0.621 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.200 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.413 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.431 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.644 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.662 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.875 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.893 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.022 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|cout                                                                                                                                                                                           ;
;   6.022 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X10_Y17_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~169|cin                                                                                                                                                                                            ;
;   6.296 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173|sumout                                                                                                                                                                                         ;
;   6.300 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                                                                                              ;
;   6.783 ;   0.483 ; FF ; IC     ; 3      ; LABCELL_X7_Y18_N54   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~193|datad                                                                                                                                                                                          ;
;   7.302 ;   0.519 ; FR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.320 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.439 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.439 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.478 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.478 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.509 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.509 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.548 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.548 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.766 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                                                                                                                                         ;
;   7.770 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                                                                                                                                             ;
;   8.226 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                                                                               ;
;   8.226 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -4.073 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.223                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.073 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.019  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 82         ; 0.000 ; 1.879 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.836       ; 37         ; 0.018 ; 0.530 ;
;    Cell                ;        ; 23    ; 2.944       ; 59         ; 0.000 ; 0.621 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.204   ; 3.204   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.204 ;   1.879 ; RR ; IC     ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.223   ; 5.019   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.443 ;   0.239 ; FF ; uTco   ; 2      ; FF_X6_Y21_N20        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.530 ;   0.087 ; FF ; CELL   ; 383    ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[13]                                                                                                                                                   ;
;   3.947 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|datae                                                                                                                               ;
;   4.161 ;   0.214 ; FR ; CELL   ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|combout                                                                                                                             ;
;   4.166 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20~la_mlab/laboutb[18]                                                                                                                 ;
;   4.348 ;   0.182 ; RR ; IC     ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|dataf              ;
;   4.395 ;   0.047 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|combout            ;
;   4.400 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3~la_mlab/laboutb[8] ;
;   4.561 ;   0.161 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~5|datad                                                                                                                                                                                            ;
;   5.182 ;   0.621 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.200 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.413 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.431 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.644 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.662 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.875 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.893 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.244 ;   0.351 ; FR ; CELL   ; 2      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|sumout                                                                                                                                                                                         ;
;   6.248 ;   0.004 ; RR ; CELL   ; 7      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165~la_lab/laboutt[3]                                                                                                                                                                              ;
;   6.778 ;   0.530 ; RR ; IC     ; 4      ; LABCELL_X7_Y18_N48   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~185|datad                                                                                                                                                                                          ;
;   7.299 ;   0.521 ; RR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.317 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.436 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.436 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.475 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.475 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.506 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.506 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.545 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.545 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.763 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                                                                                                                                         ;
;   7.767 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                                                                                                                                             ;
;   8.223 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                                                                               ;
;   8.223 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -4.064 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.214                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.064 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.004  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.634       ; 82         ; 0.749 ; 1.885 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.810       ; 36         ; 0.000 ; 0.483 ;
;    Cell                ;        ; 24    ; 2.956       ; 59         ; 0.000 ; 0.764 ;
;    uTco                ;        ; 1     ; 0.238       ; 5          ; 0.238 ; 0.238 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                              ;
; 3.210   ; 3.210   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                       ;
;   3.210 ;   1.885 ; RR ; IC     ; 1      ; FF_X6_Y22_N28        ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                      ;
;   3.210 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y22_N28        ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                          ;
; 8.214   ; 5.004   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   3.448 ;   0.238 ; RR ; uTco   ; 1      ; FF_X6_Y22_N28        ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                        ;
;   3.570 ;   0.122 ; RR ; CELL   ; 1      ; FF_X6_Y22_N28        ; High Speed ; atax_start_reg[0]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                                      ;
;   3.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                      ;
;   3.570 ;   0.000 ; RR ; CELL   ; 196    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                            ;
;   3.987 ;   0.417 ; RR ; IC     ; 1      ; LABCELL_X5_Y21_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~17|dataf              ;
;   4.038 ;   0.051 ; RF ; CELL   ; 2      ; LABCELL_X5_Y21_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~17|combout            ;
;   4.042 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X5_Y21_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~17~la_lab/laboutt[11] ;
;   4.406 ;   0.364 ; FF ; IC     ; 4      ; LABCELL_X10_Y21_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~1|datac                                                                           ;
;   5.170 ;   0.764 ; FF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                           ;
;   5.188 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                            ;
;   5.401 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                           ;
;   5.419 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                            ;
;   5.632 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                          ;
;   5.650 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                           ;
;   5.863 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                          ;
;   5.881 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                           ;
;   6.010 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|cout                                                                          ;
;   6.010 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X10_Y17_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~169|cin                                                                           ;
;   6.284 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173|sumout                                                                        ;
;   6.288 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                             ;
;   6.771 ;   0.483 ; FF ; IC     ; 3      ; LABCELL_X7_Y18_N54   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~193|datad                                                                         ;
;   7.290 ;   0.519 ; FR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                          ;
;   7.308 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                           ;
;   7.427 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                          ;
;   7.427 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                           ;
;   7.466 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                          ;
;   7.466 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                           ;
;   7.497 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                          ;
;   7.497 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                           ;
;   7.536 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                          ;
;   7.536 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                           ;
;   7.754 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                        ;
;   7.758 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                            ;
;   8.214 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]              ;
;   8.214 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -4.061 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.211                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.061 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.001  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.634       ; 82         ; 0.749 ; 1.885 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.857       ; 37         ; 0.000 ; 0.530 ;
;    Cell                ;        ; 22    ; 2.906       ; 58         ; 0.000 ; 0.764 ;
;    uTco                ;        ; 1     ; 0.238       ; 5          ; 0.238 ; 0.238 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                              ;
; 3.210   ; 3.210   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                       ;
;   3.210 ;   1.885 ; RR ; IC     ; 1      ; FF_X6_Y22_N28        ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                      ;
;   3.210 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y22_N28        ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                          ;
; 8.211   ; 5.001   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   3.448 ;   0.238 ; RR ; uTco   ; 1      ; FF_X6_Y22_N28        ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                        ;
;   3.570 ;   0.122 ; RR ; CELL   ; 1      ; FF_X6_Y22_N28        ; High Speed ; atax_start_reg[0]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                                      ;
;   3.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                      ;
;   3.570 ;   0.000 ; RR ; CELL   ; 196    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                            ;
;   3.987 ;   0.417 ; RR ; IC     ; 1      ; LABCELL_X5_Y21_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~17|dataf              ;
;   4.038 ;   0.051 ; RF ; CELL   ; 2      ; LABCELL_X5_Y21_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~17|combout            ;
;   4.042 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X5_Y21_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~17~la_lab/laboutt[11] ;
;   4.406 ;   0.364 ; FF ; IC     ; 4      ; LABCELL_X10_Y21_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~1|datac                                                                           ;
;   5.170 ;   0.764 ; FF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                           ;
;   5.188 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                            ;
;   5.401 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                           ;
;   5.419 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                            ;
;   5.632 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                          ;
;   5.650 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                           ;
;   5.863 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                          ;
;   5.881 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                           ;
;   6.232 ;   0.351 ; FR ; CELL   ; 2      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|sumout                                                                        ;
;   6.236 ;   0.004 ; RR ; CELL   ; 7      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165~la_lab/laboutt[3]                                                             ;
;   6.766 ;   0.530 ; RR ; IC     ; 4      ; LABCELL_X7_Y18_N48   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~185|datad                                                                         ;
;   7.287 ;   0.521 ; RR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                          ;
;   7.305 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                           ;
;   7.424 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                          ;
;   7.424 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                           ;
;   7.463 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                          ;
;   7.463 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                           ;
;   7.494 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                          ;
;   7.494 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                           ;
;   7.533 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                          ;
;   7.533 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                           ;
;   7.751 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                        ;
;   7.755 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                            ;
;   8.211 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]              ;
;   8.211 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -4.051 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.201                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.051 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.998  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.627       ; 82         ; 0.000 ; 1.878 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.758       ; 35         ; 0.018 ; 0.483 ;
;    Cell                ;        ; 25    ; 2.996       ; 60         ; 0.000 ; 0.621 ;
;    uTco                ;        ; 1     ; 0.244       ; 5          ; 0.244 ; 0.244 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.203   ; 3.203   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.203 ;   1.878 ; RR ; IC     ; 1      ; FF_X7_Y21_N2         ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]|clk                                                                                                                                                    ;
;   3.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X7_Y21_N2         ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]                                                                                                                                                        ;
; 8.201   ; 4.998   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.447 ;   0.244 ; RR ; uTco   ; 2      ; FF_X7_Y21_N2         ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]|q                                                                                                                                                      ;
;   3.572 ;   0.125 ; RR ; CELL   ; 124    ; FF_X7_Y21_N2         ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~la_lab/laboutt[1]                                                                                                                                      ;
;   3.958 ;   0.386 ; RR ; IC     ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|datad                                                                                                                               ;
;   4.136 ;   0.178 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|combout                                                                                                                             ;
;   4.141 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20~la_mlab/laboutb[18]                                                                                                                 ;
;   4.323 ;   0.182 ; RR ; IC     ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|dataf              ;
;   4.370 ;   0.047 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|combout            ;
;   4.375 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3~la_mlab/laboutb[8] ;
;   4.536 ;   0.161 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~5|datad                                                                                                                                                                                            ;
;   5.157 ;   0.621 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.175 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.388 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.406 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.619 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.637 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.850 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.868 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   5.997 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|cout                                                                                                                                                                                           ;
;   5.997 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X10_Y17_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~169|cin                                                                                                                                                                                            ;
;   6.271 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173|sumout                                                                                                                                                                                         ;
;   6.275 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                                                                                              ;
;   6.758 ;   0.483 ; FF ; IC     ; 3      ; LABCELL_X7_Y18_N54   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~193|datad                                                                                                                                                                                          ;
;   7.277 ;   0.519 ; FR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.295 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.414 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.414 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.453 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.453 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.484 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.484 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.523 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.523 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.741 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                                                                                                                                         ;
;   7.745 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                                                                                                                                             ;
;   8.201 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                                                                               ;
;   8.201 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -4.050 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.200                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.050 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.996  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 82         ; 0.000 ; 1.879 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.719       ; 34         ; 0.018 ; 0.463 ;
;    Cell                ;        ; 27    ; 3.038       ; 61         ; 0.000 ; 0.572 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.204   ; 3.204   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.204 ;   1.879 ; RR ; IC     ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.200   ; 4.996   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.443 ;   0.239 ; RR ; uTco   ; 2      ; FF_X6_Y21_N20        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.583 ;   0.140 ; RR ; CELL   ; 383    ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[13]                                                                                                                                                   ;
;   3.817 ;   0.234 ; RR ; IC     ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|datab                                                                                                                               ;
;   4.102 ;   0.285 ; RR ; CELL   ; 2      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|combout                                                                                                                             ;
;   4.107 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26~la_mlab/laboutb[18]                                                                                                                 ;
;   4.271 ;   0.164 ; RR ; IC     ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|dataf              ;
;   4.316 ;   0.045 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|combout            ;
;   4.320 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4~la_lab/laboutt[18] ;
;   4.632 ;   0.312 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~13|datad                                                                                                                                                                                           ;
;   5.204 ;   0.572 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.222 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.435 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.453 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.666 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.684 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.897 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.915 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.044 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|cout                                                                                                                                                                                           ;
;   6.044 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X10_Y17_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~169|cin                                                                                                                                                                                            ;
;   6.081 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173|cout                                                                                                                                                                                           ;
;   6.081 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X10_Y17_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~177|cin                                                                                                                                                                                            ;
;   6.296 ;   0.215 ; RF ; CELL   ; 2      ; LABCELL_X10_Y17_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~177|sumout                                                                                                                                                                                         ;
;   6.300 ;   0.004 ; FF ; CELL   ; 5      ; LABCELL_X10_Y17_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~177~la_lab/laboutt[9]                                                                                                                                                                              ;
;   6.763 ;   0.463 ; FF ; IC     ; 2      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|datad                                                                                                                                                                                          ;
;   7.276 ;   0.513 ; FR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.294 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.413 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.413 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.452 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.452 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.483 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.483 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.522 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.522 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.740 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                                                                                                                                         ;
;   7.744 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                                                                                                                                             ;
;   8.200 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                                                                               ;
;   8.200 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -4.050 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[9]                                                                                                                                                                                                                                                                                                       ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.200                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.150                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.050 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.996  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.628       ; 82         ; 0.749 ; 1.879 ;
;    Cell                ;        ; 2     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 11    ; 1.740       ; 35         ; 0.000 ; 0.483 ;
;    Cell                ;        ; 26    ; 3.019       ; 60         ; 0.000 ; 0.621 ;
;    uTco                ;        ; 1     ; 0.237       ; 5          ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.204   ; 3.204   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.204 ;   1.879 ; RR ; IC     ; 1      ; FF_X4_Y21_N20        ; High Speed ; atax_A_reg[9]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X4_Y21_N20        ; High Speed ; atax_A_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 8.200   ; 4.996   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.441 ;   0.237 ; RR ; uTco   ; 1      ; FF_X4_Y21_N20        ;            ; atax_A_reg[9]|q                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.566 ;   0.125 ; RR ; CELL   ; 1      ; FF_X4_Y21_N20        ; High Speed ; atax_A_reg[9]~la_mlab/laboutt[13]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.566 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|A[9]|input                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.566 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|A[9]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   3.934 ;   0.368 ; RR ; IC     ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|datac                                                                                                                               ;
;   4.135 ;   0.201 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20|combout                                                                                                                             ;
;   4.140 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X9_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~20~la_mlab/laboutb[18]                                                                                                                 ;
;   4.322 ;   0.182 ; RR ; IC     ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|dataf              ;
;   4.369 ;   0.047 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3|combout            ;
;   4.374 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X9_Y21_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~3~la_mlab/laboutb[8] ;
;   4.535 ;   0.161 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~5|datad                                                                                                                                                                                            ;
;   5.156 ;   0.621 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.174 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.387 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.405 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.618 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.636 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.849 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.867 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   5.996 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|cout                                                                                                                                                                                           ;
;   5.996 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X10_Y17_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~169|cin                                                                                                                                                                                            ;
;   6.270 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173|sumout                                                                                                                                                                                         ;
;   6.274 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                                                                                              ;
;   6.757 ;   0.483 ; FF ; IC     ; 3      ; LABCELL_X7_Y18_N54   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~193|datad                                                                                                                                                                                          ;
;   7.276 ;   0.519 ; FR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.294 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.413 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.413 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.452 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.452 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.483 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.483 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.522 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.522 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.740 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|sumout                                                                                                                                                                                         ;
;   7.744 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233~la_lab/laboutt[17]                                                                                                                                                                             ;
;   8.200 ;   0.456 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                                                                                               ;
;   8.200 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.150   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N51  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -4.049 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.197                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.148                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.049 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.993  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 82         ; 0.000 ; 1.879 ;
;    Cell                ;        ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.646       ; 33         ; 0.018 ; 0.483 ;
;    Cell                ;        ; 25    ; 3.108       ; 62         ; 0.000 ; 0.572 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.321       ; 82         ; 0.000 ; 1.744 ;
;    Cell                ;        ; 3     ; 0.506       ; 18         ; 0.000 ; 0.506 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.204   ; 3.204   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   3.204 ;   1.879 ; RR ; IC     ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                   ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                       ;
; 8.197   ; 4.993   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.443 ;   0.239 ; RR ; uTco   ; 2      ; FF_X6_Y21_N20        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                     ;
;   3.583 ;   0.140 ; RR ; CELL   ; 383    ; FF_X6_Y21_N20        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[13]                                                                                                                                                   ;
;   3.817 ;   0.234 ; RR ; IC     ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|datab                                                                                                                               ;
;   4.102 ;   0.285 ; RR ; CELL   ; 2      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26|combout                                                                                                                             ;
;   4.107 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X6_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~26~la_mlab/laboutb[18]                                                                                                                 ;
;   4.271 ;   0.164 ; RR ; IC     ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|dataf              ;
;   4.316 ;   0.045 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4|combout            ;
;   4.320 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y21_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|data_out[0]~4~la_lab/laboutt[18] ;
;   4.632 ;   0.312 ; RR ; IC     ; 3      ; LABCELL_X10_Y21_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~13|datad                                                                                                                                                                                           ;
;   5.204 ;   0.572 ; RF ; CELL   ; 1      ; LABCELL_X10_Y21_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.222 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y20_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   5.435 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y20_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   5.453 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y19_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   5.666 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y19_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   5.684 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y18_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   5.897 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X10_Y18_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   5.915 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X10_Y17_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.044 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X10_Y17_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~165|cout                                                                                                                                                                                           ;
;   6.044 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X10_Y17_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~169|cin                                                                                                                                                                                            ;
;   6.318 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173|sumout                                                                                                                                                                                         ;
;   6.322 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X10_Y17_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                                                                                              ;
;   6.805 ;   0.483 ; FF ; IC     ; 3      ; LABCELL_X7_Y18_N54   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~193|datad                                                                                                                                                                                          ;
;   7.324 ;   0.519 ; FR ; CELL   ; 1      ; LABCELL_X7_Y18_N57   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~197|cout                                                                                                                                                                                           ;
;   7.342 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X7_Y17_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~201|cin                                                                                                                                                                                            ;
;   7.461 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N3    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~205|cout                                                                                                                                                                                           ;
;   7.461 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N6    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~209|cin                                                                                                                                                                                            ;
;   7.500 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N9    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~213|cout                                                                                                                                                                                           ;
;   7.500 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N12   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~217|cin                                                                                                                                                                                            ;
;   7.531 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N15   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~221|cout                                                                                                                                                                                           ;
;   7.531 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X7_Y17_N18   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~225|cin                                                                                                                                                                                            ;
;   7.570 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X7_Y17_N21   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~229|cout                                                                                                                                                                                           ;
;   7.570 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X7_Y17_N24   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~233|cin                                                                                                                                                                                            ;
;   7.830 ;   0.260 ; FR ; CELL   ; 1      ; LABCELL_X7_Y17_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~237|sumout                                                                                                                                                                                         ;
;   7.834 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X7_Y17_N27   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|add_8~237~la_lab/laboutt[18]                                                                                                                                                                             ;
;   8.197 ;   0.363 ; RR ; IC     ; 1      ; MLABCELL_X6_Y16_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]                                                                                                                               ;
;   8.197 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X6_Y16_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.157   ; 3.157   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.827 ;   1.744 ; RR ; IC   ; 1      ; MLABCELL_X6_Y16_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   3.827 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X6_Y16_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   4.157 ;   0.330 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.137   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.148   ; 0.011   ;    ; uTsu ; 0      ; MLABCELL_X6_Y16_N57  ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.716 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.716 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]  ; clock        ; clock2x     ; 0.500        ; -0.221     ; 2.156      ; Slow 900mV 100C Model           ;
; -1.713 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][255] ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][255] ; clock        ; clock2x     ; 0.500        ; -0.230     ; 2.140      ; Slow 900mV 100C Model           ;
; -1.698 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]     ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]     ; clock        ; clock2x     ; 0.500        ; -0.227     ; 2.226      ; Slow 900mV 100C Model           ;
; -1.695 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]  ; clock        ; clock2x     ; 0.500        ; -0.209     ; 2.116      ; Slow 900mV 100C Model           ;
; -1.676 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]     ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ; clock        ; clock2x     ; 0.500        ; -0.227     ; 2.218      ; Slow 900mV 100C Model           ;
; -1.662 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_address_1x[4][6]     ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|address_2x[2][6]     ; clock        ; clock2x     ; 0.500        ; -0.229     ; 2.032      ; Slow 900mV 100C Model           ;
; -1.658 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][185] ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][185] ; clock        ; clock2x     ; 0.500        ; -0.240     ; 2.113      ; Slow 900mV 100C Model           ;
; -1.649 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][76]  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][76]  ; clock        ; clock2x     ; 0.500        ; -0.211     ; 2.075      ; Slow 900mV 100C Model           ;
; -1.648 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][52]  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][52]  ; clock        ; clock2x     ; 0.500        ; -0.231     ; 2.139      ; Slow 900mV 100C Model           ;
; -1.648 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]  ; clock        ; clock2x     ; 0.500        ; -0.209     ; 2.097      ; Slow 900mV 100C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.716 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.447                                                                                                          ;
; Data Required Time              ; 3.731                                                                                                          ;
; Slack                           ; -1.716 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.221 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.156  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.804       ; 85         ; 0.000 ; 2.105 ;
;    Cell                ;        ; 3     ; 0.487       ; 15         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.850       ; 86         ; 1.850 ; 1.850 ;
;    Cell                ;        ; 2     ; 0.088       ; 4          ; 0.000 ; 0.088 ;
;    uTco                ;        ; 1     ; 0.218       ; 10         ; 0.218 ; 0.218 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.632       ; 86         ; 0.000 ; 2.172 ;
;    Cell                ;        ; 3     ; 0.438       ; 14         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                      ;
; 3.291   ; 3.291   ;    ;        ;        ;                      ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                              ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                              ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                    ;
;   3.291 ;   2.105 ; RR ; IC     ; 1      ; FF_X42_Y14_N50       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30]|clk                 ;
;   3.291 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y14_N50       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30]                     ;
; 5.447   ; 2.156   ;    ;        ;        ;                      ;            ; data path                                                                                                                          ;
;   3.509 ;   0.218 ; FF ; uTco   ; 1      ; FF_X42_Y14_N50       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30]|q                   ;
;   3.597 ;   0.088 ; FF ; CELL   ; 1      ; FF_X42_Y14_N50       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30]~la_mlab/laboutb[13] ;
;   5.447 ;   1.850 ; FF ; IC     ; 1      ; FF_X41_Y12_N17       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]|asdata                  ;
;   5.447 ;   0.000 ; FF ; CELL   ; 1      ; FF_X41_Y12_N17       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]                         ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.570   ; 3.070   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                        ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.570 ;   2.172 ; RR ; IC     ; 1      ; FF_X41_Y12_N17      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]|clk ;
;   3.570 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y12_N17      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]     ;
; 3.560   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.731   ; 0.171   ;    ; uTsu   ; 1      ; FF_X41_Y12_N17      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -1.713 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][255] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][255]     ;
; Launch Clock                    ; clock                                                                                                           ;
; Latch Clock                     ; clock2x                                                                                                         ;
; Data Arrival Time               ; 5.221                                                                                                           ;
; Data Required Time              ; 3.508                                                                                                           ;
; Slack                           ; -1.713 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.230 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.140  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.594       ; 84         ; 0.000 ; 1.895 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.752       ; 82         ; 1.752 ; 1.752 ;
;    Cell                ;        ; 2     ; 0.166       ; 8          ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.222       ; 10         ; 0.222 ; 0.222 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.413       ; 85         ; 0.000 ; 1.953 ;
;    Cell                ;        ; 3     ; 0.438       ; 15         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                     ;
; 3.081   ; 3.081   ;    ;        ;        ;                      ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                             ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                             ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                   ;
;   3.081 ;   1.895 ; RR ; IC     ; 1      ; FF_X36_Y18_N11       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][255]|clk               ;
;   3.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y18_N11       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][255]                   ;
; 5.221   ; 2.140   ;    ;        ;        ;                      ;            ; data path                                                                                                                         ;
;   3.303 ;   0.222 ; RR ; uTco   ; 1      ; FF_X36_Y18_N11       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][255]|q                 ;
;   3.469 ;   0.166 ; RR ; CELL   ; 1      ; FF_X36_Y18_N11       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][255]~la_lab/laboutt[7] ;
;   5.221 ;   1.752 ; RR ; IC     ; 1      ; FF_X36_Y18_N4        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][255]|asdata                ;
;   5.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y18_N4        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][255]                       ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                 ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                   ;
; 3.351   ; 2.851   ;    ;        ;        ;                     ;            ; clock path                                                                                                      ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                         ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                           ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                          ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                         ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                               ;
;   3.351 ;   1.953 ; RR ; IC     ; 1      ; FF_X36_Y18_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][255]|clk ;
;   3.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y18_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][255]     ;
; 3.341   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                               ;
; 3.508   ; 0.167   ;    ; uTsu   ; 1      ; FF_X36_Y18_N4       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][255]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -1.698 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.519                                                                                                       ;
; Data Required Time              ; 3.821                                                                                                       ;
; Slack                           ; -1.698 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.227 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.226  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.806       ; 85         ; 0.000 ; 2.107 ;
;    Cell                ;        ; 3     ; 0.487       ; 15         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.665       ; 75         ; 1.665 ; 1.665 ;
;    Cell                ;        ; 4     ; 0.342       ; 15         ; 0.000 ; 0.220 ;
;    uTco                ;        ; 1     ; 0.219       ; 10         ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 86         ; 0.000 ; 2.168 ;
;    Cell                ;        ; 3     ; 0.438       ; 14         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                  ;
; 3.293   ; 3.293   ;    ;        ;        ;                      ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                          ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                          ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                ;
;   3.293 ;   2.107 ; RR ; IC     ; 1      ; FF_X43_Y13_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]|clk                ;
;   3.293 ;   0.000 ; RR ; CELL   ; 1      ; FF_X43_Y13_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]                    ;
; 5.519   ; 2.226   ;    ;        ;        ;                      ;            ; data path                                                                                                                      ;
;   3.512 ;   0.219 ; FF ; uTco   ; 1      ; FF_X43_Y13_N47       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]|q                  ;
;   3.634 ;   0.122 ; FF ; CELL   ; 1      ; FF_X43_Y13_N47       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]~la_lab/laboutb[11] ;
;   5.299 ;   1.665 ; FF ; IC     ; 1      ; MLABCELL_X42_Y13_N24 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~5|datab                            ;
;   5.519 ;   0.220 ; FF ; CELL   ; 1      ; MLABCELL_X42_Y13_N24 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~5|combout                          ;
;   5.519 ;   0.000 ; FF ; CELL   ; 1      ; FF_X42_Y13_N26       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]|d                      ;
;   5.519 ;   0.000 ; FF ; CELL   ; 1      ; FF_X42_Y13_N26       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.566   ; 3.066   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                     ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.566 ;   2.168 ; RR ; IC     ; 1      ; FF_X42_Y13_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]|clk ;
;   3.566 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y13_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]     ;
; 3.556   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.821   ; 0.265   ;    ; uTsu   ; 1      ; FF_X42_Y13_N26      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -1.695 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.407                                                                                                          ;
; Data Required Time              ; 3.712                                                                                                          ;
; Slack                           ; -1.695 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.209 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.116  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.804       ; 85         ; 0.000 ; 2.105 ;
;    Cell                ;        ; 3     ; 0.487       ; 15         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.814       ; 86         ; 1.814 ; 1.814 ;
;    Cell                ;        ; 2     ; 0.085       ; 4          ; 0.000 ; 0.085 ;
;    uTco                ;        ; 1     ; 0.217       ; 10         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.644       ; 86         ; 0.000 ; 2.184 ;
;    Cell                ;        ; 3     ; 0.438       ; 14         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                      ;
; 3.291   ; 3.291   ;    ;        ;        ;                      ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                              ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                              ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                    ;
;   3.291 ;   2.105 ; RR ; IC     ; 1      ; FF_X42_Y14_N56       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]|clk                 ;
;   3.291 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y14_N56       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]                     ;
; 5.407   ; 2.116   ;    ;        ;        ;                      ;            ; data path                                                                                                                          ;
;   3.508 ;   0.217 ; FF ; uTco   ; 1      ; FF_X42_Y14_N56       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]|q                   ;
;   3.593 ;   0.085 ; FF ; CELL   ; 1      ; FF_X42_Y14_N56       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]~la_mlab/laboutb[17] ;
;   5.407 ;   1.814 ; FF ; IC     ; 1      ; FF_X41_Y14_N55       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]|asdata                  ;
;   5.407 ;   0.000 ; FF ; CELL   ; 1      ; FF_X41_Y14_N55       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]                         ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.582   ; 3.082   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                        ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.582 ;   2.184 ; RR ; IC     ; 1      ; FF_X41_Y14_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]|clk ;
;   3.582 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y14_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]     ;
; 3.572   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.712   ; 0.140   ;    ; uTsu   ; 1      ; FF_X41_Y14_N55      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -1.676 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.511                                                                                                       ;
; Data Required Time              ; 3.835                                                                                                       ;
; Slack                           ; -1.676 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.227 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.218  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.806       ; 85         ; 0.000 ; 2.107 ;
;    Cell                ;        ; 3     ; 0.487       ; 15         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.549       ; 70         ; 1.549 ; 1.549 ;
;    Cell                ;        ; 4     ; 0.444       ; 20         ; 0.000 ; 0.262 ;
;    uTco                ;        ; 1     ; 0.225       ; 10         ; 0.225 ; 0.225 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 86         ; 0.000 ; 2.168 ;
;    Cell                ;        ; 3     ; 0.438       ; 14         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                   ;
; 3.293   ; 3.293   ;    ;        ;        ;                      ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                           ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                             ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                            ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                           ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                 ;
;   3.293 ;   2.107 ; RR ; IC     ; 1      ; FF_X42_Y13_N55       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]|clk                 ;
;   3.293 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y13_N55       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]                     ;
; 5.511   ; 2.218   ;    ;        ;        ;                      ;            ; data path                                                                                                                       ;
;   3.518 ;   0.225 ; RR ; uTco   ; 1      ; FF_X42_Y13_N55       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]|q                   ;
;   3.700 ;   0.182 ; RR ; CELL   ; 1      ; FF_X42_Y13_N55       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]~la_mlab/laboutb[16] ;
;   5.249 ;   1.549 ; RR ; IC     ; 1      ; MLABCELL_X42_Y13_N3  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~4|dataa                             ;
;   5.511 ;   0.262 ; RR ; CELL   ; 1      ; MLABCELL_X42_Y13_N3  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~4|combout                           ;
;   5.511 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y13_N4        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]|d                       ;
;   5.511 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y13_N4        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.566   ; 3.066   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                     ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.566 ;   2.168 ; RR ; IC     ; 1      ; FF_X42_Y13_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]|clk ;
;   3.566 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y13_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
; 3.556   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.835   ; 0.279   ;    ; uTsu   ; 1      ; FF_X42_Y13_N4       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -1.662 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_address_1x[4][6] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|address_2x[2][6]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.107                                                                                                       ;
; Data Required Time              ; 3.445                                                                                                       ;
; Slack                           ; -1.662 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.229 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.032  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.588       ; 84         ; 0.000 ; 1.889 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.731       ; 85         ; 1.731 ; 1.731 ;
;    Cell                ;        ; 2     ; 0.076       ; 4          ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.225       ; 11         ; 0.225 ; 0.225 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.408       ; 85         ; 0.000 ; 1.948 ;
;    Cell                ;        ; 3     ; 0.438       ; 15         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                 ;
; 3.075   ; 3.075   ;    ;        ;        ;                      ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                         ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                         ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                               ;
;   3.075 ;   1.889 ; RR ; IC     ; 1      ; FF_X37_Y19_N40       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_address_1x[4][6]|clk               ;
;   3.075 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y19_N40       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_address_1x[4][6]                   ;
; 5.107   ; 2.032   ;    ;        ;        ;                      ;            ; data path                                                                                                                     ;
;   3.300 ;   0.225 ; FF ; uTco   ; 1      ; FF_X37_Y19_N40       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_address_1x[4][6]|q                 ;
;   3.376 ;   0.076 ; FF ; CELL   ; 1      ; FF_X37_Y19_N40       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_address_1x[4][6]~la_lab/laboutb[6] ;
;   5.107 ;   1.731 ; FF ; IC     ; 1      ; FF_X32_Y19_N26       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|address_2x[2][6]|d                     ;
;   5.107 ;   0.000 ; FF ; CELL   ; 1      ; FF_X32_Y19_N26       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|address_2x[2][6]                       ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 3.346   ; 2.846   ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                     ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                           ;
;   3.346 ;   1.948 ; RR ; IC     ; 1      ; FF_X32_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|address_2x[2][6]|clk ;
;   3.346 ;   0.000 ; RR ; CELL   ; 1      ; FF_X32_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|address_2x[2][6]     ;
; 3.336   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                           ;
; 3.445   ; 0.109   ;    ; uTsu   ; 1      ; FF_X32_Y19_N26      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|address_2x[2][6]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -1.658 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][185] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][185]     ;
; Launch Clock                    ; clock                                                                                                           ;
; Latch Clock                     ; clock2x                                                                                                         ;
; Data Arrival Time               ; 5.188                                                                                                           ;
; Data Required Time              ; 3.530                                                                                                           ;
; Slack                           ; -1.658 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.240 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.113  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.588       ; 84         ; 0.000 ; 1.889 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.818       ; 86         ; 1.818 ; 1.818 ;
;    Cell                ;        ; 2     ; 0.075       ; 4          ; 0.000 ; 0.075 ;
;    uTco                ;        ; 1     ; 0.220       ; 10         ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.397       ; 85         ; 0.000 ; 1.937 ;
;    Cell                ;        ; 3     ; 0.438       ; 15         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                       ;
; 3.075   ; 3.075   ;    ;        ;        ;                      ;            ; clock path                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                               ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                 ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                               ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                     ;
;   3.075 ;   1.889 ; RR ; IC     ; 1      ; FF_X28_Y18_N52       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][185]|clk                 ;
;   3.075 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y18_N52       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][185]                     ;
; 5.188   ; 2.113   ;    ;        ;        ;                      ;            ; data path                                                                                                                           ;
;   3.295 ;   0.220 ; FF ; uTco   ; 1      ; FF_X28_Y18_N52       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][185]|q                   ;
;   3.370 ;   0.075 ; FF ; CELL   ; 1      ; FF_X28_Y18_N52       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][185]~la_mlab/laboutb[14] ;
;   5.188 ;   1.818 ; FF ; IC     ; 1      ; FF_X28_Y18_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][185]|asdata                  ;
;   5.188 ;   0.000 ; FF ; CELL   ; 1      ; FF_X28_Y18_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][185]                         ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                 ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                   ;
; 3.335   ; 2.835   ;    ;        ;        ;                     ;            ; clock path                                                                                                      ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                         ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                           ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                          ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                         ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                               ;
;   3.335 ;   1.937 ; RR ; IC     ; 1      ; FF_X28_Y18_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][185]|clk ;
;   3.335 ;   0.000 ; RR ; CELL   ; 1      ; FF_X28_Y18_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][185]     ;
; 3.325   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                               ;
; 3.530   ; 0.205   ;    ; uTsu   ; 1      ; FF_X28_Y18_N23      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][185]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -1.649 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][76] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][76]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.155                                                                                                          ;
; Data Required Time              ; 3.506                                                                                                          ;
; Slack                           ; -1.649 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.211 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.075  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.593       ; 84         ; 0.000 ; 1.894 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.726       ; 83         ; 1.726 ; 1.726 ;
;    Cell                ;        ; 2     ; 0.128       ; 6          ; 0.000 ; 0.128 ;
;    uTco                ;        ; 1     ; 0.221       ; 11         ; 0.221 ; 0.221 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.431       ; 85         ; 0.000 ; 1.971 ;
;    Cell                ;        ; 3     ; 0.438       ; 15         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                     ;
; 3.080   ; 3.080   ;    ;        ;        ;                      ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                             ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                             ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                   ;
;   3.080 ;   1.894 ; RR ; IC     ; 1      ; FF_X33_Y15_N19       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][76]|clk                ;
;   3.080 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y15_N19       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][76]                    ;
; 5.155   ; 2.075   ;    ;        ;        ;                      ;            ; data path                                                                                                                         ;
;   3.301 ;   0.221 ; FF ; uTco   ; 1      ; FF_X33_Y15_N19       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][76]|q                  ;
;   3.429 ;   0.128 ; FF ; CELL   ; 1      ; FF_X33_Y15_N19       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][76]~la_lab/laboutt[12] ;
;   5.155 ;   1.726 ; FF ; IC     ; 1      ; FF_X32_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][76]|asdata                 ;
;   5.155 ;   0.000 ; FF ; CELL   ; 1      ; FF_X32_Y15_N5        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][76]                        ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.369   ; 2.869   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                        ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.369 ;   1.971 ; RR ; IC     ; 1      ; FF_X32_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][76]|clk ;
;   3.369 ;   0.000 ; RR ; CELL   ; 1      ; FF_X32_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][76]     ;
; 3.359   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.506   ; 0.147   ;    ; uTsu   ; 1      ; FF_X32_Y15_N5       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][76]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -1.648 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][52] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][52]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.206                                                                                                          ;
; Data Required Time              ; 3.558                                                                                                          ;
; Slack                           ; -1.648 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.231 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.139  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.580       ; 84         ; 0.000 ; 1.881 ;
;    Cell                ;        ; 3     ; 0.487       ; 16         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.837       ; 86         ; 1.837 ; 1.837 ;
;    Cell                ;        ; 2     ; 0.076       ; 4          ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.226       ; 11         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.398       ; 85         ; 0.000 ; 1.938 ;
;    Cell                ;        ; 3     ; 0.438       ; 15         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                     ;
; 3.067   ; 3.067   ;    ;        ;        ;                      ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                             ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                             ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                   ;
;   3.067 ;   1.881 ; RR ; IC     ; 1      ; FF_X27_Y17_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][52]|clk                ;
;   3.067 ;   0.000 ; RR ; CELL   ; 1      ; FF_X27_Y17_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][52]                    ;
; 5.206   ; 2.139   ;    ;        ;        ;                      ;            ; data path                                                                                                                         ;
;   3.293 ;   0.226 ; FF ; uTco   ; 1      ; FF_X27_Y17_N46       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][52]|q                  ;
;   3.369 ;   0.076 ; FF ; CELL   ; 1      ; FF_X27_Y17_N46       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][52]~la_lab/laboutb[10] ;
;   5.206 ;   1.837 ; FF ; IC     ; 1      ; FF_X27_Y17_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][52]|asdata                 ;
;   5.206 ;   0.000 ; FF ; CELL   ; 1      ; FF_X27_Y17_N23       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][52]                        ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.336   ; 2.836   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                        ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.336 ;   1.938 ; RR ; IC     ; 1      ; FF_X27_Y17_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][52]|clk ;
;   3.336 ;   0.000 ; RR ; CELL   ; 1      ; FF_X27_Y17_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][52]     ;
; 3.326   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.558   ; 0.232   ;    ; uTsu   ; 1      ; FF_X27_Y17_N23      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|writedata_2x[1][52]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -1.648 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.388                                                                                                          ;
; Data Required Time              ; 3.740                                                                                                          ;
; Slack                           ; -1.648 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.209 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.097  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.804       ; 85         ; 0.000 ; 2.105 ;
;    Cell                ;        ; 3     ; 0.487       ; 15         ; 0.000 ; 0.487 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.789       ; 85         ; 1.789 ; 1.789 ;
;    Cell                ;        ; 2     ; 0.091       ; 4          ; 0.000 ; 0.091 ;
;    uTco                ;        ; 1     ; 0.217       ; 10         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.644       ; 86         ; 0.000 ; 2.184 ;
;    Cell                ;        ; 3     ; 0.438       ; 14         ; 0.000 ; 0.438 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                      ;
; 3.291   ; 3.291   ;    ;        ;        ;                      ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                              ;
;   0.699 ;   0.699 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.186 ;   0.487 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.186 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                              ;
;   1.186 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                    ;
;   3.291 ;   2.105 ; RR ; IC     ; 1      ; FF_X42_Y14_N16       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|clk                 ;
;   3.291 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y14_N16       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]                     ;
; 5.388   ; 2.097   ;    ;        ;        ;                      ;            ; data path                                                                                                                          ;
;   3.508 ;   0.217 ; FF ; uTco   ; 1      ; FF_X42_Y14_N16       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|q                   ;
;   3.599 ;   0.091 ; FF ; CELL   ; 1      ; FF_X42_Y14_N16       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]~la_mlab/laboutt[10] ;
;   5.388 ;   1.789 ; FF ; IC     ; 1      ; FF_X41_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|asdata                  ;
;   5.388 ;   0.000 ; FF ; CELL   ; 1      ; FF_X41_Y14_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]                         ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 3.582   ; 3.082   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                        ;
;   0.960 ;   0.460 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.398 ;   0.438 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.398 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.398 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                              ;
;   3.582 ;   2.184 ; RR ; IC     ; 1      ; FF_X41_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|clk ;
;   3.582 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y14_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; 3.572   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 3.740   ; 0.168   ;    ; uTsu   ; 1      ; FF_X41_Y14_N29      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (10 violated).  Worst case slack is -0.205 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.205 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][98]           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][98]  ; clock2x      ; clock       ; 0.000        ; 0.235      ; 0.427      ; Slow 900mV -40C Model           ;
; -0.199 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][153]          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][153] ; clock2x      ; clock       ; 0.000        ; 0.234      ; 0.431      ; Slow 900mV -40C Model           ;
; -0.195 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][241]~DUPLICATE ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][241] ; clock2x      ; clock       ; 0.000        ; 0.235      ; 0.439      ; Slow 900mV -40C Model           ;
; -0.195 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][156]          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][156] ; clock2x      ; clock       ; 0.000        ; 0.250      ; 0.456      ; Slow 900mV -40C Model           ;
; -0.195 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1]            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]   ; clock2x      ; clock       ; 0.000        ; 0.219      ; 0.422      ; Slow 900mV -40C Model           ;
; -0.193 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][253]           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][253] ; clock2x      ; clock       ; 0.000        ; 0.251      ; 0.490      ; Slow 900mV -40C Model           ;
; -0.192 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][134]          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][134] ; clock2x      ; clock       ; 0.000        ; 0.238      ; 0.444      ; Slow 900mV -40C Model           ;
; -0.190 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]  ; clock2x      ; clock       ; 0.000        ; 0.239      ; 0.481      ; Slow 900mV -40C Model           ;
; -0.186 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][240]          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][240] ; clock2x      ; clock       ; 0.000        ; 0.234      ; 0.479      ; Slow 900mV -40C Model           ;
; -0.184 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]  ; clock2x      ; clock       ; 0.000        ; 0.234      ; 0.507      ; Slow 900mV -40C Model           ;
+--------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is -0.205 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][98] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][98]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.395                                                                                                          ;
; Data Required Time              ; 3.600                                                                                                          ;
; Slack                           ; -0.205 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.235 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.427 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.474       ; 83         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.174       ; 41         ; 0.174 ; 0.174 ;
;    Cell                ;       ; 2     ; 0.059       ; 14         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.194       ; 45         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.627       ; 82         ; 0.000 ; 1.878 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 2.968   ; 2.968   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                          ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   2.968 ;   1.965 ; RR ; IC     ; 1      ; FF_X34_Y22_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][98]|clk               ;
;   2.968 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y22_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][98]                   ;
; 3.395   ; 0.427   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.162 ;   0.194 ; FF ; uTco   ; 1      ; FF_X34_Y22_N14      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][98]|q                 ;
;   3.221 ;   0.059 ; FF ; CELL   ; 1      ; FF_X34_Y22_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][98]~la_lab/laboutt[9] ;
;   3.395 ;   0.174 ; FF ; IC     ; 1      ; FF_X34_Y22_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][98]|asdata                 ;
;   3.395 ;   0.000 ; FF ; CELL   ; 1      ; FF_X34_Y22_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][98]                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.203   ; 3.203   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.203 ;   1.878 ; RR ; IC     ; 1      ; FF_X34_Y22_N7        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][98]|clk ;
;   3.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y22_N7        ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][98]     ;
; 3.213   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.600   ; 0.387   ;    ; uTh    ; 1      ; FF_X34_Y22_N7        ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][98]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.199 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][153] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][153]      ;
; Launch Clock                    ; clock2x                                                                                                         ;
; Latch Clock                     ; clock                                                                                                           ;
; Data Arrival Time               ; 3.400                                                                                                           ;
; Data Required Time              ; 3.599                                                                                                           ;
; Slack                           ; -0.199 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.234 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.431 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.475       ; 83         ; 0.000 ; 1.966 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.178       ; 41         ; 0.178 ; 0.178 ;
;    Cell                ;       ; 2     ; 0.059       ; 14         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.194       ; 45         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.627       ; 82         ; 0.000 ; 1.878 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 2.969   ; 2.969   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                           ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   2.969 ;   1.966 ; RR ; IC     ; 1      ; FF_X36_Y22_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][153]|clk               ;
;   2.969 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y22_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][153]                   ;
; 3.400   ; 0.431   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.163 ;   0.194 ; FF ; uTco   ; 1      ; FF_X36_Y22_N32      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][153]|q                 ;
;   3.222 ;   0.059 ; FF ; CELL   ; 1      ; FF_X36_Y22_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][153]~la_lab/laboutb[1] ;
;   3.400 ;   0.178 ; FF ; IC     ; 1      ; FF_X36_Y22_N37      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][153]|asdata                 ;
;   3.400 ;   0.000 ; FF ; CELL   ; 1      ; FF_X36_Y22_N37      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][153]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                  ;
; 3.203   ; 3.203   ;    ;        ;        ;                      ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                           ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                          ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                ;
;   3.203 ;   1.878 ; RR ; IC     ; 1      ; FF_X36_Y22_N37       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][153]|clk ;
;   3.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y22_N37       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][153]     ;
; 3.213   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                              ;
; 3.599   ; 0.386   ;    ; uTh    ; 1      ; FF_X36_Y22_N37       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][153]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.195 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][241]~DUPLICATE ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][241]               ;
; Launch Clock                    ; clock2x                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                    ;
; Data Arrival Time               ; 3.413                                                                                                                    ;
; Data Required Time              ; 3.608                                                                                                                    ;
; Slack                           ; -0.195 (VIOLATED)                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.235 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.439 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.480       ; 83         ; 0.000 ; 1.971 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.187       ; 43         ; 0.187 ; 0.187 ;
;    Cell                ;       ; 2     ; 0.059       ; 13         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.193       ; 44         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.633       ; 82         ; 0.000 ; 1.884 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                               ;
; 2.974   ; 2.974   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                     ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                       ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                      ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                     ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                           ;
;   2.974 ;   1.971 ; RR ; IC     ; 1      ; FF_X31_Y25_N28      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][241]~DUPLICATE|clk                ;
;   2.974 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y25_N28      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][241]~DUPLICATE                    ;
; 3.413   ; 0.439   ;    ;        ;        ;                     ;            ; data path                                                                                                                                   ;
;   3.167 ;   0.193 ; FF ; uTco   ; 1      ; FF_X31_Y25_N28      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][241]~DUPLICATE|q                  ;
;   3.226 ;   0.059 ; FF ; CELL   ; 1      ; FF_X31_Y25_N28      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][241]~DUPLICATE~la_lab/laboutt[18] ;
;   3.413 ;   0.187 ; FF ; IC     ; 1      ; FF_X31_Y25_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][241]|d                                ;
;   3.413 ;   0.000 ; FF ; CELL   ; 1      ; FF_X31_Y25_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][241]                                  ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                  ;
; 3.209   ; 3.209   ;    ;        ;        ;                      ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                           ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                          ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                ;
;   3.209 ;   1.884 ; RR ; IC     ; 1      ; FF_X31_Y25_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][241]|clk ;
;   3.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y25_N41       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][241]     ;
; 3.219   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                              ;
; 3.608   ; 0.389   ;    ; uTh    ; 1      ; FF_X31_Y25_N41       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][241]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.195 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][156] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][156]      ;
; Launch Clock                    ; clock2x                                                                                                         ;
; Latch Clock                     ; clock                                                                                                           ;
; Data Arrival Time               ; 3.415                                                                                                           ;
; Data Required Time              ; 3.610                                                                                                           ;
; Slack                           ; -0.195 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.250 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.456 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.465       ; 83         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.163       ; 36         ; 0.163 ; 0.163 ;
;    Cell                ;       ; 2     ; 0.099       ; 22         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 43         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.633       ; 82         ; 0.000 ; 1.884 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 2.959   ; 2.959   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                           ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   2.959 ;   1.956 ; RR ; IC     ; 1      ; FF_X35_Y23_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][156]|clk               ;
;   2.959 ;   0.000 ; RR ; CELL   ; 1      ; FF_X35_Y23_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][156]                   ;
; 3.415   ; 0.456   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.153 ;   0.194 ; FF ; uTco   ; 1      ; FF_X35_Y23_N41      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][156]|q                 ;
;   3.252 ;   0.099 ; FF ; CELL   ; 1      ; FF_X35_Y23_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][156]~la_lab/laboutb[7] ;
;   3.415 ;   0.163 ; FF ; IC     ; 1      ; FF_X35_Y23_N59      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][156]|asdata                 ;
;   3.415 ;   0.000 ; FF ; CELL   ; 1      ; FF_X35_Y23_N59      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][156]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                  ;
; 3.209   ; 3.209   ;    ;        ;        ;                      ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                           ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                          ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                ;
;   3.209 ;   1.884 ; RR ; IC     ; 1      ; FF_X35_Y23_N59       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][156]|clk ;
;   3.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X35_Y23_N59       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][156]     ;
; 3.219   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                              ;
; 3.610   ; 0.391   ;    ; uTh    ; 1      ; FF_X35_Y23_N59       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][156]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is -0.195 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]      ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.404                                                                                                         ;
; Data Required Time              ; 3.599                                                                                                         ;
; Slack                           ; -0.195 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.219 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.422 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.488       ; 83         ; 0.000 ; 1.979 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.165       ; 39         ; 0.165 ; 0.165 ;
;    Cell                ;       ; 2     ; 0.064       ; 15         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.193       ; 46         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.625       ; 82         ; 0.000 ; 1.876 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 2.982   ; 2.982   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                          ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   2.982 ;   1.979 ; RR ; IC     ; 1      ; FF_X33_Y19_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1]|clk                ;
;   2.982 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y19_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1]                    ;
; 3.404   ; 0.422   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.175 ;   0.193 ; FF ; uTco   ; 1      ; FF_X33_Y19_N50      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1]|q                  ;
;   3.239 ;   0.064 ; FF ; CELL   ; 1      ; FF_X33_Y19_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1]~la_lab/laboutb[13] ;
;   3.404 ;   0.165 ; FF ; IC     ; 1      ; FF_X34_Y19_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]|d                       ;
;   3.404 ;   0.000 ; FF ; CELL   ; 1      ; FF_X34_Y19_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]                         ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                ;
; 3.201   ; 3.201   ;    ;        ;        ;                      ;            ; clock path                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                        ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                          ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                         ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                        ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                              ;
;   3.201 ;   1.876 ; RR ; IC     ; 1      ; FF_X34_Y19_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]|clk ;
;   3.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y19_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]     ;
; 3.211   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                            ;
; 3.599   ; 0.388   ;    ; uTh    ; 1      ; FF_X34_Y19_N53       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]     ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is -0.193 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][253] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][253]     ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.448                                                                                                          ;
; Data Required Time              ; 3.641                                                                                                          ;
; Slack                           ; -0.193 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.251 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.490 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.464       ; 83         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.197       ; 40         ; 0.197 ; 0.197 ;
;    Cell                ;       ; 2     ; 0.099       ; 20         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 40         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.633       ; 82         ; 0.000 ; 1.884 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 2.958   ; 2.958   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                          ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                          ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                ;
;   2.958 ;   1.955 ; RR ; IC     ; 1      ; FF_X31_Y23_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][253]|clk               ;
;   2.958 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y23_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][253]                   ;
; 3.448   ; 0.490   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.152 ;   0.194 ; FF ; uTco   ; 1      ; FF_X31_Y23_N35      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][253]|q                 ;
;   3.251 ;   0.099 ; FF ; CELL   ; 2      ; FF_X31_Y23_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][253]~la_lab/laboutb[3] ;
;   3.448 ;   0.197 ; FF ; IC     ; 1      ; FF_X31_Y23_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][253]|asdata                ;
;   3.448 ;   0.000 ; FF ; CELL   ; 1      ; FF_X31_Y23_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][253]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                  ;
; 3.209   ; 3.209   ;    ;        ;        ;                      ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                           ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                          ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                ;
;   3.209 ;   1.884 ; RR ; IC     ; 1      ; FF_X31_Y23_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][253]|clk ;
;   3.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y23_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][253]     ;
; 3.219   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                              ;
; 3.641   ; 0.422   ;    ; uTh    ; 1      ; FF_X31_Y23_N38       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[3][253]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is -0.192 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][134] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][134]      ;
; Launch Clock                    ; clock2x                                                                                                         ;
; Latch Clock                     ; clock                                                                                                           ;
; Data Arrival Time               ; 3.419                                                                                                           ;
; Data Required Time              ; 3.611                                                                                                           ;
; Slack                           ; -0.192 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.238 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.444 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.481       ; 83         ; 0.000 ; 1.972 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.186       ; 42         ; 0.186 ; 0.186 ;
;    Cell                ;       ; 2     ; 0.064       ; 14         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.194       ; 44         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.637       ; 82         ; 0.000 ; 1.888 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 2.975   ; 2.975   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                           ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   2.975 ;   1.972 ; RR ; IC     ; 1      ; FF_X36_Y26_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][134]|clk               ;
;   2.975 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y26_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][134]                   ;
; 3.419   ; 0.444   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.169 ;   0.194 ; FF ; uTco   ; 1      ; FF_X36_Y26_N34      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][134]|q                 ;
;   3.233 ;   0.064 ; FF ; CELL   ; 1      ; FF_X36_Y26_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][134]~la_lab/laboutb[2] ;
;   3.419 ;   0.186 ; FF ; IC     ; 1      ; FF_X36_Y26_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][134]|d                      ;
;   3.419 ;   0.000 ; FF ; CELL   ; 1      ; FF_X36_Y26_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][134]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                  ;
; 3.213   ; 3.213   ;    ;        ;        ;                      ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                           ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                          ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                ;
;   3.213 ;   1.888 ; RR ; IC     ; 1      ; FF_X36_Y26_N11       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][134]|clk ;
;   3.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y26_N11       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][134]     ;
; 3.223   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                              ;
; 3.611   ; 0.388   ;    ; uTh    ; 1      ; FF_X36_Y26_N11       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][134]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is -0.190 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.444                                                                                                          ;
; Data Required Time              ; 3.634                                                                                                          ;
; Slack                           ; -0.190 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.239 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.481 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.469       ; 83         ; 0.000 ; 1.960 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.186       ; 39         ; 0.186 ; 0.186 ;
;    Cell                ;       ; 2     ; 0.102       ; 21         ; 0.000 ; 0.102 ;
;    uTco                ;       ; 1     ; 0.193       ; 40         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.626       ; 82         ; 0.000 ; 1.877 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 2.963   ; 2.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                           ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   2.963 ;   1.960 ; RR ; IC     ; 1      ; FF_X35_Y20_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]|clk                ;
;   2.963 ;   0.000 ; RR ; CELL   ; 1      ; FF_X35_Y20_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]                    ;
; 3.444   ; 0.481   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.156 ;   0.193 ; FF ; uTco   ; 1      ; FF_X35_Y20_N55      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]|q                  ;
;   3.258 ;   0.102 ; FF ; CELL   ; 1      ; FF_X35_Y20_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]~la_lab/laboutb[16] ;
;   3.444 ;   0.186 ; FF ; IC     ; 1      ; FF_X35_Y20_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]|asdata                  ;
;   3.444 ;   0.000 ; FF ; CELL   ; 1      ; FF_X35_Y20_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.202   ; 3.202   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.202 ;   1.877 ; RR ; IC     ; 1      ; FF_X35_Y20_N44       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]|clk ;
;   3.202 ;   0.000 ; RR ; CELL   ; 1      ; FF_X35_Y20_N44       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]     ;
; 3.212   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.634   ; 0.422   ;    ; uTh    ; 1      ; FF_X35_Y20_N44       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is -0.186 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][240] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][240]      ;
; Launch Clock                    ; clock2x                                                                                                         ;
; Latch Clock                     ; clock                                                                                                           ;
; Data Arrival Time               ; 3.448                                                                                                           ;
; Data Required Time              ; 3.634                                                                                                           ;
; Slack                           ; -0.186 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.234 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.479 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.475       ; 83         ; 0.000 ; 1.966 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.186       ; 39         ; 0.186 ; 0.186 ;
;    Cell                ;       ; 2     ; 0.099       ; 21         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 41         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.627       ; 82         ; 0.000 ; 1.878 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                      ;
; 2.969   ; 2.969   ;    ;        ;        ;                     ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                            ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                              ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                             ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                            ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                  ;
;   2.969 ;   1.966 ; RR ; IC     ; 1      ; FF_X36_Y22_N47      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][240]|clk                ;
;   2.969 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y22_N47      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][240]                    ;
; 3.448   ; 0.479   ;    ;        ;        ;                     ;            ; data path                                                                                                                          ;
;   3.163 ;   0.194 ; FF ; uTco   ; 1      ; FF_X36_Y22_N47      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][240]|q                  ;
;   3.262 ;   0.099 ; FF ; CELL   ; 1      ; FF_X36_Y22_N47      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][240]~la_lab/laboutb[11] ;
;   3.448 ;   0.186 ; FF ; IC     ; 1      ; FF_X36_Y22_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][240]|asdata                  ;
;   3.448 ;   0.000 ; FF ; CELL   ; 1      ; FF_X36_Y22_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][240]                         ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                  ;
; 3.203   ; 3.203   ;    ;        ;        ;                      ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                           ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                          ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                ;
;   3.203 ;   1.878 ; RR ; IC     ; 1      ; FF_X36_Y22_N13       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][240]|clk ;
;   3.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y22_N13       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][240]     ;
; 3.213   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                              ;
; 3.634   ; 0.421   ;    ; uTh    ; 1      ; FF_X36_Y22_N13       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][240]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is -0.184 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.473                                                                                                          ;
; Data Required Time              ; 3.657                                                                                                          ;
; Slack                           ; -0.184 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.234 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.507 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.472       ; 83         ; 0.000 ; 1.963 ;
;    Cell                ;       ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.215       ; 42         ; 0.215 ; 0.215 ;
;    Cell                ;       ; 2     ; 0.099       ; 20         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.193       ; 38         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.624       ; 82         ; 0.000 ; 1.875 ;
;    Cell                ;       ; 3     ; 0.576       ; 18         ; 0.000 ; 0.576 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 2.966   ; 2.966   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                           ;
;   0.509 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   1.003 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   1.003 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                           ;
;   1.003 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                 ;
;   2.966 ;   1.963 ; RR ; IC     ; 1      ; FF_X36_Y16_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]|clk                ;
;   2.966 ;   0.000 ; RR ; CELL   ; 1      ; FF_X36_Y16_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]                    ;
; 3.473   ; 0.507   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.159 ;   0.193 ; FF ; uTco   ; 1      ; FF_X36_Y16_N23      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]|q                  ;
;   3.258 ;   0.099 ; FF ; CELL   ; 1      ; FF_X36_Y16_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]~la_lab/laboutt[15] ;
;   3.473 ;   0.215 ; FF ; IC     ; 1      ; FF_X37_Y16_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]|d                       ;
;   3.473 ;   0.000 ; FF ; CELL   ; 1      ; FF_X37_Y16_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                 ;
; 3.200   ; 3.200   ;    ;        ;        ;                      ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                         ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.325 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                         ;
;   1.325 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                               ;
;   3.200 ;   1.875 ; RR ; IC     ; 1      ; FF_X37_Y16_N10       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]|clk ;
;   3.200 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y16_N10       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]     ;
; 3.210   ; 0.010   ;    ;        ;        ;                      ;            ; clock uncertainty                                                                                             ;
; 3.657   ; 0.447   ;    ; uTh    ; 1      ; FF_X37_Y16_N10       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.023 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][53]  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][53]  ; clock2x      ; clock2x     ; 0.000        ; 0.001      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][116] ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][116] ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.251      ; Fast 900mV -40C Model           ;
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][2]   ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]   ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][20]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]  ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.251      ; Fast 900mV -40C Model           ;
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]  ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][89]  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][89]  ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.251      ; Fast 900mV -40C Model           ;
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][39]  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][39]  ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.251      ; Fast 900mV -40C Model           ;
; 0.024 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]  ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.024 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][94]  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][94]  ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.024 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][155] ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][155] ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][53]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][53] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.838                                                                                                          ;
; Data Required Time              ; 1.815                                                                                                          ;
; Slack                           ; 0.023                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.353       ; 85         ; 0.000 ; 1.125 ;
;    Cell                ;       ; 3     ; 0.232       ; 15         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.530       ; 85         ; 0.000 ; 1.218 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.585   ; 1.585   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.585 ;   1.125 ; RR ; IC     ; 1      ; FF_X34_Y17_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][53]|clk ;
;   1.585 ;   0.000 ; RR ; CELL   ; 1      ; FF_X34_Y17_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][53]     ;
; 1.838   ; 0.253   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.682 ;   0.097 ; FF ; uTco   ; 2      ; FF_X34_Y17_N1       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][53]|q   ;
;   1.838 ;   0.156 ; FF ; CELL   ; 1      ; FF_X34_Y17_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][53]|d  ;
;   1.838 ;   0.000 ; FF ; CELL   ; 1      ; FF_X34_Y17_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][53]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.586   ; 1.586    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.797 ;   1.218  ; RR ; IC     ; 1      ; FF_X34_Y17_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][53]|clk ;
;   1.797 ;   0.000  ; RR ; CELL   ; 1      ; FF_X34_Y17_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][53]     ;
;   1.586 ;   -0.211 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.815   ; 0.229    ;    ; uTh    ; 1      ; FF_X34_Y17_N2       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][53]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is 0.023 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][116]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][116] ;
; Launch Clock                    ; clock2x                                                                                                         ;
; Latch Clock                     ; clock2x                                                                                                         ;
; Data Arrival Time               ; 1.834                                                                                                           ;
; Data Required Time              ; 1.811                                                                                                           ;
; Slack                           ; 0.023                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.351       ; 85         ; 0.000 ; 1.123 ;
;    Cell                ;       ; 3     ; 0.232       ; 15         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.527       ; 85         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.583   ; 1.583   ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.583 ;   1.123 ; RR ; IC     ; 1      ; FF_X31_Y18_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][116]|clk ;
;   1.583 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y18_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][116]     ;
; 1.834   ; 0.251   ;    ;        ;        ;                     ;            ; data path                                                                                                          ;
;   1.678 ;   0.095 ; FF ; uTco   ; 2      ; FF_X31_Y18_N55      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][116]|q   ;
;   1.834 ;   0.156 ; FF ; CELL   ; 1      ; FF_X31_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][116]|d  ;
;   1.834 ;   0.000 ; FF ; CELL   ; 1      ; FF_X31_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][116]    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                       ;
; 1.583   ; 1.583    ;    ;        ;        ;                     ;            ; clock path                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                             ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                               ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                              ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                             ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                   ;
;   1.794 ;   1.215  ; RR ; IC     ; 1      ; FF_X31_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][116]|clk ;
;   1.794 ;   0.000  ; RR ; CELL   ; 1      ; FF_X31_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][116]     ;
;   1.583 ;   -0.211 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                             ;
; 1.811   ; 0.228    ;    ; uTh    ; 1      ; FF_X31_Y18_N56      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][116]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is 0.023 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][2]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2] ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                       ;
; Data Arrival Time               ; 1.961                                                                                                         ;
; Data Required Time              ; 1.938                                                                                                         ;
; Slack                           ; 0.023                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.477       ; 86         ; 0.000 ; 1.249 ;
;    Cell                ;       ; 3     ; 0.232       ; 14         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.662       ; 86         ; 0.000 ; 1.350 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                    ;
; 1.709   ; 1.709   ;    ;        ;        ;                     ;            ; clock path                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                          ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                            ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                           ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                          ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                ;
;   1.709 ;   1.249 ; RR ; IC     ; 1      ; FF_X41_Y15_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][2]|clk ;
;   1.709 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y15_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][2]     ;
; 1.961   ; 0.252   ;    ;        ;        ;                     ;            ; data path                                                                                                        ;
;   1.805 ;   0.096 ; FF ; uTco   ; 2      ; FF_X41_Y15_N13      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][2]|q   ;
;   1.961 ;   0.156 ; FF ; CELL   ; 1      ; FF_X41_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]|d  ;
;   1.961 ;   0.000 ; FF ; CELL   ; 1      ; FF_X41_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.709   ; 1.709    ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.929 ;   1.350  ; RR ; IC     ; 1      ; FF_X41_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]|clk ;
;   1.929 ;   0.000  ; RR ; CELL   ; 1      ; FF_X41_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]     ;
;   1.709 ;   -0.220 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                           ;
; 1.938   ; 0.229    ;    ; uTh    ; 1      ; FF_X41_Y15_N14      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][20]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.964                                                                                                          ;
; Data Required Time              ; 1.941                                                                                                          ;
; Slack                           ; 0.023                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.481       ; 86         ; 0.000 ; 1.253 ;
;    Cell                ;       ; 3     ; 0.232       ; 14         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.666       ; 86         ; 0.000 ; 1.354 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.713   ; 1.713   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.713 ;   1.253 ; RR ; IC     ; 1      ; FF_X41_Y12_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][20]|clk ;
;   1.713 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y12_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][20]     ;
; 1.964   ; 0.251   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.808 ;   0.095 ; FF ; uTco   ; 2      ; FF_X41_Y12_N55      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][20]|q   ;
;   1.964 ;   0.156 ; FF ; CELL   ; 1      ; FF_X41_Y12_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]|d  ;
;   1.964 ;   0.000 ; FF ; CELL   ; 1      ; FF_X41_Y12_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.713   ; 1.713    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.933 ;   1.354  ; RR ; IC     ; 1      ; FF_X41_Y12_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]|clk ;
;   1.933 ;   0.000  ; RR ; CELL   ; 1      ; FF_X41_Y12_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]     ;
;   1.713 ;   -0.220 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.941   ; 0.228    ;    ; uTh    ; 1      ; FF_X41_Y12_N56      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.964                                                                                                          ;
; Data Required Time              ; 1.941                                                                                                          ;
; Slack                           ; 0.023                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.480       ; 86         ; 0.000 ; 1.252 ;
;    Cell                ;       ; 3     ; 0.232       ; 14         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.665       ; 86         ; 0.000 ; 1.353 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.712   ; 1.712   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.712 ;   1.252 ; RR ; IC     ; 1      ; FF_X41_Y14_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]|clk ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y14_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]     ;
; 1.964   ; 0.252   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.808 ;   0.096 ; FF ; uTco   ; 2      ; FF_X41_Y14_N13      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][31]|q   ;
;   1.964 ;   0.156 ; FF ; CELL   ; 1      ; FF_X41_Y14_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]|d  ;
;   1.964 ;   0.000 ; FF ; CELL   ; 1      ; FF_X41_Y14_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.712   ; 1.712    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.932 ;   1.353  ; RR ; IC     ; 1      ; FF_X41_Y14_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]|clk ;
;   1.932 ;   0.000  ; RR ; CELL   ; 1      ; FF_X41_Y14_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]     ;
;   1.712 ;   -0.220 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.941   ; 0.229    ;    ; uTh    ; 1      ; FF_X41_Y14_N14      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][89]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][89] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.832                                                                                                          ;
; Data Required Time              ; 1.809                                                                                                          ;
; Slack                           ; 0.023                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.349       ; 85         ; 0.000 ; 1.121 ;
;    Cell                ;       ; 3     ; 0.232       ; 15         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.525       ; 85         ; 0.000 ; 1.213 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.581   ; 1.581   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.581 ;   1.121 ; RR ; IC     ; 1      ; FF_X29_Y16_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][89]|clk ;
;   1.581 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y16_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][89]     ;
; 1.832   ; 0.251   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.676 ;   0.095 ; FF ; uTco   ; 2      ; FF_X29_Y16_N55      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][89]|q   ;
;   1.832 ;   0.156 ; FF ; CELL   ; 1      ; FF_X29_Y16_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][89]|d  ;
;   1.832 ;   0.000 ; FF ; CELL   ; 1      ; FF_X29_Y16_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][89]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.581   ; 1.581    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.792 ;   1.213  ; RR ; IC     ; 1      ; FF_X29_Y16_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][89]|clk ;
;   1.792 ;   0.000  ; RR ; CELL   ; 1      ; FF_X29_Y16_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][89]     ;
;   1.581 ;   -0.211 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.809   ; 0.228    ;    ; uTh    ; 1      ; FF_X29_Y16_N56      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][89]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][39]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][39] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.834                                                                                                          ;
; Data Required Time              ; 1.811                                                                                                          ;
; Slack                           ; 0.023                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.351       ; 85         ; 0.000 ; 1.123 ;
;    Cell                ;       ; 3     ; 0.232       ; 15         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.527       ; 85         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.583   ; 1.583   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.583 ;   1.123 ; RR ; IC     ; 1      ; FF_X33_Y21_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][39]|clk ;
;   1.583 ;   0.000 ; RR ; CELL   ; 1      ; FF_X33_Y21_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][39]     ;
; 1.834   ; 0.251   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.678 ;   0.095 ; FF ; uTco   ; 2      ; FF_X33_Y21_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][39]|q   ;
;   1.834 ;   0.156 ; FF ; CELL   ; 1      ; FF_X33_Y21_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][39]|d  ;
;   1.834 ;   0.000 ; FF ; CELL   ; 1      ; FF_X33_Y21_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][39]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.583   ; 1.583    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.794 ;   1.215  ; RR ; IC     ; 1      ; FF_X33_Y21_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][39]|clk ;
;   1.794 ;   0.000  ; RR ; CELL   ; 1      ; FF_X33_Y21_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][39]     ;
;   1.583 ;   -0.211 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.811   ; 0.228    ;    ; uTh    ; 1      ; FF_X33_Y21_N26      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][39]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is 0.024 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.965                                                                                                          ;
; Data Required Time              ; 1.941                                                                                                          ;
; Slack                           ; 0.024                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.481       ; 86         ; 0.000 ; 1.253 ;
;    Cell                ;       ; 3     ; 0.232       ; 14         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.666       ; 86         ; 0.000 ; 1.354 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.713   ; 1.713   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.713 ;   1.253 ; RR ; IC     ; 1      ; FF_X41_Y12_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|clk ;
;   1.713 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y12_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]     ;
; 1.965   ; 0.252   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.809 ;   0.096 ; FF ; uTco   ; 2      ; FF_X41_Y12_N19      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|q   ;
;   1.965 ;   0.156 ; FF ; CELL   ; 1      ; FF_X41_Y12_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]|d  ;
;   1.965 ;   0.000 ; FF ; CELL   ; 1      ; FF_X41_Y12_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.713   ; 1.713    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.933 ;   1.354  ; RR ; IC     ; 1      ; FF_X41_Y12_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]|clk ;
;   1.933 ;   0.000  ; RR ; CELL   ; 1      ; FF_X41_Y12_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]     ;
;   1.713 ;   -0.220 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.941   ; 0.228    ;    ; uTh    ; 1      ; FF_X41_Y12_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is 0.024 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][94]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][94] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.833                                                                                                          ;
; Data Required Time              ; 1.809                                                                                                          ;
; Slack                           ; 0.024                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.349       ; 85         ; 0.000 ; 1.121 ;
;    Cell                ;       ; 3     ; 0.232       ; 15         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.525       ; 85         ; 0.000 ; 1.213 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.581   ; 1.581   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                           ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                 ;
;   1.581 ;   1.121 ; RR ; IC     ; 1      ; FF_X31_Y20_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][94]|clk ;
;   1.581 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y20_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][94]     ;
; 1.833   ; 0.252   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.677 ;   0.096 ; FF ; uTco   ; 2      ; FF_X31_Y20_N19      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][94]|q   ;
;   1.833 ;   0.156 ; FF ; CELL   ; 1      ; FF_X31_Y20_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][94]|d  ;
;   1.833 ;   0.000 ; FF ; CELL   ; 1      ; FF_X31_Y20_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][94]    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.581   ; 1.581    ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.792 ;   1.213  ; RR ; IC     ; 1      ; FF_X31_Y20_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][94]|clk ;
;   1.792 ;   0.000  ; RR ; CELL   ; 1      ; FF_X31_Y20_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][94]     ;
;   1.581 ;   -0.211 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 1.809   ; 0.228    ;    ; uTh    ; 1      ; FF_X31_Y20_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][94]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is 0.024 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][155]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][155] ;
; Launch Clock                    ; clock2x                                                                                                         ;
; Latch Clock                     ; clock2x                                                                                                         ;
; Data Arrival Time               ; 1.836                                                                                                           ;
; Data Required Time              ; 1.812                                                                                                           ;
; Slack                           ; 0.024                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.352       ; 85         ; 0.000 ; 1.124 ;
;    Cell                ;       ; 3     ; 0.232       ; 15         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.528       ; 85         ; 0.000 ; 1.216 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 1.584   ; 1.584   ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                            ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                  ;
;   1.584 ;   1.124 ; RR ; IC     ; 1      ; FF_X31_Y22_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][155]|clk ;
;   1.584 ;   0.000 ; RR ; CELL   ; 1      ; FF_X31_Y22_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][155]     ;
; 1.836   ; 0.252   ;    ;        ;        ;                     ;            ; data path                                                                                                          ;
;   1.680 ;   0.096 ; FF ; uTco   ; 2      ; FF_X31_Y22_N49      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][155]|q   ;
;   1.836 ;   0.156 ; FF ; CELL   ; 1      ; FF_X31_Y22_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][155]|d  ;
;   1.836 ;   0.000 ; FF ; CELL   ; 1      ; FF_X31_Y22_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][155]    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                       ;
; 1.584   ; 1.584    ;    ;        ;        ;                     ;            ; clock path                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                             ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                               ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                              ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                             ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                   ;
;   1.795 ;   1.216  ; RR ; IC     ; 1      ; FF_X31_Y22_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][155]|clk ;
;   1.795 ;   0.000  ; RR ; CELL   ; 1      ; FF_X31_Y22_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][155]     ;
;   1.584 ;   -0.211 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                             ;
; 1.812   ; 0.228    ;    ; uTh    ; 1      ; FF_X31_Y22_N50      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][155]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 8 recovery paths (8 violated).  Worst case slack is -3.756 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.756 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.500        ; -0.134     ; 3.969      ; Slow 900mV -40C Model           ;
; -3.754 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.500        ; 0.065      ; 4.166      ; Slow 900mV -40C Model           ;
; -3.753 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.500        ; -0.134     ; 3.969      ; Slow 900mV -40C Model           ;
; -3.747 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.500        ; 0.065      ; 4.166      ; Slow 900mV -40C Model           ;
; -3.744 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.500        ; -0.134     ; 3.969      ; Slow 900mV -40C Model           ;
; -3.712 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.500        ; 0.065      ; 4.166      ; Slow 900mV -40C Model           ;
; -0.174 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.500        ; -0.001     ; 0.560      ; Slow 900mV -40C Model           ;
; -0.168 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.500        ; 0.000      ; 0.517      ; Slow 900mV -40C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -3.756 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 7.079                                                                                                                                                     ;
; Data Required Time              ; 3.323                                                                                                                                                     ;
; Slack                           ; -3.756 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.134 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.969  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;        ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.068       ; 77         ; 0.000 ; 2.376 ;
;    Cell                ;        ; 4     ; 0.665       ; 17         ; 0.000 ; 0.543 ;
;    uTco                ;        ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.482       ; 83         ; 0.000 ; 1.973 ;
;    Cell                ;        ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 7.079   ; 3.969   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   7.079 ;   2.376 ; RR ; IC     ; 1      ; FF_X29_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   7.079 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 3.476   ; 2.976   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   1.009 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.503 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.503 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.503 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.476 ;   1.973 ; RR ; IC     ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   3.476 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 3.466   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 3.323   ; -0.143  ;    ; uTsu   ; 1      ; FF_X29_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -3.754 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 7.276                                                                                                                                                     ;
; Data Required Time              ; 3.522                                                                                                                                                     ;
; Slack                           ; -3.754 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.166 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.265       ; 78         ; 0.000 ; 2.573 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.681       ; 84         ; 0.000 ; 2.172 ;
;    Cell                ;       ; 3     ; 0.494       ; 16         ; 0.000 ; 0.494 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 7.276   ; 4.166   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   7.276 ;   2.573 ; RR ; IC     ; 1      ; FF_X41_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   7.276 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 3.675   ; 3.175   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   1.009 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.503 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.503 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.503 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.675 ;   2.172 ; RR ; IC     ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   3.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 3.665   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 3.522   ; -0.143  ;    ; uTsu   ; 1      ; FF_X41_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -3.753 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 7.079                                                                                                                                                  ;
; Data Required Time              ; 3.326                                                                                                                                                  ;
; Slack                           ; -3.753 (VIOLATED)                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.134 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.969  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;        ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.068       ; 77         ; 0.000 ; 2.376 ;
;    Cell                ;        ; 4     ; 0.665       ; 17         ; 0.000 ; 0.543 ;
;    uTco                ;        ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.482       ; 83         ; 0.000 ; 1.973 ;
;    Cell                ;        ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                               ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 7.079   ; 3.969   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                   ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                           ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                            ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                              ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                             ;
;   7.079 ;   2.376 ; RR ; IC     ; 1      ; FF_X29_Y18_N50       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   7.079 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N50       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                            ;
; 3.476   ; 2.976   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                 ;
;   0.500 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                             ;
;   0.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                    ;
;   1.009 ;   0.509 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   1.503 ;   0.494 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   1.503 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   1.503 ;   0.000 ; RR ; CELL ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                          ;
;   3.476 ;   1.973 ; RR ; IC   ; 1      ; FF_X29_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   3.476 ;   0.000 ; RR ; CELL ; 1      ; FF_X29_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 3.466   ; -0.010  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                          ;
; 3.326   ; -0.140  ;    ; uTsu ; 1      ; FF_X29_Y18_N50      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -3.747 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 7.276                                                                                                                                                     ;
; Data Required Time              ; 3.529                                                                                                                                                     ;
; Slack                           ; -3.747 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.166 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.265       ; 78         ; 0.000 ; 2.573 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.681       ; 84         ; 0.000 ; 2.172 ;
;    Cell                ;       ; 3     ; 0.494       ; 16         ; 0.000 ; 0.494 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 7.276   ; 4.166   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   7.276 ;   2.573 ; RR ; IC     ; 1      ; FF_X41_Y18_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   7.276 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 3.675   ; 3.175   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   1.009 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.503 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.503 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.503 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.675 ;   2.172 ; RR ; IC     ; 1      ; FF_X41_Y18_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   3.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 3.665   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 3.529   ; -0.136  ;    ; uTsu   ; 1      ; FF_X41_Y18_N29      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Recovery slack is -3.744 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 7.079                                                                                                                                                     ;
; Data Required Time              ; 3.335                                                                                                                                                     ;
; Slack                           ; -3.744 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.134 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.969  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;        ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.068       ; 77         ; 0.000 ; 2.376 ;
;    Cell                ;        ; 4     ; 0.665       ; 17         ; 0.000 ; 0.543 ;
;    uTco                ;        ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.482       ; 83         ; 0.000 ; 1.973 ;
;    Cell                ;        ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 7.079   ; 3.969   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   7.079 ;   2.376 ; RR ; IC     ; 1      ; FF_X29_Y18_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   7.079 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 3.476   ; 2.976   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   1.009 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.503 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.503 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.503 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.476 ;   1.973 ; RR ; IC     ; 1      ; FF_X29_Y18_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   3.476 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 3.466   ; -0.010  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 3.335   ; -0.131  ;    ; uTsu   ; 1      ; FF_X29_Y18_N53      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Recovery slack is -3.712 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 7.276                                                                                                                                                  ;
; Data Required Time              ; 3.564                                                                                                                                                  ;
; Slack                           ; -3.712 (VIOLATED)                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.166 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.265       ; 78         ; 0.000 ; 2.573 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.681       ; 84         ; 0.000 ; 2.172 ;
;    Cell                ;       ; 3     ; 0.494       ; 16         ; 0.000 ; 0.494 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                               ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                       ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 7.276   ; 4.166   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                   ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                           ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                            ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                              ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                             ;
;   7.276 ;   2.573 ; RR ; IC     ; 1      ; FF_X41_Y18_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   7.276 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                            ;
; 3.675   ; 3.175   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                 ;
;   0.500 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                             ;
;   0.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                    ;
;   1.009 ;   0.509 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   1.503 ;   0.494 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   1.503 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   1.503 ;   0.000 ; RR ; CELL ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                          ;
;   3.675 ;   2.172 ; RR ; IC   ; 1      ; FF_X41_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   3.675 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 3.665   ; -0.010  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                          ;
; 3.564   ; -0.101  ;    ; uTsu ; 1      ; FF_X41_Y18_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Recovery slack is -0.174 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 3.943                                                                                                                                                     ;
; Data Required Time              ; 3.769                                                                                                                                                     ;
; Slack                           ; -0.174 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.560  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.822       ; 83         ; 0.000 ; 2.142 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.178       ; 32         ; 0.178 ; 0.178 ;
;    Cell                ;        ; 2     ; 0.147       ; 26         ; 0.000 ; 0.147 ;
;    uTco                ;        ; 1     ; 0.235       ; 42         ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.482       ; 83         ; 0.000 ; 1.973 ;
;    Cell                ;        ; 3     ; 0.494       ; 17         ; 0.000 ; 0.494 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                ;
; 3.383   ; 3.383   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                                      ;
;   0.680 ;   0.680 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   1.241 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   1.241 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   1.241 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   3.383 ;   2.142 ; RR ; IC     ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   3.383 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 3.943   ; 0.560   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   3.618 ;   0.235 ; RR ; uTco   ; 1      ; FF_X29_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   3.765 ;   0.147 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   3.943 ;   0.178 ; RR ; IC     ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   3.943 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                        ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                          ;
; 3.882   ; 3.382   ;    ;        ;        ;                     ;            ; clock path                                                                                             ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                         ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                ;
;   1.009 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   1.503 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   1.503 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                ;
;   1.503 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                      ;
;   3.476 ;   1.973 ; RR ; IC     ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   3.476 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   3.882 ;   0.406 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                ;
; 3.769   ; -0.113  ;    ; uTsu   ; 1      ; FF_X29_Y18_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Recovery slack is -0.168 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.110                                                                                                                                                     ;
; Data Required Time              ; 3.942                                                                                                                                                     ;
; Slack                           ; -0.168 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.517 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.032       ; 84         ; 0.000 ; 2.352 ;
;    Cell                ;       ; 3     ; 0.561       ; 16         ; 0.000 ; 0.561 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.157       ; 30         ; 0.157 ; 0.157 ;
;    Cell                ;       ; 2     ; 0.125       ; 24         ; 0.000 ; 0.125 ;
;    uTco                ;       ; 1     ; 0.235       ; 45         ; 0.235 ; 0.235 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.681       ; 84         ; 0.000 ; 2.172 ;
;    Cell                ;       ; 3     ; 0.494       ; 16         ; 0.000 ; 0.494 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                ;
; 3.593   ; 3.593   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                                      ;
;   0.680 ;   0.680 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   1.241 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   1.241 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   1.241 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   3.593 ;   2.352 ; RR ; IC     ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   3.593 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 4.110   ; 0.517   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   3.828 ;   0.235 ; RR ; uTco   ; 1      ; FF_X41_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   3.953 ;   0.125 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   4.110 ;   0.157 ; RR ; IC     ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   4.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                     ;            ; latch edge time                                                                                        ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                          ;
; 4.093   ; 3.593   ;    ;        ;        ;                     ;            ; clock path                                                                                             ;
;   0.500 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                         ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                ;
;   1.009 ;   0.509 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   1.503 ;   0.494 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   1.503 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                ;
;   1.503 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                      ;
;   3.675 ;   2.172 ; RR ; IC     ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   3.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   4.093 ;   0.418 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                ;
; 3.942   ; -0.151  ;    ; uTsu   ; 1      ; FF_X41_Y18_N38      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -3.519 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.519 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.135      ; 4.181      ; Slow 900mV -40C Model           ;
; -3.516 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.143      ; 4.186      ; Slow 900mV -40C Model           ;
; -3.516 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.139      ; 4.183      ; Slow 900mV -40C Model           ;
; -3.515 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.143      ; 4.185      ; Slow 900mV -40C Model           ;
; -3.515 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.136      ; 4.179      ; Slow 900mV -40C Model           ;
; -3.513 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.143      ; 4.184      ; Slow 900mV -40C Model           ;
; -3.513 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.144      ; 4.184      ; Slow 900mV -40C Model           ;
; -3.513 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.145      ; 4.185      ; Slow 900mV -40C Model           ;
; -3.489 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0    ; clock        ; clock       ; 1.000        ; 0.156      ; 4.171      ; Slow 900mV -40C Model           ;
; -3.400 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ; clock        ; clock       ; 1.000        ; 0.135      ; 4.181      ; Slow 900mV -40C Model           ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -3.519 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.291                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.772                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.519 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.135 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.181 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.280       ; 78         ; 0.000 ; 2.588 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.488       ; 83         ; 0.000 ; 1.911 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.291   ; 4.181   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.291 ;   2.588 ; RR ; IC     ; 1      ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.291 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.245   ; 3.245   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   3.994 ;   1.911 ; RR ; IC   ; 1      ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.994 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.245 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.225   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.772   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y21_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -3.516 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.296                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.780                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.516 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.143 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.186 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.285       ; 78         ; 0.000 ; 2.593 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.496       ; 83         ; 0.000 ; 1.919 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.296   ; 4.186   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.296 ;   2.593 ; RR ; IC     ; 1      ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.296 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.253   ; 3.253   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.002 ;   1.919 ; RR ; IC   ; 1      ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.002 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y27_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.253 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.233   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.780   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y27_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -3.516 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.293                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.777                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.516 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.183 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.282       ; 78         ; 0.000 ; 2.590 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.492       ; 83         ; 0.000 ; 1.915 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.293   ; 4.183   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.293 ;   2.590 ; RR ; IC     ; 1      ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.293 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.249   ; 3.249   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   3.998 ;   1.915 ; RR ; IC   ; 1      ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.998 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y23_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.249 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.229   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.777   ; -0.452  ;    ; uTsu ; 68     ; MPDSP_X46_Y23_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -3.515 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.295                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.780                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.515 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.143 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.185 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.284       ; 78         ; 0.000 ; 2.592 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.496       ; 83         ; 0.000 ; 1.919 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.295   ; 4.185   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.295 ;   2.592 ; RR ; IC     ; 1      ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.295 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.253   ; 3.253   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.002 ;   1.919 ; RR ; IC   ; 1      ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.002 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y25_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.253 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.233   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.780   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y25_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Recovery slack is -3.515 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.289                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.774                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.515 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.136 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.179 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.278       ; 78         ; 0.000 ; 2.586 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.489       ; 83         ; 0.000 ; 1.912 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.289   ; 4.179   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.289 ;   2.586 ; RR ; IC     ; 1      ; MPDSP_X46_Y20_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.289 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y20_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.246   ; 3.246   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   3.995 ;   1.912 ; RR ; IC   ; 1      ; MPDSP_X46_Y20_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.995 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y20_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.246 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.226   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.774   ; -0.452  ;    ; uTsu ; 68     ; MPDSP_X46_Y20_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Recovery slack is -3.513 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.294                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.781                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.513 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.143 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.184 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.283       ; 78         ; 0.000 ; 2.591 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.496       ; 83         ; 0.000 ; 1.919 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.294   ; 4.184   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.294 ;   2.591 ; RR ; IC     ; 1      ; MPDSP_X46_Y24_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.294 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y24_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.253   ; 3.253   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.002 ;   1.919 ; RR ; IC   ; 1      ; MPDSP_X46_Y24_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.002 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y24_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.253 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.233   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.781   ; -0.452  ;    ; uTsu ; 68     ; MPDSP_X46_Y24_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Recovery slack is -3.513 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.294                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.781                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.513 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.144 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.184 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.283       ; 78         ; 0.000 ; 2.591 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.497       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.294   ; 4.184   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.294 ;   2.591 ; RR ; IC     ; 1      ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.294 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.254   ; 3.254   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.003 ;   1.920 ; RR ; IC   ; 1      ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.003 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y26_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.254 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.234   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.781   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y26_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Recovery slack is -3.513 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.295                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.782                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.513 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.145 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.185 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.284       ; 78         ; 0.000 ; 2.592 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.498       ; 83         ; 0.000 ; 1.921 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.295   ; 4.185   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.295 ;   2.592 ; RR ; IC     ; 1      ; MPDSP_X46_Y28_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.295 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y28_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.004 ;   1.921 ; RR ; IC   ; 1      ; MPDSP_X46_Y28_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.004 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y28_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.255 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.782   ; -0.453  ;    ; uTsu ; 68     ; MPDSP_X46_Y28_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Recovery slack is -3.489 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 7.281                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 3.792                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -3.489 (VIOLATED)                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.156 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.171 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.270       ; 78         ; 0.000 ; 2.578 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.509       ; 83         ; 0.000 ; 1.932 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                             ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                 ;
; 7.281   ; 4.171   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                      ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                               ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                              ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                         ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                               ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   7.281 ;   2.578 ; RR ; IC     ; 1      ; MPDSP_X46_Y11_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   7.281 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y11_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 4.266   ; 3.266   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.015 ;   1.932 ; RR ; IC   ; 1      ; MPDSP_X46_Y11_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.015 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y11_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.266 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 4.246   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                              ;
; 3.792   ; -0.454  ;    ; uTsu ; 68     ; MPDSP_X46_Y11_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Recovery slack is -3.400 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.291                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 3.891                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; -3.400 (VIOLATED)                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.135 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.181 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.534       ; 81         ; 0.749 ; 1.785 ;
;    Cell                ;       ; 2     ; 0.576       ; 19         ; 0.000 ; 0.576 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.280       ; 78         ; 0.000 ; 2.588 ;
;    Cell                ;       ; 4     ; 0.665       ; 16         ; 0.000 ; 0.543 ;
;    uTco                ;       ; 1     ; 0.236       ; 6          ; 0.236 ; 0.236 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.488       ; 83         ; 0.000 ; 1.911 ;
;    Cell                ;       ; 3     ; 0.506       ; 17         ; 0.000 ; 0.506 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 3.110   ; 3.110   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.749 ;   0.749 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   1.325 ;   0.576 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   3.110 ;   1.785 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   3.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 7.291   ; 4.181   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   3.346 ;   0.236 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   3.468 ;   0.122 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                                                                                                                                                                                                 ;
;   3.468 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                            ;
;   3.468 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                  ;
;   4.160 ;   0.692 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   4.703 ;   0.543 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   7.291 ;   2.588 ; RR ; IC     ; 1      ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   7.291 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.245   ; 3.245   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   1.577 ;   0.577 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   2.083 ;   0.506 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   2.083 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   2.083 ;   0.000 ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   3.994 ;   1.911 ; RR ; IC   ; 1      ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.994 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X46_Y21_N0     ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.245 ;   0.251 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 4.225   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                 ;
; 3.891   ; -0.334  ;    ; uTsu ; 68     ; MPDSP_X46_Y21_N0     ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.106 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a31~reg1 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30~reg1 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a15~reg1 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a10~reg1 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.106 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a8~reg1  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.217      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.106 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a31~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a31|clr1   ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a31~reg1   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a31|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N31       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a31~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                  ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N31       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a31~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.106 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N30       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30|clr1   ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N30       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30~reg1   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N30       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N30       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                  ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N30       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.106 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N25       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25|clr1   ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N25       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N25       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N25       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                  ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N25       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.106 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20|clr1   ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N20       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                  ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N20       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Removal slack is 0.106 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a15~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N15       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a15|clr1   ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N15       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a15~reg1   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N15       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a15|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N15       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a15~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                  ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N15       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a15~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Removal slack is 0.106 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a10~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N10       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a10|clr1   ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N10       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a10~reg1   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N10       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a10|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N10       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a10~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                  ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N10       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a10~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Removal slack is 0.106 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26|clr1   ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                              ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N26       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                            ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                  ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N26       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Removal slack is 0.106 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N4        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4|clr1    ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N4        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1    ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                   ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N4        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N4        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                           ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                 ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N4        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Removal slack is 0.106 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N2        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2|clr1    ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N2        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1    ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                   ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N2        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N2        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                           ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                 ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N2        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Removal slack is 0.106 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a8~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.676                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 1.570                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.106                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.241       ; 85         ; 0.000 ; 0.973 ;
;    Cell                ;       ; 3     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 33         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.100       ; 46         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.414       ; 85         ; 0.000 ; 1.053 ;
;    Cell                ;       ; 3     ; 0.253       ; 15         ; 0.000 ; 0.253 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.459   ; 1.459   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.486 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.000 ; RR ; CELL   ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.459 ;   0.973 ; RR ; IC     ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.676   ; 0.217   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.559 ;   0.100 ; RR ; uTco   ; 1      ; FF_X29_Y39_N22       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.604 ;   0.045 ; RR ; CELL   ; 52     ; FF_X29_Y39_N22       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   1.676 ;   0.072 ; RR ; IC     ; 1      ; EC_X30_Y39_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a8|clr1    ;
;   1.676 ;   0.000 ; RR ; CELL   ; 1      ; EC_X30_Y39_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a8~reg1    ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                   ;
; 1.473   ; 1.473    ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.361 ;   0.361  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.614 ;   0.253  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.614 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.614 ;   0.000  ; RR ; CELL ; 20389  ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.667 ;   1.053  ; RR ; IC   ; 1      ; EC_X30_Y39_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a8|clk1 ;
;   1.667 ;   0.000  ; RR ; CELL ; 1      ; EC_X30_Y39_N8        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a8~reg1 ;
;   1.473 ;   -0.194 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                           ;
; 1.473   ; 0.000    ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                 ;
; 1.570   ; 0.097    ;    ; uTh  ; 1      ; EC_X30_Y39_N8        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a8~reg1 ;
+---------+----------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.154 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.154 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.216      ; Fast 900mV -40C Model           ;
; 0.163 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.225      ; Fast 900mV -40C Model           ;
; 1.352 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.000        ; 0.492      ; 1.921      ; Fast 900mV -40C Model           ;
; 1.353 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.000        ; 0.492      ; 1.921      ; Fast 900mV -40C Model           ;
; 1.353 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.000        ; 0.492      ; 1.921      ; Fast 900mV -40C Model           ;
; 1.370 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.000        ; 0.355      ; 1.803      ; Fast 900mV -40C Model           ;
; 1.372 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.000        ; 0.355      ; 1.803      ; Fast 900mV -40C Model           ;
; 1.373 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.000        ; 0.355      ; 1.803      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.154 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 1.926                                                                                                                                                     ;
; Data Required Time              ; 1.772                                                                                                                                                     ;
; Slack                           ; 0.154                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.216 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.478       ; 86         ; 0.000 ; 1.250 ;
;    Cell                ;       ; 3     ; 0.232       ; 14         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.074       ; 34         ; 0.074 ; 0.074 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.663       ; 86         ; 0.000 ; 1.351 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                ;
; 1.710   ; 1.710   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                                      ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   1.710 ;   1.250 ; RR ; IC     ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.710 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.926   ; 0.216   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   1.806 ;   0.096 ; RR ; uTco   ; 1      ; FF_X41_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.852 ;   0.046 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   1.926 ;   0.074 ; RR ; IC     ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   1.926 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                          ;
; 1.710   ; 1.710    ;    ;        ;        ;                     ;            ; clock path                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                      ;
;   1.930 ;   1.351  ; RR ; IC     ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   1.930 ;   0.000  ; RR ; CELL   ; 1      ; FF_X41_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   1.710 ;   -0.220 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                ;
; 1.772   ; 0.062    ;    ; uTh    ; 1      ; FF_X41_Y18_N38      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.163 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 1.807                                                                                                                                                     ;
; Data Required Time              ; 1.644                                                                                                                                                     ;
; Slack                           ; 0.163                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.225 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.350       ; 85         ; 0.000 ; 1.122 ;
;    Cell                ;       ; 3     ; 0.232       ; 15         ; 0.000 ; 0.232 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 36         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 2     ; 0.047       ; 21         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.526       ; 85         ; 0.000 ; 1.214 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                ;
; 1.582   ; 1.582   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                                      ;
;   0.228 ;   0.228 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   0.460 ;   0.232 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   1.582 ;   1.122 ; RR ; IC     ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.582 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.807   ; 0.225   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   1.678 ;   0.096 ; RR ; uTco   ; 1      ; FF_X29_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.725 ;   0.047 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   1.807 ;   0.082 ; RR ; IC     ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   1.807 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                          ;
; 1.582   ; 1.582    ;    ;        ;        ;                     ;            ; clock path                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                ;
;   0.312 ;   0.312  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   0.579 ;   0.267  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   0.579 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                ;
;   0.579 ;   0.000  ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                      ;
;   1.793 ;   1.214  ; RR ; IC     ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   1.793 ;   0.000  ; RR ; CELL   ; 1      ; FF_X29_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   1.582 ;   -0.211 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                ;
; 1.644   ; 0.062    ;    ; uTh    ; 1      ; FF_X29_Y18_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 1.352 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 3.359                                                                                                                                                     ;
; Data Required Time              ; 2.007                                                                                                                                                     ;
; Slack                           ; 1.352                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.492 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.921 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.220       ; 85         ; 0.268 ; 0.952 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.558       ; 81         ; 0.000 ; 1.328 ;
;    Cell                ;       ; 4     ; 0.267       ; 14         ; 0.000 ; 0.224 ;
;    uTco                ;       ; 1     ; 0.096       ; 5          ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.663       ; 86         ; 0.000 ; 1.351 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 1.438   ; 1.438   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.438 ;   0.952 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 3.359   ; 1.921   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   1.534 ;   0.096 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.577 ;   0.043 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   1.577 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.577 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   1.807 ;   0.230 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   2.031 ;   0.224 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   3.359 ;   1.328 ; RR ; IC     ; 1      ; FF_X41_Y18_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   3.359 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 1.930   ; 1.930   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   0.312 ;   0.312 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.579 ;   0.267 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.579 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.579 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.930 ;   1.351 ; RR ; IC     ; 1      ; FF_X41_Y18_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.930 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 1.940   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 2.007   ; 0.067   ;    ; uTh    ; 1      ; FF_X41_Y18_N29      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 1.353 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 3.359                                                                                                                                                  ;
; Data Required Time              ; 2.006                                                                                                                                                  ;
; Slack                           ; 1.353                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.492 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.921 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.220       ; 85         ; 0.268 ; 0.952 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.558       ; 81         ; 0.000 ; 1.328 ;
;    Cell                ;       ; 4     ; 0.267       ; 14         ; 0.000 ; 0.224 ;
;    uTco                ;       ; 1     ; 0.096       ; 5          ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.663       ; 86         ; 0.000 ; 1.351 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                               ;
; 1.438   ; 1.438   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                       ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   1.438 ;   0.952 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   1.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 3.359   ; 1.921   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                   ;
;   1.534 ;   0.096 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   1.577 ;   0.043 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                           ;
;   1.577 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   1.577 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                            ;
;   1.807 ;   0.230 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                              ;
;   2.031 ;   0.224 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                             ;
;   3.359 ;   1.328 ; RR ; IC     ; 1      ; FF_X41_Y18_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   3.359 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N25       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                            ;
; 1.930   ; 1.930   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                    ;
;   0.312 ;   0.312 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   0.579 ;   0.267 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   0.579 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   0.579 ;   0.000 ; RR ; CELL ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                          ;
;   1.930 ;   1.351 ; RR ; IC   ; 1      ; FF_X41_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.930 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y18_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 1.940   ; 0.010   ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                          ;
; 2.006   ; 0.066   ;    ; uTh  ; 1      ; FF_X41_Y18_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Removal slack is 1.353 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 3.359                                                                                                                                                     ;
; Data Required Time              ; 2.006                                                                                                                                                     ;
; Slack                           ; 1.353                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.492 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.921 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.220       ; 85         ; 0.268 ; 0.952 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.558       ; 81         ; 0.000 ; 1.328 ;
;    Cell                ;       ; 4     ; 0.267       ; 14         ; 0.000 ; 0.224 ;
;    uTco                ;       ; 1     ; 0.096       ; 5          ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.663       ; 86         ; 0.000 ; 1.351 ;
;    Cell                ;       ; 3     ; 0.267       ; 14         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 1.438   ; 1.438   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.438 ;   0.952 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 3.359   ; 1.921   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   1.534 ;   0.096 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.577 ;   0.043 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   1.577 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.577 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   1.807 ;   0.230 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   2.031 ;   0.224 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   3.359 ;   1.328 ; RR ; IC     ; 1      ; FF_X41_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   3.359 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 1.930   ; 1.930   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   0.312 ;   0.312 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.579 ;   0.267 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.579 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.579 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.930 ;   1.351 ; RR ; IC     ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.930 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 1.940   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 2.006   ; 0.066   ;    ; uTh    ; 1      ; FF_X41_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Removal slack is 1.370 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 3.241                                                                                                                                                     ;
; Data Required Time              ; 1.871                                                                                                                                                     ;
; Slack                           ; 1.370                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.355 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.803 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.220       ; 85         ; 0.268 ; 0.952 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.440       ; 80         ; 0.000 ; 1.210 ;
;    Cell                ;       ; 4     ; 0.267       ; 15         ; 0.000 ; 0.224 ;
;    uTco                ;       ; 1     ; 0.096       ; 5          ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.526       ; 85         ; 0.000 ; 1.214 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 1.438   ; 1.438   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.438 ;   0.952 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 3.241   ; 1.803   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   1.534 ;   0.096 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.577 ;   0.043 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   1.577 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.577 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   1.807 ;   0.230 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   2.031 ;   0.224 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   3.241 ;   1.210 ; RR ; IC     ; 1      ; FF_X29_Y18_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   3.241 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N53       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 1.793   ; 1.793   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   0.312 ;   0.312 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.579 ;   0.267 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.579 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.579 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.793 ;   1.214 ; RR ; IC     ; 1      ; FF_X29_Y18_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.793 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 1.803   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 1.871   ; 0.068   ;    ; uTh    ; 1      ; FF_X29_Y18_N53      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Removal slack is 1.372 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 3.241                                                                                                                                                  ;
; Data Required Time              ; 1.869                                                                                                                                                  ;
; Slack                           ; 1.372                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.355 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.803 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.220       ; 85         ; 0.268 ; 0.952 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.440       ; 80         ; 0.000 ; 1.210 ;
;    Cell                ;       ; 4     ; 0.267       ; 15         ; 0.000 ; 0.224 ;
;    uTco                ;       ; 1     ; 0.096       ; 5          ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.526       ; 85         ; 0.000 ; 1.214 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                               ;
; 1.438   ; 1.438   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                       ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   1.438 ;   0.952 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   1.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 3.241   ; 1.803   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                   ;
;   1.534 ;   0.096 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   1.577 ;   0.043 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                           ;
;   1.577 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   1.577 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                            ;
;   1.807 ;   0.230 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                              ;
;   2.031 ;   0.224 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                             ;
;   3.241 ;   1.210 ; RR ; IC     ; 1      ; FF_X29_Y18_N50       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   3.241 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N50       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                            ;
; 1.793   ; 1.793   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                    ;
;   0.312 ;   0.312 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   0.579 ;   0.267 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   0.579 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   0.579 ;   0.000 ; RR ; CELL ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                          ;
;   1.793 ;   1.214 ; RR ; IC   ; 1      ; FF_X29_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.793 ;   0.000 ; RR ; CELL ; 1      ; FF_X29_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 1.803   ; 0.010   ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                          ;
; 1.869   ; 0.066   ;    ; uTh  ; 1      ; FF_X29_Y18_N50      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Removal slack is 1.373 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 3.241                                                                                                                                                     ;
; Data Required Time              ; 1.868                                                                                                                                                     ;
; Slack                           ; 1.373                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.355 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.803 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.220       ; 85         ; 0.268 ; 0.952 ;
;    Cell                ;       ; 2     ; 0.218       ; 15         ; 0.000 ; 0.218 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.440       ; 80         ; 0.000 ; 1.210 ;
;    Cell                ;       ; 4     ; 0.267       ; 15         ; 0.000 ; 0.224 ;
;    uTco                ;       ; 1     ; 0.096       ; 5          ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.526       ; 85         ; 0.000 ; 1.214 ;
;    Cell                ;       ; 3     ; 0.267       ; 15         ; 0.000 ; 0.267 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                  ;
; 1.438   ; 1.438   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N12 ;            ; clock                                                                                                                                                          ;
;   0.268 ;   0.268 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I6      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.486 ;   0.218 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I6      ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.438 ;   0.952 ; RR ; IC     ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 3.241   ; 1.803   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                      ;
;   1.534 ;   0.096 ; RR ; uTco   ; 1      ; FF_X37_Y98_N22       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.577 ;   0.043 ; RR ; CELL   ; 1      ; FF_X37_Y98_N22       ; High Speed ; sync_resetn[2]~la_lab/laboutt[14]                                                                                                                              ;
;   1.577 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.577 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|resetn                                                                                                                                               ;
;   1.807 ;   0.230 ; RR ; IC     ; 2      ; CLKCTRL_2L_G_I21     ; High Speed ; atax_inst|resetn~CLKENA0|inclk                                                                                                                                 ;
;   2.031 ;   0.224 ; RR ; CELL   ; 4520   ; CLKCTRL_2L_G_I21     ;            ; atax_inst|resetn~CLKENA0|outclk                                                                                                                                ;
;   3.241 ;   1.210 ; RR ; IC     ; 1      ; FF_X29_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   3.241 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                 ;
; 1.793   ; 1.793   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y17_N30 ;            ; clock2x                                                                                                                                                       ;
;   0.312 ;   0.312 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I23    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.579 ;   0.267 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I23    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.579 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.579 ;   0.000 ; RR ; CELL   ; 1467   ; Boundary Port       ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.793 ;   1.214 ; RR ; IC     ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.793 ;   0.000 ; RR ; CELL   ; 1      ; FF_X29_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 1.803   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                             ;
; 1.868   ; 0.065   ;    ; uTh    ; 1      ; FF_X29_Y18_N20      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 00:18:27 2023
    Info: System process ID: 460034
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_12.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:03.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Report Timing Closure Recommendations is deprecated as of the 20.3 release and will be removed in a future release. Use the "Report DRC" task as part of Design Assistant instead.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.098
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -4.098          -21750.537      clock Slow 900mV -40C Model 
    Info (332119):    -1.716           -1021.244    clock2x Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is -0.205
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -0.205             -70.397      clock Slow 900mV -40C Model 
    Info (332119):     0.023               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -3.756
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -3.756             -22.808    clock2x Slow 900mV -40C Model 
    Info (332119):    -3.519          -14616.928      clock Slow 900mV -40C Model 
Info (332146): Worst-case removal slack is 0.106
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.106               0.000      clock Fast 900mV -40C Model 
    Info (332119):     0.154               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case minimum pulse width slack is -1.720
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -1.720           -2807.338      clock Slow 900mV -40C Model 
    Info (332119):    -1.628            -767.882    clock2x Slow 900mV 100C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 357 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 357
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 9, or 2.5%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 357 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 357
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 0.8%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 357 synchronizer chains, 25 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.0136 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1.05e-07 years or 3.31 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 357
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 25
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.213 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 357 synchronizer chains, 356 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.00358 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.0204 years or 6.44e+05 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 357
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 356
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.359 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2428 megabytes
    Info: Processing ended: Wed Dec 13 00:18:36 2023
    Info: Elapsed time: 00:00:09
    Info: System process ID: 460034


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock   ; clock   ; Base ; Constrained ;
; clock2x ; clock2x ; Base ; Constrained ;
+---------+---------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+------------------+------------+---------+------------+---------+---------------------+
; Clock            ; Setup      ; Hold    ; Recovery   ; Removal ; Minimum Pulse Width ;
+------------------+------------+---------+------------+---------+---------------------+
; Worst-case Slack ; -4.098     ; -0.205  ; -3.756     ; 0.106   ; -1.720              ;
;  clock           ; -4.098     ; -0.205  ; -3.519     ; 0.106   ; -1.720              ;
;  clock2x         ; -1.716     ; 0.023   ; -3.756     ; 0.154   ; -1.628              ;
; Design-wide TNS  ; -22771.781 ; -70.397 ; -14639.736 ; 0.0     ; -3575.22            ;
;  clock           ; -21750.537 ; -70.397 ; -14616.928 ; 0.000   ; -2807.338           ;
;  clock2x         ; -1021.244  ; 0.000   ; -22.808    ; 0.000   ; -767.882            ;
+------------------+------------+---------+------------+---------+---------------------+


