

================================================================
== Vivado HLS Report for 'mnist_lstm'
================================================================
* Date:           Thu May 22 20:21:40 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27795940|  28226020| 0.278 sec | 0.282 sec |  27795940|  28226020|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      799|      799|        17|          1|          1|   784|    yes   |
        |- Loop 2  |       10|       10|         2|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i1* %out_user_V, i1* %out_last_V, i1* %out_id_V, i1* %out_dest_V, [5 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_V, i4* %in_keep_V, i4* %in_strb_V, i1* %in_user_V, i1* %in_last_V, i1* %in_id_V, i1* %in_dest_V, [5 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img_dat = alloca [784 x float], align 16" [lstm_hls/rnn_top.cpp:7]   --->   Operation 26 'alloca' 'img_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res = alloca [10 x float], align 16"   --->   Operation 27 'alloca' 'res' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %1" [lstm_hls/rnn_top.cpp:10]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %i_0, -240" [lstm_hls/rnn_top.cpp:10]   --->   Operation 30 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [lstm_hls/rnn_top.cpp:10]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %hls_label_0" [lstm_hls/rnn_top.cpp:10]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_31 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_data_V, i4* %in_keep_V, i4* %in_strb_V, i1* %in_user_V, i1* %in_last_V, i1* %in_id_V, i1* %in_dest_V)" [lstm_hls/rnn_top.cpp:5]   --->   Operation 34 'read' 'empty_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_data_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_31, 0" [lstm_hls/rnn_top.cpp:5]   --->   Operation 35 'extractvalue' 'in_data_V_tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %in_data_V_tmp to float" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:13]   --->   Operation 36 'bitcast' 'ret' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [16/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 37 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 38 [15/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 38 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 39 [14/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 39 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 40 [13/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 40 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 41 [12/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 41 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 42 [11/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 42 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 43 [10/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 43 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 44 [9/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 44 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 45 [8/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 45 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 46 [7/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 46 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 47 [6/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 47 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 48 [5/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 48 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 49 [4/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 49 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 50 [3/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 50 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 51 [2/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 51 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 52 [1/16] (6.07ns)   --->   "%tmp = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:14]   --->   Operation 52 'fdiv' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [lstm_hls/rnn_top.cpp:11]   --->   Operation 53 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_hls/rnn_top.cpp:12]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i10 %i_0 to i64" [lstm_hls/rnn_top.cpp:13]   --->   Operation 55 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%img_dat_addr = getelementptr inbounds [784 x float]* %img_dat, i64 0, i64 %zext_ln13" [lstm_hls/rnn_top.cpp:14]   --->   Operation 56 'getelementptr' 'img_dat_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (3.25ns)   --->   "store float %tmp, float* %img_dat_addr, align 4" [lstm_hls/rnn_top.cpp:14]   --->   Operation 57 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [lstm_hls/rnn_top.cpp:15]   --->   Operation 58 'specregionend' 'empty_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [lstm_hls/rnn_top.cpp:10]   --->   Operation 59 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @infer([784 x float]* %img_dat, [10 x float]* %res)" [lstm_hls/rnn_top.cpp:19]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 3> <Delay = 1.76>
ST_20 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @infer([784 x float]* %img_dat, [10 x float]* %res)" [lstm_hls/rnn_top.cpp:19]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 62 [1/1] (1.76ns)   --->   "br label %3" [lstm_hls/rnn_top.cpp:23]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 4> <Delay = 2.32>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ 0, %2 ], [ %i_1, %hls_label_1 ]"   --->   Operation 63 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %i1_0, -6" [lstm_hls/rnn_top.cpp:23]   --->   Operation 64 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 65 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 65 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 66 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i1_0, 1" [lstm_hls/rnn_top.cpp:23]   --->   Operation 66 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %4, label %hls_label_1" [lstm_hls/rnn_top.cpp:23]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %i1_0 to i64" [lstm_hls/rnn_top.cpp:26]   --->   Operation 68 'zext' 'zext_ln26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%res_addr = getelementptr inbounds [10 x float]* %res, i64 0, i64 %zext_ln26" [lstm_hls/rnn_top.cpp:26]   --->   Operation 69 'getelementptr' 'res_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i1_0, -7" [lstm_hls/rnn_top.cpp:26]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln23)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 71 [2/2] (2.32ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26]   --->   Operation 71 'load' 'res_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 5> <Delay = 2.32>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [lstm_hls/rnn_top.cpp:24]   --->   Operation 72 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_hls/rnn_top.cpp:25]   --->   Operation 73 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 74 [1/2] (2.32ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26]   --->   Operation 74 'load' 'res_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast float %res_load to i32" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26]   --->   Operation 75 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i1* %out_user_V, i1* %out_last_V, i1* %out_id_V, i1* %out_dest_V, i32 %bitcast_ln49, i4 -1, i4 -1, i1 false, i1 %icmp_ln26, i1 false, i1 false)" [lstm_hls/rnn_top.cpp:5]   --->   Operation 76 'write' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)" [lstm_hls/rnn_top.cpp:27]   --->   Operation 77 'specregionend' 'empty_34' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "br label %3" [lstm_hls/rnn_top.cpp:23]   --->   Operation 78 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [lstm_hls/rnn_top.cpp:29]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn_top.cpp:10) [47]  (1.77 ns)

 <State 2>: 6.08ns
The critical path consists of the following:
	axis read on port 'in_data_V' (lstm_hls/rnn_top.cpp:5) [56]  (0 ns)
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lstm_hls/rnn_top.cpp:14) [59]  (6.08 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('img_dat_addr', lstm_hls/rnn_top.cpp:14) [60]  (0 ns)
	'store' operation ('store_ln14', lstm_hls/rnn_top.cpp:14) of variable 'tmp', lstm_hls/rnn_top.cpp:14 on array 'img_dat', lstm_hls/rnn_top.cpp:7 [61]  (3.25 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn_top.cpp:23) [68]  (1.77 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn_top.cpp:23) [68]  (0 ns)
	'getelementptr' operation ('v', lstm_hls/rnn_top.cpp:26) [77]  (0 ns)
	'load' operation ('res_load', lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26) on array 'res' [79]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('res_load', lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:26) on array 'res' [79]  (2.32 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
