
///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2023 14:40:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'sync_sclk_fe', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_clk_divide.sv:55)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_clk', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:53)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:74)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:78)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:79)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:85)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:86)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] compiling module 'i2s_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:1)
[EFX-0010 VERI-ERROR] instantiating unknown module 'my_rom' (VERI-1063) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:40)
[EFX-0012 VERI-INFO] module 'i2s_top' remains a black box due to errors in its contents (VERI-1073) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:1)
[EFX-0021 ERROR] Verific elaboration of module 'i2s_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2023 19:39:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'sync_sclk_fe', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_clk_divide.sv:55)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_clk', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:53)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:74)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:78)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:79)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:85)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:86)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] compiling module 'i2s_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:1)
[EFX-0010 VERI-ERROR] instantiating unknown module 'my_rom' (VERI-1063) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:40)
[EFX-0012 VERI-INFO] module 'i2s_top' remains a black box due to errors in its contents (VERI-1073) (C:\Efinity\2022.2\project\WES207_basic\rtl\i2s_top.sv:1)
[EFX-0021 ERROR] Verific elaboration of module 'i2s_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2023 11:34:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:75)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:79)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:80)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:86)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:87)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:98)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0256 WARNING] The primary output port 'sclk_out' wire 'sclk_out' is not driven.
[EFX-0256 WARNING] The primary output port 'ws_out' wire 'ws_out' is not driven.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'sclk_out' wire 'sclk_out' is not driven.
[EFX-0256 WARNING] The primary output port 'ws_out' wire 'ws_out' is not driven.
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'sclk_out'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_out'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:14)
[EFX-0200 WARNING] Removing redundant signal : word_data[15]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[14]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[13]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[12]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[11]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[10]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[9]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[8]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0200 WARNING] Removing redundant signal : word_data[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network INPUT_CLK with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 29 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 120, ed: 353, lv: 3, pw: 238.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2023 11:57:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:73)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:75)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:78)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:84)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:85)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:96)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : word_data[15]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[14]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[13]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[12]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[11]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[10]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[9]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[8]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : word_data[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network INPUT_CLK with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 28 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 120, ed: 353, lv: 3, pw: 237.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2023 11:59:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:74)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:78)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:79)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:85)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:86)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network INPUT_CLK with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 28 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 120, ed: 353, lv: 3, pw: 237.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2023 13:40:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:74)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:78)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:79)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:85)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:86)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network INPUT_CLK with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 28 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 120, ed: 353, lv: 3, pw: 237.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 01:06:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:46)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:48)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:50)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:51)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:68)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:69)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0011 VERI-WARNING] net 'clk' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'clk'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:17)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 2.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port pll_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port reset_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port SCLK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port SSB is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MOSI is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 5 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// May 07, 2023 01:07:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:46)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:48)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:50)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:51)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:68)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:69)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:24)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 28 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 120, ed: 353, lv: 3, pw: 237.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 21:32:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:50)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:52)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:55)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:61)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:62)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:72)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:73)
[EFX-0010 VERI-ERROR] 'pll_clk_90' is not declared (VERI-1128) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:32)
[EFX-0010 VERI-ERROR] module 'WES207_top' is ignored due to previous errors (VERI-1072) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:107)

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 21:33:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:50)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:52)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:55)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:61)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:62)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:72)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:73)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:49)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:52)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:151)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:162)
[EFX-0011 VERI-WARNING] net 'tx_en_lvds' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:35)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : clk_90. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:18)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tx_en_lvds'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 150, ed: 444, lv: 3, pw: 310.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_slowclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:44:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:50)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:52)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:55)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:61)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:62)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:72)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:73)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:49)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:52)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:151)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:162)
[EFX-0011 VERI-WARNING] net 'tx_en_lvds' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:35)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : clk_90. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:18)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tx_en_lvds'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 150, ed: 444, lv: 3, pw: 310.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_slowclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:45:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_lvds', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:34)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:52)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:57)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:63)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:64)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:74)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:75)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:49)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:52)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:151)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : clk_90. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:18)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 25 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 49 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 177, ed: 528, lv: 3, pw: 358.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_slowclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:47:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_lvds', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:36)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:49)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:52)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:151)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : clk_90. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:18)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 25 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 49 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 177, ed: 528, lv: 3, pw: 358.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_slowclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:49:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_lvds', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:36)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:49)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:52)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:151)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : clk_90. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:18)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 25 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 49 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 177, ed: 528, lv: 3, pw: 358.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_slowclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 09, 2023 23:51:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_lvds', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:36)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:49)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:52)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:128)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:144)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:151)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:35)
[EFX-0200 WARNING] Removing redundant signal : clk_90. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:18)
[EFX-0200 WARNING] Removing redundant signal : data_in[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_in[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:25)
[EFX-0200 WARNING] Removing redundant signal : data_out[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0200 WARNING] Removing redundant signal : data_out[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 25 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 49 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 177, ed: 528, lv: 3, pw: 358.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_slowclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 11, 2023 00:30:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:146)
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:88)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:104)
[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0010 VERI-ERROR] module 'WES207_top' is ignored due to previous errors (VERI-1072) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:119)

///////////////////////////////////
// Efinity Synthesis Started 
// May 11, 2023 00:32:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:146)
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:87)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:88)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:89)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:90)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:98)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:99)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:110)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:111)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:112)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:113)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:119)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:121)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:134)
[EFX-0010 VERI-ERROR] module 'WES207_top' is ignored due to previous errors (VERI-1072) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:138)

///////////////////////////////////
// Efinity Synthesis Started 
// May 11, 2023 00:34:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:146)
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:87)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:88)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:89)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:90)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:98)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:99)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:110)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:111)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:112)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:113)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:119)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:121)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:134)
[EFX-0010 VERI-ERROR] module 'WES207_top' is ignored due to previous errors (VERI-1072) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:138)

///////////////////////////////////
// Efinity Synthesis Started 
// May 11, 2023 00:36:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:87)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:88)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:89)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:90)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:98)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:99)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:110)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:111)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:112)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:113)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:119)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:121)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:135)
[EFX-0010 VERI-ERROR] module 'WES207_top' is ignored due to previous errors (VERI-1072) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:139)

///////////////////////////////////
// Efinity Synthesis Started 
// May 11, 2023 00:37:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:31)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:54)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:56)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:59)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:65)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:66)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:76)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:77)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:87)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:88)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:89)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:90)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:96)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:98)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:99)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:110)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:111)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:112)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:113)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:119)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:121)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:110)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:111)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:119)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:121)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:26)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:95)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:98)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:197)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:208)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_in' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:132)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_out' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:133)
[EFX-0011 VERI-WARNING] net 'data_from_status_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:110)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:111)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:112)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:113)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[7]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_status_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:110)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:112)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:113)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 26 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 52 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 177, ed: 523, lv: 3, pw: 356.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	119
[EFX-0000 INFO] EFX_FF          : 	88
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2023 06:55:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:32)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:60)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:62)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:63)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:69)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:70)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:80)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:81)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:92)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:94)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:99)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:100)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:102)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:103)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:105)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:125)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:126)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:128)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:41)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:125)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:126)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:128)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:26)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:95)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:98)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:197)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:208)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_in' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:136)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_out' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:137)
[EFX-0011 VERI-WARNING] net 'data_from_status_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[7]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_status_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 26 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 49 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 181, ed: 526, lv: 3, pw: 358.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	48
[EFX-0000 INFO] EFX_LUT4        : 	188
[EFX-0000 INFO] EFX_FF          : 	114
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2023 18:38:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:32)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:60)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:62)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:63)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:69)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:70)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:80)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:81)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:92)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:94)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:99)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:100)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:102)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:103)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:105)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:125)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:126)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:128)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:125)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:126)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:128)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:26)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:95)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:98)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:197)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:208)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_in' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:136)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_out' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:137)
[EFX-0011 VERI-WARNING] net 'data_from_status_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[7]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_status_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 26 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 49 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 178, ed: 471, lv: 4, pw: 334.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	48
[EFX-0000 INFO] EFX_LUT4        : 	186
[EFX-0000 INFO] EFX_FF          : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2023 18:48:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'txdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:168)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'tx_slowclk' is not allowed (VERI-1372) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:32)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:58)
[EFX-0012 VERI-INFO] undeclared symbol 'addr_dv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:60)
[EFX-0012 VERI-INFO] undeclared symbol 'rxdv', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:62)
[EFX-0012 VERI-INFO] undeclared symbol 'rw_out', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:63)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:69)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_led', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:70)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:80)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_gpo', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:81)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:92)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:94)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:95)
[EFX-0012 VERI-INFO] undeclared symbol 'rx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:97)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_status', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:99)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:100)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_tx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:101)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet_len', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:102)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_rx_packet', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:103)
[EFX-0012 VERI-INFO] undeclared symbol 'tx_en_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:105)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0012 VERI-INFO] undeclared symbol 'data_from_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_status_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_tx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_len_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:125)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_rx_packet_reg', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:126)
[EFX-0012 VERI-INFO] undeclared symbol 'data_to_dac', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:128)
[EFX-0012 VERI-INFO] compiling module 'WES207_top' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:1)
[EFX-0012 VERI-INFO] compiling module 'spi_slave' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:1)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\spi_slave.sv:92)
[EFX-0012 VERI-INFO] compiling module 'led' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:25)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\led.sv:78)
[EFX-0012 VERI-INFO] compiling module 'gpo' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\gpo.sv:1)
[EFX-0012 VERI-INFO] compiling module 'regwrap' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_from_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:120)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_status_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:122)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:123)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_tx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:124)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_len_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:125)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_rx_packet_reg' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:126)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'data_to_dac' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:128)
[EFX-0012 VERI-INFO] compiling module 'tx_dac_fsm' (VERI-1018) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:26)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:95)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:98)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_state[3]' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] 'next_state' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:174)
[EFX-0011 VERI-WARNING] latch inferred for net 'ld_sym' (VERI-2580) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] 'ld_sym' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:190)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:197)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (C:\Efinity\2022.2\project\WES207_basic\rtl\tx_dac_fsm.sv:208)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_in' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:136)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'dacreg_data_out' (VERI-1330) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:137)
[EFX-0011 VERI-WARNING] net 'data_from_status_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0011 VERI-WARNING] net 'data_from_tx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_len_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0011 VERI-WARNING] net 'data_from_rx_packet_reg' does not have a driver (VDB-1002) (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:28)
[EFX-0200 WARNING] Removing redundant signal : reset_n. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:29)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : reg_addr[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:47)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[1]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_gpo[0]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:52)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[7]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[6]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[5]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[4]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[3]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0200 WARNING] Removing redundant signal : data_from_status_reg[2]. (C:\Efinity\2022.2\project\WES207_basic\rtl\regwrap.sv:53)
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_status_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_tx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_len_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_rx_packet_reg[7]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[1]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[2]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[3]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[4]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[5]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[6]=0).
[EFX-0266 WARNING] Module Instance 'regwrap_inst' input pin tied to constant (data_from_dac[7]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'tx_dac_fsm_inst' input pin tied to constant (dacreg_data_in[7]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_status_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:114)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:115)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_tx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_len_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:117)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_from_rx_packet_reg'. (C:\Efinity\2022.2\project\WES207_basic\rtl\WES207_top.sv:118)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "WES207_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "gpo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "regwrap" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tx_dac_fsm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 39 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WES207_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network pll_clk with 88 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 26 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 49 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 178, ed: 471, lv: 4, pw: 334.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 87 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	48
[EFX-0000 INFO] EFX_LUT4        : 	186
[EFX-0000 INFO] EFX_FF          : 	113
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
