Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Sat Apr 26 13:51:56 2025
| Host         : DESKTOP-JTK4OLR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file D:/Programs/AFIFO/timing_report.txt
| Design       : fifo1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.354        0.000                      0                  150        0.045        0.000                      0                  150        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
rclk   {0.000 5.000}      10.000          100.000         
wclk   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rclk                0.354        0.000                      0                   24        0.045        0.000                      0                   24        4.500        0.000                       0                    21  
wclk               10.831        0.000                      0                   94        0.045        0.000                      0                   94        8.750        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rclk               rclk                     4.968        0.000                      0                   20        1.956        0.000                      0                   20  
**async_default**  wclk               wclk                    15.010        0.000                      0                   20        1.956        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wclk          rclk          
(none)        rclk          wclk          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rclk
  To Clock:  rclk

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[4]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 3.386ns (65.058%)  route 1.819ns (34.942%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRC0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMC/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.324     4.227 r  fifomem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, unplaced)         0.800     5.027    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.611 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.611    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.385ns (65.051%)  route 1.819ns (34.949%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRB0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMB/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     4.226 r  fifomem/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, unplaced)         0.800     5.026    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.610 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.610    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 3.383ns (65.038%)  route 1.819ns (34.962%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRA0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMA/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.321     4.224 r  fifomem/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, unplaced)         0.800     5.024    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.608 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.608    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.357ns (64.862%)  route 1.819ns (35.138%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRA0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMA_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.198 r  fifomem/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, unplaced)         0.800     4.998    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.582 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.582    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[3]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.357ns (64.862%)  route 1.819ns (35.138%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRB0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMB_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.198 r  fifomem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.800     4.998    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.582 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.582    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[5]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.357ns (64.862%)  route 1.819ns (35.138%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRC0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMC_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.198 r  fifomem/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, unplaced)         0.800     4.998    rdata_OBUF[5]
                                                                      r  rdata_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.582 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.582    rdata[5]
                                                                      r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[6]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.357ns (64.862%)  route 1.819ns (35.138%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_6_7/DPRA0
                                                                      r  fifomem/mem_reg_0_15_6_7/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.198 r  fifomem/mem_reg_0_15_6_7/DP/O
                         net (fo=1, unplaced)         0.800     4.998    rdata_OBUF[6]
                                                                      r  rdata_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.582 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.582    rdata[6]
                                                                      r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[7]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.357ns (64.862%)  route 1.819ns (35.138%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_6_7__0/DPRA0
                                                                      r  fifomem/mem_reg_0_15_6_7__0/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.198 r  fifomem/mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, unplaced)         0.800     4.998    rdata_OBUF[7]
                                                                      r  rdata_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.582 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.582    rdata[7]
                                                                      r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rempty
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 3.237ns (80.190%)  route 0.800ns (19.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDPE                                         r  rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.884 r  rptr_empty/rempty_reg/Q
                         net (fo=9, unplaced)         0.800     3.684    rempty_OBUF
                                                                      r  rempty_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.759     6.443 r  rempty_OBUF_inst/O
                         net (fo=0)                   0.000     6.443    rempty
                                                                      r  rempty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 rinc
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rempty_reg/D
                            (rising edge-triggered cell FDPE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.319ns (37.902%)  route 2.162ns (62.098%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rinc (IN)
                         net (fo=0)                   0.000     4.000    rinc
                                                                      r  rinc_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rinc_IBUF_inst/O
                         net (fo=8, unplaced)         0.800     5.721    rptr_empty/rinc_IBUF
                                                                      r  rptr_empty/rptr[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     5.871 r  rptr_empty/rptr[0]_i_1/O
                         net (fo=2, unplaced)         0.913     6.784    rptr_empty/rgraynext[0]
                                                                      r  rptr_empty/rempty_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  rptr_empty/rempty_i_2/O
                         net (fo=1, unplaced)         0.449     7.357    rptr_empty/rempty_i_2_n_0
                                                                      r  rptr_empty/rempty_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  rptr_empty/rempty_i_1/O
                         net (fo=1, unplaced)         0.000     7.481    rptr_empty/rempty_val
                         FDPE                                         r  rptr_empty/rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDPE                                         r  rptr_empty/rempty_reg/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDPE (Setup_fdpe_C_D)        0.044    12.087    rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_w2r/rq1_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_w2r/rq2_wptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_w2r/rq1_wptr_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_w2r/rq1_wptr[0]
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[0]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_w2r/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_w2r/rq1_wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_w2r/rq2_wptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_w2r/rq1_wptr_reg[1]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_w2r/rq1_wptr[1]
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_w2r/rq1_wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_w2r/rq2_wptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_w2r/rq1_wptr_reg[2]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_w2r/rq1_wptr[2]
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[2]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_w2r/rq2_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_w2r/rq1_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_w2r/rq2_wptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_w2r/rq1_wptr_reg[3]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_w2r/rq1_wptr[3]
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[3]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_w2r/rq2_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_w2r/rq1_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_w2r/rq2_wptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_w2r/rq1_wptr_reg[4]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_w2r/rq1_wptr[4]
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq2_wptr_reg[4]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_w2r/rq2_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDPE                                         r  rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.775 r  rptr_empty/rempty_reg/Q
                         net (fo=9, unplaced)         0.148     0.923    rptr_empty/rempty_OBUF
                                                                      r  rptr_empty/rptr[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.021 r  rptr_empty/rptr[1]_i_1/O
                         net (fo=2, unplaced)         0.000     1.021    rptr_empty/rgraynext[1]
                         FDCE                                         r  rptr_empty/rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[1]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rptr_empty/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rptr_empty/rbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[2]/Q
                         net (fo=13, unplaced)        0.152     0.927    rptr_empty/out[2]
                                                                      r  rptr_empty/rbin[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.025 r  rptr_empty/rbin[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.025    rptr_empty/rbinnext__0[2]
                         FDCE                                         r  rptr_empty/rbin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rptr_empty/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rptr_empty/rbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[3]/Q
                         net (fo=13, unplaced)        0.152     0.927    rptr_empty/out[3]
                                                                      r  rptr_empty/rbin[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.025 r  rptr_empty/rbin[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.025    rptr_empty/rbinnext__0[3]
                         FDCE                                         r  rptr_empty/rbin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[3]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rptr_empty/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rptr_empty/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[1]/Q
                         net (fo=15, unplaced)        0.153     0.928    rptr_empty/out[1]
                                                                      r  rptr_empty/rptr[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.026 r  rptr_empty/rptr[2]_i_1/O
                         net (fo=2, unplaced)         0.000     1.026    rptr_empty/rgraynext[2]
                         FDCE                                         r  rptr_empty/rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[2]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rptr_empty/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rptr_empty/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.248ns (61.779%)  route 0.153ns (38.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[1]/Q
                         net (fo=15, unplaced)        0.153     0.928    rptr_empty/out[1]
                                                                      r  rptr_empty/rbin[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.029 r  rptr_empty/rbin[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.029    rptr_empty/rbinnext__0[1]
                         FDCE                                         r  rptr_empty/rbin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[1]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rptr_empty/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                rclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rbin_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rbin_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rbin_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rbin_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rbin_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                rptr_empty/rempty_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rptr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rptr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                rptr_empty/rptr_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                rptr_empty/rbin_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  wclk
  To Clock:  wclk

Setup :            0  Failing Endpoints,  Worst Slack       10.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.831ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[0]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 3.928ns (83.085%)  route 0.800ns (16.915%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     3.750 r  fifomem/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, unplaced)         0.800     4.550    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.134 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.134    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 10.831    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[2]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 3.927ns (83.082%)  route 0.800ns (16.918%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     3.749 r  fifomem/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, unplaced)         0.800     4.549    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.133 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.133    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.839ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[4]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 3.920ns (83.057%)  route 0.800ns (16.943%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.742 r  fifomem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, unplaced)         0.800     4.542    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.126 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.126    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                 10.839    

Slack (MET) :             10.858ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[3]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 3.901ns (82.988%)  route 0.800ns (17.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     3.723 r  fifomem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.800     4.523    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.107 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.107    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                 10.858    

Slack (MET) :             10.861ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[5]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 3.898ns (82.977%)  route 0.800ns (17.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     3.720 r  fifomem/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, unplaced)         0.800     4.520    rdata_OBUF[5]
                                                                      r  rdata_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.104 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.104    rdata[5]
                                                                      r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                 10.861    

Slack (MET) :             10.861ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[6]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 3.898ns (82.977%)  route 0.800ns (17.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_6_7/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     3.720 r  fifomem/mem_reg_0_15_6_7/DP/O
                         net (fo=1, unplaced)         0.800     4.520    rdata_OBUF[6]
                                                                      r  rdata_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.104 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.104    rdata[6]
                                                                      r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                 10.861    

Slack (MET) :             10.861ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[7]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 3.898ns (82.977%)  route 0.800ns (17.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_6_7__0/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     3.720 r  fifomem/mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, unplaced)         0.800     4.520    rdata_OBUF[7]
                                                                      r  rdata_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.104 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.104    rdata[7]
                                                                      r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                 10.861    

Slack (MET) :             10.866ns  (required time - arrival time)
  Source:                 fifomem/mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[1]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 3.893ns (82.959%)  route 0.800ns (17.041%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     3.715 r  fifomem/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, unplaced)         0.800     4.515    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.099 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.099    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 10.866    

Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wfull
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 3.237ns (80.190%)  route 0.800ns (19.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    wptr_full/CLK
                         FDCE                                         r  wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wptr_full/wfull_reg/Q
                         net (fo=10, unplaced)        0.800     3.684    wfull_OBUF
                                                                      r  wfull_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.759     6.443 r  wfull_OBUF_inst/O
                         net (fo=0)                   0.000     6.443    wfull
                                                                      r  wfull (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                 11.522    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 winc
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wptr_full/wfull_reg/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.319ns (37.902%)  route 2.162ns (62.098%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  winc (IN)
                         net (fo=0)                   0.000     4.000    winc
                                                                      r  winc_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  winc_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     5.721    wptr_full/winc_IBUF
                                                                      r  wptr_full/wptr[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     5.871 r  wptr_full/wptr[0]_i_1/O
                         net (fo=2, unplaced)         0.913     6.784    wptr_full/wgraynext[0]
                                                                      r  wptr_full/wfull_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  wptr_full/wfull_i_2/O
                         net (fo=1, unplaced)         0.449     7.357    wptr_full/wfull_i_2_n_0
                                                                      r  wptr_full/wfull_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  wptr_full/wfull_i_1/O
                         net (fo=1, unplaced)         0.000     7.481    wptr_full/wfull_val
                         FDCE                                         r  wptr_full/wfull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    wptr_full/CLK
                         FDCE                                         r  wptr_full/wfull_reg/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Setup_fdce_C_D)        0.044    22.087    wptr_full/wfull_reg
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 14.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_r2w/wq1_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_r2w/wq1_rptr_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_r2w/wq1_rptr[0]
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[0]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_r2w/wq2_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_r2w/wq1_rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_r2w/wq1_rptr_reg[1]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_r2w/wq1_rptr[1]
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[1]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_r2w/wq2_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_r2w/wq1_rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_r2w/wq1_rptr_reg[2]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_r2w/wq1_rptr[2]
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[2]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_r2w/wq2_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_r2w/wq1_rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_r2w/wq1_rptr_reg[3]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_r2w/wq1_rptr[3]
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[3]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_r2w/wq2_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sync_r2w/wq1_rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  sync_r2w/wq1_rptr_reg[4]/Q
                         net (fo=1, unplaced)         0.081     0.856    sync_r2w/wq1_rptr[4]
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.038     0.811    sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifomem/mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.199%)  route 0.283ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wbin_reg[3]/Q
                         net (fo=19, unplaced)        0.283     1.058    fifomem/mem_reg_0_15_0_5/ADDRD3
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    fifomem/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifomem/mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.199%)  route 0.283ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wbin_reg[3]/Q
                         net (fo=19, unplaced)        0.283     1.058    fifomem/mem_reg_0_15_0_5/ADDRD3
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    fifomem/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifomem/mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.199%)  route 0.283ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wbin_reg[3]/Q
                         net (fo=19, unplaced)        0.283     1.058    fifomem/mem_reg_0_15_0_5/ADDRD3
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    fifomem/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifomem/mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.199%)  route 0.283ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wbin_reg[3]/Q
                         net (fo=19, unplaced)        0.283     1.058    fifomem/mem_reg_0_15_0_5/ADDRD3
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    fifomem/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifomem/mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.199%)  route 0.283ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wbin_reg[3]/Q
                         net (fo=19, unplaced)        0.283     1.058    fifomem/mem_reg_0_15_0_5/ADDRD3
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    fifomem/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845               wclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq1_rptr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq1_rptr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq1_rptr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq1_rptr_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq1_rptr_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq2_rptr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq2_rptr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq2_rptr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000               sync_r2w/wq2_rptr_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750                fifomem/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rclk
  To Clock:  rclk

Setup :            0  Failing Endpoints,  Worst Slack        4.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rempty_reg/PRE
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDPE                                         f  rptr_empty/rempty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDPE                                         r  rptr_empty/rempty_reg/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.649    rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[0]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[1]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[1]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[2]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[3]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[3]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[4]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[4]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rbin_reg[4]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[0]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[0]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[1]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[1]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[2]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[2]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[3]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rclk rise@10.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     4.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.836     6.681    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  rclk (IN)
                         net (fo=0)                   0.000    10.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439    12.078    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[3]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    rptr_empty/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  5.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[0]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[1]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[1]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[2]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[3]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[3]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rbin_reg[4]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rbin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[4]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rbin_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[0]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[0]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[1]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[1]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[2]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[2]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_empty/rptr_reg[3]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    rptr_empty/rrst_n
                         FDCE                                         f  rptr_empty/rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[3]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    rptr_empty/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 rrst_n
                            (input port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[0]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     2.000    rrst_n
                                                                      r  rrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rptr_empty/rrst_n_IBUF
                                                                      r  rptr_empty/rptr[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rptr_empty/rptr[3]_i_2/O
                         net (fo=20, unplaced)        0.352     2.885    sync_w2r/rq2_wptr_reg[0]_0
                         FDCE                                         f  sync_w2r/rq1_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  wclk
  To Clock:  wclk

Setup :            0  Failing Endpoints,  Worst Slack       15.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[0]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[0]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[0]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq2_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[1]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq2_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[2]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq2_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[3]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq2_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 1.045ns (38.991%)  route 1.636ns (61.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     4.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.836     6.681    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439    22.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    21.691    sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 15.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[0]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[1]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[2]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[3]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[4]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq1_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[0]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[0]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq2_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[1]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[1]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq2_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[2]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[2]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq2_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[3]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[3]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq2_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 wrst_n
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_r2w/wq2_rptr_reg[4]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.196ns (22.106%)  route 0.689ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  wrst_n (IN)
                         net (fo=0)                   0.000     2.000    wrst_n
                                                                      r  wrst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  wrst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    wptr_full/wrst_n_IBUF
                                                                      r  wptr_full/wq1_rptr[4]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  wptr_full/wq1_rptr[4]_i_1/O
                         net (fo=20, unplaced)        0.352     2.885    sync_r2w/wq1_rptr_reg[0]_0
                         FDCE                                         f  sync_r2w/wq2_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.956    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wclk
  To Clock:  rclk

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.836ns  (logic 0.478ns (57.177%)  route 0.358ns (42.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    wptr_full/CLK
                         FDCE                                         r  wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wptr_full/wbin_reg[4]/Q
                         net (fo=4, unplaced)         0.358     3.242    sync_w2r/rq1_wptr_reg[4]_0
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439     2.078    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[4]/C

Slack:                    inf
  Source:                 wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wptr_full/wptr_reg[0]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_w2r/Q[0]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439     2.078    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[0]/C

Slack:                    inf
  Source:                 wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wptr_full/wptr_reg[1]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_w2r/Q[1]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439     2.078    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[1]/C

Slack:                    inf
  Source:                 wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wptr_full/wptr_reg[2]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_w2r/Q[2]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439     2.078    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[2]/C

Slack:                    inf
  Source:                 wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wptr_full/wptr_reg[3]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_w2r/Q[3]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.439     2.078    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[3]/C

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[0]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.728ns  (logic 3.928ns (83.085%)  route 0.800ns (16.915%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     3.750 r  fifomem/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, unplaced)         0.800     4.550    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.134 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.134    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[2]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 3.927ns (83.082%)  route 0.800ns (16.918%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     3.749 r  fifomem/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, unplaced)         0.800     4.549    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.133 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.133    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[4]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.720ns  (logic 3.920ns (83.057%)  route 0.800ns (16.943%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.742 r  fifomem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, unplaced)         0.800     4.542    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.126 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.126    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[3]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.701ns  (logic 3.901ns (82.988%)  route 0.800ns (17.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     3.723 r  fifomem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.800     4.523    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.107 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.107    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[5]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.698ns  (logic 3.898ns (82.977%)  route 0.800ns (17.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.406    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     3.720 r  fifomem/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, unplaced)         0.800     4.520    rdata_OBUF[5]
                                                                      r  rdata_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.104 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.104    rdata[5]
                                                                      r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wptr_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_w2r/Q[0]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[0]/C

Slack:                    inf
  Source:                 wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wptr_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_w2r/Q[1]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[1]/C

Slack:                    inf
  Source:                 wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wptr_reg[2]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_w2r/Q[2]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[2]/C

Slack:                    inf
  Source:                 wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wptr_reg[3]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_w2r/Q[3]
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[3]/C

Slack:                    inf
  Source:                 wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    wptr_full/CLK
                         FDCE                                         r  wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wptr_full/wbin_reg[4]/Q
                         net (fo=4, unplaced)         0.151     0.926    sync_w2r/rq1_wptr_reg[4]_0
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.259     0.982    sync_w2r/CLK
                         FDCE                                         r  sync_w2r/rq1_wptr_reg[4]/C

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[5]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.487ns (81.525%)  route 0.337ns (18.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.014 r  fifomem/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, unplaced)         0.337     1.351    rdata_OBUF[5]
                                                                      r  rdata_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.452 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.452    rdata[5]
                                                                      r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[6]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.487ns (81.525%)  route 0.337ns (18.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    fifomem/mem_reg_0_15_6_7/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.014 r  fifomem/mem_reg_0_15_6_7/DP/O
                         net (fo=1, unplaced)         0.337     1.351    rdata_OBUF[6]
                                                                      r  rdata_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.452 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.452    rdata[6]
                                                                      r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[7]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.487ns (81.525%)  route 0.337ns (18.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    fifomem/mem_reg_0_15_6_7__0/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.014 r  fifomem/mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, unplaced)         0.337     1.351    rdata_OBUF[7]
                                                                      r  rdata_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.452 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.452    rdata[7]
                                                                      r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[3]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.489ns (81.545%)  route 0.337ns (18.455%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.016 r  fifomem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.337     1.353    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.454 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.454    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifomem/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rdata[4]
                            (output port clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.491ns (81.565%)  route 0.337ns (18.435%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.114     0.628    fifomem/mem_reg_0_15_0_5/WCLK
                         RAMD32                                       r  fifomem/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.018 r  fifomem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, unplaced)         0.337     1.355    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.456 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.456    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rclk
  To Clock:  wclk

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rptr_empty/rbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.836ns  (logic 0.478ns (57.177%)  route 0.358ns (42.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[4]/Q
                         net (fo=4, unplaced)         0.358     3.242    sync_r2w/D[4]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439     2.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[4]/C

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rptr_reg[0]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_r2w/D[0]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439     2.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/C

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rptr_reg[1]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_r2w/D[1]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439     2.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/C

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rptr_reg[2]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_r2w/D[2]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439     2.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[2]/C

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rptr_reg[3]/Q
                         net (fo=1, unplaced)         0.334     3.218    sync_r2w/D[3]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439     2.078    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[3]/C

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[4]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.205ns  (logic 3.386ns (65.058%)  route 1.819ns (34.942%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRC0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMC/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.324     4.227 r  fifomem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, unplaced)         0.800     5.027    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.611 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.611    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 3.385ns (65.051%)  route 1.819ns (34.949%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRB0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMB/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     4.226 r  fifomem/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, unplaced)         0.800     5.026    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.610 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.610    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 3.383ns (65.038%)  route 1.819ns (34.962%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRA0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMA/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.321     4.224 r  fifomem/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, unplaced)         0.800     5.024    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.608 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.608    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.176ns  (logic 3.357ns (64.862%)  route 1.819ns (35.138%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRA0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMA_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.198 r  fifomem/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, unplaced)         0.800     4.998    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.582 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.582    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[3]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.176ns  (logic 3.357ns (64.862%)  route 1.819ns (35.138%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.584     2.406    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.903    fifomem/mem_reg_0_15_0_5/ADDRB0
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMB_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.198 r  fifomem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.800     4.998    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.582 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.582    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rptr_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_r2w/D[0]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/C

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rptr_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_r2w/D[1]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/C

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rptr_reg[2]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_r2w/D[2]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[2]/C

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rptr_reg[3]/Q
                         net (fo=1, unplaced)         0.141     0.916    sync_r2w/D[3]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[3]/C

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[4]/Q
                         net (fo=4, unplaced)         0.151     0.926    sync_r2w/D[4]
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.259     0.982    sync_r2w/CLK
                         FDCE                                         r  sync_r2w/wq1_rptr_reg[4]/C

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.344ns (67.787%)  route 0.639ns (32.213%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[2]/Q
                         net (fo=13, unplaced)        0.302     1.077    fifomem/mem_reg_0_15_0_5/ADDRA2
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMA/RADR2
                         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.096     1.173 r  fifomem/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, unplaced)         0.337     1.510    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.611 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.611    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.344ns (67.787%)  route 0.639ns (32.213%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[2]/Q
                         net (fo=13, unplaced)        0.302     1.077    fifomem/mem_reg_0_15_0_5/ADDRB2
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMB/RADR2
                         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.096     1.173 r  fifomem/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, unplaced)         0.337     1.510    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.611 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.611    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[4]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.344ns (67.787%)  route 0.639ns (32.213%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[2]/Q
                         net (fo=13, unplaced)        0.302     1.077    fifomem/mem_reg_0_15_0_5/ADDRC2
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMC/RADR2
                         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.096     1.173 r  fifomem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, unplaced)         0.337     1.510    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.611 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.611    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.346ns (67.820%)  route 0.639ns (32.180%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[2]/Q
                         net (fo=13, unplaced)        0.302     1.077    fifomem/mem_reg_0_15_0_5/ADDRA2
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMA_D1/RADR2
                         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.098     1.175 r  fifomem/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, unplaced)         0.337     1.512    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.613 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.613    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[3]
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.346ns (67.820%)  route 0.639ns (32.180%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=20, unplaced)        0.114     0.628    rptr_empty/CLK
                         FDCE                                         r  rptr_empty/rbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rptr_empty/rbin_reg[2]/Q
                         net (fo=13, unplaced)        0.302     1.077    fifomem/mem_reg_0_15_0_5/ADDRB2
                                                                      r  fifomem/mem_reg_0_15_0_5/RAMB_D1/RADR2
                         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.098     1.175 r  fifomem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.337     1.512    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.613 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.613    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------+----------+-------+---------------+---------+---------------+---------+----------+
Reference | Input    | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port     | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------+----------+-------+---------------+---------+---------------+---------+----------+
rclk      | rinc     | FDPE     | -     |     1.394 (r) | SLOW    |     1.083 (r) | SLOW    |          |
rclk      | rrst_n   | FDPE     | -     |     1.032 (r) | SLOW    |     0.044 (r) | FAST    |          |
wclk      | wdata[0] | RAM32M   | -     |     0.186 (r) | FAST    |     1.241 (r) | SLOW    |          |
wclk      | wdata[1] | RAM32M   | -     |     0.223 (r) | FAST    |     1.171 (r) | SLOW    |          |
wclk      | wdata[2] | RAM32M   | -     |     0.195 (r) | FAST    |     1.240 (r) | SLOW    |          |
wclk      | wdata[3] | RAM32M   | -     |     0.213 (r) | FAST    |     1.182 (r) | SLOW    |          |
wclk      | wdata[4] | RAM32M   | -     |     0.193 (r) | FAST    |     1.238 (r) | SLOW    |          |
wclk      | wdata[5] | RAM32M   | -     |     0.223 (r) | FAST    |     1.162 (r) | SLOW    |          |
wclk      | wdata[6] | RAM32X1D | -     |     0.223 (r) | FAST    |     1.181 (r) | SLOW    |          |
wclk      | wdata[7] | RAM32X1D | -     |     0.223 (r) | FAST    |     1.181 (r) | SLOW    |          |
wclk      | winc     | FDCE     | -     |     1.394 (r) | SLOW    |     1.083 (r) | SLOW    |          |
wclk      | wrst_n   | FDCE     | -     |     0.990 (r) | SLOW    |     0.044 (r) | FAST    |          |
----------+----------+----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------+----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output   | IO Reg   | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port     | Type     | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------+----------+-------+----------------+---------+----------------+---------+----------+
rclk      | rdata[0] | FDCE     | -     |      7.643 (r) | SLOW    |      2.576 (r) | FAST    |          |
rclk      | rdata[1] | FDCE     | -     |      7.617 (r) | SLOW    |      2.578 (r) | FAST    |          |
rclk      | rdata[2] | FDCE     | -     |      7.645 (r) | SLOW    |      2.576 (r) | FAST    |          |
rclk      | rdata[3] | FDCE     | -     |      7.617 (r) | SLOW    |      2.578 (r) | FAST    |          |
rclk      | rdata[4] | FDCE     | -     |      7.646 (r) | SLOW    |      2.576 (r) | FAST    |          |
rclk      | rdata[5] | FDCE     | -     |      7.617 (r) | SLOW    |      2.578 (r) | FAST    |          |
rclk      | rdata[6] | FDCE     | -     |      7.617 (r) | SLOW    |      2.578 (r) | FAST    |          |
rclk      | rdata[7] | FDCE     | -     |      7.617 (r) | SLOW    |      2.578 (r) | FAST    |          |
rclk      | rempty   | FDPE     | -     |      6.478 (r) | SLOW    |      2.232 (r) | FAST    |          |
wclk      | rdata[0] | RAM32M   | -     |      7.169 (r) | SLOW    |      2.523 (r) | FAST    |          |
wclk      | rdata[1] | RAM32M   | -     |      7.134 (r) | SLOW    |      2.509 (r) | FAST    |          |
wclk      | rdata[2] | RAM32M   | -     |      7.168 (r) | SLOW    |      2.425 (r) | FAST    |          |
wclk      | rdata[3] | RAM32M   | -     |      7.142 (r) | SLOW    |      2.419 (r) | FAST    |          |
wclk      | rdata[4] | RAM32M   | -     |      7.161 (r) | SLOW    |      2.421 (r) | FAST    |          |
wclk      | rdata[5] | RAM32M   | -     |      7.139 (r) | SLOW    |      2.417 (r) | FAST    |          |
wclk      | rdata[6] | RAM32X1D | -     |      7.139 (r) | SLOW    |      2.417 (r) | FAST    |          |
wclk      | rdata[7] | RAM32X1D | -     |      7.139 (r) | SLOW    |      2.417 (r) | FAST    |          |
wclk      | wfull    | FDCE     | -     |      6.478 (r) | SLOW    |      2.232 (r) | FAST    |          |
----------+----------+----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
rclk   | rclk        |         3.325 | SLOW    |               |         |               |         |               |         |
wclk   | rclk        |         1.419 | SLOW    |               |         |               |         |               |         |
rclk   | wclk        |         1.419 | SLOW    |               |         |               |         |               |         |
wclk   | wclk        |         3.327 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: wclk
Worst Case Data Window: 1.464 ns
Ideal Clock Offset to Actual Clock: 0.509 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
wdata[0]           |  0.186 (r) | FAST    |   1.241 (r) | SLOW    |    15.814 |     0.759 |         7.528 |
wdata[1]           |  0.223 (r) | FAST    |   1.171 (r) | SLOW    |    15.777 |     0.829 |         7.474 |
wdata[2]           |  0.195 (r) | FAST    |   1.240 (r) | SLOW    |    15.805 |     0.760 |         7.523 |
wdata[3]           |  0.213 (r) | FAST    |   1.182 (r) | SLOW    |    15.787 |     0.818 |         7.485 |
wdata[4]           |  0.193 (r) | FAST    |   1.238 (r) | SLOW    |    15.807 |     0.762 |         7.523 |
wdata[5]           |  0.223 (r) | FAST    |   1.162 (r) | SLOW    |    15.777 |     0.838 |         7.470 |
wdata[6]           |  0.223 (r) | FAST    |   1.181 (r) | SLOW    |    15.777 |     0.819 |         7.479 |
wdata[7]           |  0.223 (r) | FAST    |   1.181 (r) | SLOW    |    15.777 |     0.819 |         7.479 |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.223 (r) | FAST    |   1.241 (r) | SLOW    |    15.777 |     0.759 |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: rclk
Bus Skew: 0.029 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rdata[0]           |   7.643 (r) | SLOW    |   2.576 (r) | FAST    |    0.026 |
rdata[1]           |   7.617 (r) | SLOW    |   2.578 (r) | FAST    |    0.002 |
rdata[2]           |   7.645 (r) | SLOW    |   2.576 (r) | FAST    |    0.028 |
rdata[3]           |   7.617 (r) | SLOW    |   2.578 (r) | FAST    |    0.002 |
rdata[4]           |   7.646 (r) | SLOW    |   2.576 (r) | FAST    |    0.029 |
rdata[5]           |   7.617 (r) | SLOW    |   2.578 (r) | FAST    |    0.002 |
rdata[6]           |   7.617 (r) | SLOW    |   2.578 (r) | FAST    |    0.002 |
rdata[7]           |   7.617 (r) | SLOW    |   2.578 (r) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.646 (r) | SLOW    |   2.576 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: wclk
Bus Skew: 0.106 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rdata[0]           |   7.169 (r) | SLOW    |   2.523 (r) | FAST    |    0.106 |
rdata[1]           |   7.134 (r) | SLOW    |   2.509 (r) | FAST    |    0.092 |
rdata[2]           |   7.168 (r) | SLOW    |   2.425 (r) | FAST    |    0.034 |
rdata[3]           |   7.142 (r) | SLOW    |   2.419 (r) | FAST    |    0.008 |
rdata[4]           |   7.161 (r) | SLOW    |   2.421 (r) | FAST    |    0.027 |
rdata[5]           |   7.139 (r) | SLOW    |   2.417 (r) | FAST    |    0.005 |
rdata[6]           |   7.139 (r) | SLOW    |   2.417 (r) | FAST    |    0.005 |
rdata[7]           |   7.139 (r) | SLOW    |   2.417 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.169 (r) | SLOW    |   2.417 (r) | FAST    |    0.106 |
-------------------+-------------+---------+-------------+---------+----------+




