\doxysubsubsubsection{PLLR Clock Divider}
\hypertarget{group___r_c_c___p_l_l_r___clock___divider}{}\label{group___r_c_c___p_l_l_r___clock___divider}\index{PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga8542180301c08434a774ee3033b89564}{RCC\+\_\+\+PLLR\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_gac9e1eda6592c73b3b19c4b602c0e603d}{RCC\+\_\+\+PLLR\+\_\+\+DIV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga4d7feff69617c885b7ad02abdf90a306}{RCC\+\_\+\+PLLR\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga509420efd3dfdfb792d2f4a7f9532161}{RCC\+\_\+\+PLLR\+\_\+\+DIV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_gaea9c23a036a7dd5c2c14d7df77656cba}{RCC\+\_\+\+PLLR\+\_\+\+DIV6}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_gaa8b35cccfee385e5ad775eb8cc385508}{RCC\+\_\+\+PLLR\+\_\+\+DIV7}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga2032e48945b9bfec98b9f342d34e2472}{RCC\+\_\+\+PLLR\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___p_l_l_r___clock___divider_ga8542180301c08434a774ee3033b89564}\label{group___r_c_c___p_l_l_r___clock___divider_ga8542180301c08434a774ee3033b89564} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV2@{RCC\_PLLR\_DIV2}}
\index{RCC\_PLLR\_DIV2@{RCC\_PLLR\_DIV2}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV2}{RCC\_PLLR\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}}

PLLR division factor = 2 \Hypertarget{group___r_c_c___p_l_l_r___clock___divider_gac9e1eda6592c73b3b19c4b602c0e603d}\label{group___r_c_c___p_l_l_r___clock___divider_gac9e1eda6592c73b3b19c4b602c0e603d} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV3@{RCC\_PLLR\_DIV3}}
\index{RCC\_PLLR\_DIV3@{RCC\_PLLR\_DIV3}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV3}{RCC\_PLLR\_DIV3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}}

PLLR division factor = 3 \Hypertarget{group___r_c_c___p_l_l_r___clock___divider_ga4d7feff69617c885b7ad02abdf90a306}\label{group___r_c_c___p_l_l_r___clock___divider_ga4d7feff69617c885b7ad02abdf90a306} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV4@{RCC\_PLLR\_DIV4}}
\index{RCC\_PLLR\_DIV4@{RCC\_PLLR\_DIV4}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV4}{RCC\_PLLR\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV4~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})}

PLLR division factor = 4 \Hypertarget{group___r_c_c___p_l_l_r___clock___divider_ga509420efd3dfdfb792d2f4a7f9532161}\label{group___r_c_c___p_l_l_r___clock___divider_ga509420efd3dfdfb792d2f4a7f9532161} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV5@{RCC\_PLLR\_DIV5}}
\index{RCC\_PLLR\_DIV5@{RCC\_PLLR\_DIV5}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV5}{RCC\_PLLR\_DIV5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}}}

PLLR division factor = 5 \Hypertarget{group___r_c_c___p_l_l_r___clock___divider_gaea9c23a036a7dd5c2c14d7df77656cba}\label{group___r_c_c___p_l_l_r___clock___divider_gaea9c23a036a7dd5c2c14d7df77656cba} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV6@{RCC\_PLLR\_DIV6}}
\index{RCC\_PLLR\_DIV6@{RCC\_PLLR\_DIV6}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV6}{RCC\_PLLR\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV6~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})}

PLLR division factor = 6 \Hypertarget{group___r_c_c___p_l_l_r___clock___divider_gaa8b35cccfee385e5ad775eb8cc385508}\label{group___r_c_c___p_l_l_r___clock___divider_gaa8b35cccfee385e5ad775eb8cc385508} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV7@{RCC\_PLLR\_DIV7}}
\index{RCC\_PLLR\_DIV7@{RCC\_PLLR\_DIV7}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV7}{RCC\_PLLR\_DIV7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV7~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}})}

PLLR division factor = 7 \Hypertarget{group___r_c_c___p_l_l_r___clock___divider_ga2032e48945b9bfec98b9f342d34e2472}\label{group___r_c_c___p_l_l_r___clock___divider_ga2032e48945b9bfec98b9f342d34e2472} 
\index{PLLR Clock Divider@{PLLR Clock Divider}!RCC\_PLLR\_DIV8@{RCC\_PLLR\_DIV8}}
\index{RCC\_PLLR\_DIV8@{RCC\_PLLR\_DIV8}!PLLR Clock Divider@{PLLR Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLR\_DIV8}{RCC\_PLLR\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLR\+\_\+\+DIV8~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})}

PLLR division factor = 8 