// Seed: 3406123183
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_19(
      .id_0(id_11), .id_1(), .id_2(1), .id_3(id_15), .id_4(id_3), .id_5(1), .id_6()
  );
  and (
      id_1,
      id_2,
      id_19,
      id_9,
      id_18,
      id_17,
      id_15,
      id_3,
      id_6,
      id_13,
      id_8,
      id_7,
      id_16,
      id_11,
      id_14
  );
  module_0(
      id_1
  );
endmodule
