{"vcs1":{"timestamp_begin":1729833782.570787012, "rt":1.62, "ut":0.60, "st":0.30}}
{"vcselab":{"timestamp_begin":1729833784.272567929, "rt":1.44, "ut":0.29, "st":0.21}}
{"link":{"timestamp_begin":1729833785.796837980, "rt":0.42, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729833781.904210121}
{"VCS_COMP_START_TIME": 1729833781.904210121}
{"VCS_COMP_END_TIME": 1729833787.758043965}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331840}}
{"stitch_vcselab": {"peak_mem": 223572}}
