<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/GitHub/VHDL_Modules/SPI/Test Project/SCLK_CE_GEN_tbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="sclk_ce_gen_tbench" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/sclk_ce_gen_tbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sclk_ce_gen_tbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sclk_ce_gen_tbench/start" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">start</obj_property>
      <obj_property name="ObjectShortName">start</obj_property>
   </wvobject>
   <wvobject fp_name="/sclk_ce_gen_tbench/sclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sclk</obj_property>
      <obj_property name="ObjectShortName">sclk</obj_property>
   </wvobject>
   <wvobject fp_name="/sclk_ce_gen_tbench/ce" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ce</obj_property>
      <obj_property name="ObjectShortName">ce</obj_property>
   </wvobject>
   <wvobject fp_name="/sclk_ce_gen_tbench/uut/counter_current" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">counter_current[3:0]</obj_property>
      <obj_property name="ObjectShortName">counter_current[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
