INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:12:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.975ns period=5.950ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.975ns period=5.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.950ns  (clk rise@5.950ns - clk rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.308ns (34.203%)  route 4.440ns (65.797%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.433 - 5.950 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2349, unset)         0.508     0.508    mulf0/operator/clk
                         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mulf0/operator/sigProdExt_c2_reg[20]/Q
                         net (fo=1, unplaced)         0.501     1.235    mulf0/operator/sigProdExt_c2[20]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.354 r  mulf0/operator/newY_c1[4]_i_10/O
                         net (fo=1, unplaced)         0.244     1.598    mulf0/operator/newY_c1[4]_i_10_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.641 r  mulf0/operator/newY_c1[4]_i_6/O
                         net (fo=1, unplaced)         0.244     1.885    mulf0/operator/newY_c1[4]_i_6_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     1.928 r  mulf0/operator/newY_c1[4]_i_5/O
                         net (fo=1, unplaced)         0.000     1.928    mulf0/operator/RoundingAdder/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.166 r  mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     2.173    mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.223 r  mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.223    mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.273 r  mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.273    mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.323 r  mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.323    mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.373 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.373    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.423 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.423    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.577 r  mulf0/operator/RoundingAdder/expX_c1_reg[4]_i_2/O[3]
                         net (fo=6, unplaced)         0.447     3.024    mulf0/operator/RoundingAdder/ip_result__0[27]
                         LUT4 (Prop_lut4_I1_O)        0.120     3.144 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_18/O
                         net (fo=1, unplaced)         0.244     3.388    mulf0/operator/RoundingAdder/newY_c1[22]_i_18_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.431 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_12/O
                         net (fo=33, unplaced)        0.316     3.747    mulf0/operator/RoundingAdder/newY_c1[22]_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.047     3.794 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_39/O
                         net (fo=1, unplaced)         0.705     4.499    mulf0/operator/RoundingAdder/mulf0_result[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.542 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_19/O
                         net (fo=1, unplaced)         0.244     4.786    mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_19_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.829 f  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_5/O
                         net (fo=1, unplaced)         0.244     5.073    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
                         LUT6 (Prop_lut6_I5_O)        0.043     5.116 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_2__0/O
                         net (fo=4, unplaced)         0.268     5.384    control_merge1/tehb/control/excExpFracY_c0[22]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.427 r  control_merge1/tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     5.675    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.862 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.862    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     5.997 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     6.259    addf0/operator/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     6.386 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     6.845    addf0/operator/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     7.090 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     7.097    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     7.256 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.256    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.950     5.950 r  
                                                      0.000     5.950 r  clk (IN)
                         net (fo=2349, unset)         0.483     6.433    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.433    
                         clock uncertainty           -0.035     6.397    
                         FDRE (Setup_fdre_C_D)        0.076     6.473    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                 -0.783    




