Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct  2 15:41:36 2025
| Host         : DESKTOP-RKGOGPE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.366        0.000                      0                    3        0.199        0.000                      0                    3        9.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         17.366        0.000                      0                    3        0.199        0.000                      0                    3        9.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.366ns  (required time - arrival time)
  Source:                 system_i/top_0/inst/x_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.271ns (54.024%)  route 1.082ns (45.976%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           1.744     3.052    system_i/top_0/inst/clk
    SLICE_X42Y52         FDCE                                         r  system_i/top_0/inst/x_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.518     3.570 r  system_i/top_0/inst/x_sync_reg[0]/Q
                         net (fo=27, routed)          1.082     4.652    system_i/top_0/inst/u_perc_x0_and_not_x1/Q[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.776 r  system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.776    system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry_i_5__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.177 r  system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.177    system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.405 r  system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry__0/CO[2]
                         net (fo=1, routed)           0.000     5.405    system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry__0_n_1
    SLICE_X43Y51         FDRE                                         r  system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           1.567    22.759    system_i/top_0/inst/u_perc_x0_and_not_x1/clk
    SLICE_X43Y51         FDRE                                         r  system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.046    22.771    system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg
  -------------------------------------------------------------------
                         required time                         22.771    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 17.366    

Slack (MET) :             17.420ns  (required time - arrival time)
  Source:                 system_i/top_0/inst/x_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/top_0/inst/u_perc_and/y_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.247ns (53.140%)  route 1.100ns (46.860%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           1.744     3.052    system_i/top_0/inst/clk
    SLICE_X42Y52         FDCE                                         r  system_i/top_0/inst/x_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.518     3.570 r  system_i/top_0/inst/x_sync_reg[0]/Q
                         net (fo=27, routed)          1.100     4.670    system_i/top_0/inst/u_perc_and/Q[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.794 r  system_i/top_0/inst/u_perc_and/y0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.794    system_i/top_0/inst/u_perc_and/y0_carry_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.170 r  system_i/top_0/inst/u_perc_and/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.170    system_i/top_0/inst/u_perc_and/y0_carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.399 r  system_i/top_0/inst/u_perc_and/y0_carry__0/CO[2]
                         net (fo=1, routed)           0.000     5.399    system_i/top_0/inst/u_perc_and/y0_carry__0_n_1
    SLICE_X42Y51         FDRE                                         r  system_i/top_0/inst/u_perc_and/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           1.567    22.759    system_i/top_0/inst/u_perc_and/clk
    SLICE_X42Y51         FDRE                                         r  system_i/top_0/inst/u_perc_and/y_reg/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)        0.094    22.819    system_i/top_0/inst/u_perc_and/y_reg
  -------------------------------------------------------------------
                         required time                         22.819    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 17.420    

Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 system_i/top_0/inst/x_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/top_0/inst/u_perc_or/y_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.580ns (39.736%)  route 0.880ns (60.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           1.744     3.052    system_i/top_0/inst/clk
    SLICE_X43Y50         FDCE                                         r  system_i/top_0/inst/x_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     3.508 r  system_i/top_0/inst/x_sync_reg[1]/Q
                         net (fo=27, routed)          0.880     4.388    system_i/top_0/inst/u_perc_or/Q[1]
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  system_i/top_0/inst/u_perc_or/y_i_1/O
                         net (fo=1, routed)           0.000     4.512    system_i/top_0/inst/u_perc_or/p_0_in
    SLICE_X43Y52         FDRE                                         r  system_i/top_0/inst/u_perc_or/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           1.567    22.759    system_i/top_0/inst/u_perc_or/clk
    SLICE_X43Y52         FDRE                                         r  system_i/top_0/inst/u_perc_or/y_reg/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.029    22.754    system_i/top_0/inst/u_perc_or/y_reg
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 18.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_i/top_0/inst/x_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/top_0/inst/u_perc_or/y_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           0.591     0.932    system_i/top_0/inst/clk
    SLICE_X42Y52         FDCE                                         r  system_i/top_0/inst/x_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     1.096 r  system_i/top_0/inst/x_sync_reg[0]/Q
                         net (fo=27, routed)          0.094     1.190    system_i/top_0/inst/u_perc_or/Q[0]
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.235 r  system_i/top_0/inst/u_perc_or/y_i_1/O
                         net (fo=1, routed)           0.000     1.235    system_i/top_0/inst/u_perc_or/p_0_in
    SLICE_X43Y52         FDRE                                         r  system_i/top_0/inst/u_perc_or/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           0.861     1.231    system_i/top_0/inst/u_perc_or/clk
    SLICE_X43Y52         FDRE                                         r  system_i/top_0/inst/u_perc_or/y_reg/C
                         clock pessimism             -0.286     0.945    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091     1.036    system_i/top_0/inst/u_perc_or/y_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 system_i/top_0/inst/x_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/top_0/inst/u_perc_and/y_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.364ns (70.999%)  route 0.149ns (29.001%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           0.591     0.932    system_i/top_0/inst/clk
    SLICE_X43Y50         FDCE                                         r  system_i/top_0/inst/x_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     1.073 f  system_i/top_0/inst/x_sync_reg[1]/Q
                         net (fo=27, routed)          0.149     1.221    system_i/top_0/inst/u_perc_and/Q[1]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.048     1.269 r  system_i/top_0/inst/u_perc_and/acc_rep/O
                         net (fo=1, routed)           0.000     1.269    system_i/top_0/inst/u_perc_and/acc_rep_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.380 r  system_i/top_0/inst/u_perc_and/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.380    system_i/top_0/inst/u_perc_and/y0_carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.444 r  system_i/top_0/inst/u_perc_and/y0_carry__0/CO[2]
                         net (fo=1, routed)           0.000     1.444    system_i/top_0/inst/u_perc_and/y0_carry__0_n_1
    SLICE_X42Y51         FDRE                                         r  system_i/top_0/inst/u_perc_and/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           0.861     1.231    system_i/top_0/inst/u_perc_and/clk
    SLICE_X42Y51         FDRE                                         r  system_i/top_0/inst/u_perc_and/y_reg/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.129     1.077    system_i/top_0/inst/u_perc_and/y_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 system_i/top_0/inst/x_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.335ns (62.228%)  route 0.203ns (37.772%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           0.591     0.932    system_i/top_0/inst/clk
    SLICE_X42Y52         FDCE                                         r  system_i/top_0/inst/x_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     1.096 f  system_i/top_0/inst/x_sync_reg[0]/Q
                         net (fo=27, routed)          0.203     1.299    system_i/top_0/inst/u_perc_x0_and_not_x1/Q[0]
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.049     1.348 r  system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.348    system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     1.470 r  system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry__0/CO[2]
                         net (fo=1, routed)           0.000     1.470    system_i/top_0/inst/u_perc_x0_and_not_x1/y0_carry__0_n_1
    SLICE_X43Y51         FDRE                                         r  system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5, routed)           0.861     1.231    system_i/top_0/inst/u_perc_x0_and_not_x1/clk
    SLICE_X43Y51         FDRE                                         r  system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/C
                         clock pessimism             -0.283     0.948    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.100     1.048    system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y52   system_i/top_0/inst/x_sync_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y50   system_i/top_0/inst/x_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y51   system_i/top_0/inst/u_perc_and/y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y52   system_i/top_0/inst/u_perc_or/y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y51   system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y52   system_i/top_0/inst/x_sync_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y50   system_i/top_0/inst/x_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   system_i/top_0/inst/u_perc_and/y_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y52   system_i/top_0/inst/u_perc_or/y_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y52   system_i/top_0/inst/x_sync_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y50   system_i/top_0/inst/x_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   system_i/top_0/inst/u_perc_and/y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y52   system_i/top_0/inst/u_perc_or/y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y52   system_i/top_0/inst/x_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y50   system_i/top_0/inst/x_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   system_i/top_0/inst/u_perc_and/y_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y52   system_i/top_0/inst/u_perc_or/y_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y52   system_i/top_0/inst/x_sync_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y50   system_i/top_0/inst/x_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   system_i/top_0/inst/u_perc_and/y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y52   system_i/top_0/inst/u_perc_or/y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   system_i/top_0/inst/u_perc_x0_and_not_x1/y_reg/C



