ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gagan/eda-orchestrator/rtl/alu16/cla4.v" into library work
INFO: [VRFC 10-311] analyzing module cla4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gagan/eda-orchestrator/rtl/alu16/cla16_addsub.v" into library work
INFO: [VRFC 10-311] analyzing module cla16_addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gagan/eda-orchestrator/rtl/alu16/alu.v" into library work
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gagan/eda-orchestrator/rtl/alu16/alu_tb.v" into library work
INFO: [VRFC 10-311] analyzing module alu_tb
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe alu_tb -debug typical 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.cla4
Compiling module work.cla16_addsub
Compiling module work.alu
Compiling module work.alu_tb
Built simulation snapshot work.alu_tb
