library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity adder4a is
port(a,b: in std_logic_vector(3 downto 0);
	sum: out std_logic_vector(3 downto 0);
	carry: out std_logic);
end adder4a;

architecture behav of adder4a is
signal c: std_logic_vector(4 downto 0);
entity fullAdder1 is
port( a,b,c: in std_logic;
	sum,carry: out std_logic);
end fullAdder1;
begin
	process(a,b)
	begin
		c(0)<='0';
		--a1: fullAdder port map (a(0),b(0),c(0),
		for i in 0 to 3 loop
			fullAdder port map (a(i),b(i),c(i),sum(i),c(i+1));
		end loop;
		carry<=c(4);
	end process;
end behav;
		