Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Aug 12 15:47:32 2023
| Host         : PCPHESE71 running 64-bit major release  (build 9200)
| Command      : report_utilization -file m_top_utilization_placed.rpt -pb m_top_utilization_placed.pb
| Design       : m_top
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 10488 |     0 |          0 |    274080 |  3.83 |
|   LUT as Logic             |  9340 |     0 |          0 |    274080 |  3.41 |
|   LUT as Memory            |  1148 |     0 |          0 |    144000 |  0.80 |
|     LUT as Distributed RAM |   428 |     0 |            |           |       |
|     LUT as Shift Register  |   720 |     0 |            |           |       |
| CLB Registers              | 19483 |     0 |          0 |    548160 |  3.55 |
|   Register as Flip Flop    | 19483 |     0 |          0 |    548160 |  3.55 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   202 |     0 |          0 |     34260 |  0.59 |
| F7 Muxes                   |    49 |     0 |          0 |    137040 |  0.04 |
| F8 Muxes                   |     0 |     0 |          0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 934   |          Yes |           - |          Set |
| 1817  |          Yes |           - |        Reset |
| 429   |          Yes |         Set |            - |
| 16303 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2962 |     0 |          0 |     34260 |  8.65 |
|   CLBL                                     |  1397 |     0 |            |           |       |
|   CLBM                                     |  1565 |     0 |            |           |       |
| LUT as Logic                               |  9340 |     0 |          0 |    274080 |  3.41 |
|   using O5 output only                     |   594 |       |            |           |       |
|   using O6 output only                     |  6528 |       |            |           |       |
|   using O5 and O6                          |  2218 |       |            |           |       |
| LUT as Memory                              |  1148 |     0 |          0 |    144000 |  0.80 |
|   LUT as Distributed RAM                   |   428 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    48 |       |            |           |       |
|     using O5 and O6                        |   380 |       |            |           |       |
|   LUT as Shift Register                    |   720 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   281 |       |            |           |       |
|     using O5 and O6                        |   439 |       |            |           |       |
| CLB Registers                              | 19483 |     0 |          0 |    548160 |  3.55 |
|   Register driven from within the CLB      |  8441 |       |            |           |       |
|   Register driven from outside the CLB     | 11042 |       |            |           |       |
|     LUT in front of the register is unused |  8780 |       |            |           |       |
|     LUT in front of the register is used   |  2262 |       |            |           |       |
| Unique Control Sets                        |   978 |       |          0 |     68520 |  1.43 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    9 |     0 |          0 |       912 |  0.99 |
|   RAMB36/FIFO*    |    8 |     0 |          0 |       912 |  0.88 |
|     RAMB36E2 only |    8 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |      1824 |  0.11 |
|     RAMB18E2 only |    2 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   12 |    12 |          0 |       328 |  3.66 |
| HPIOB_M          |    3 |     3 |          0 |        96 |  3.13 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOB_S          |    2 |     2 |          0 |        96 |  2.08 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_M          |    4 |     4 |          0 |        60 |  6.67 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    3 |     3 |          0 |        60 |  5.00 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    1 |     1 |          0 |        96 |  1.04 |
|   OBUFDS         |    1 |     1 |            |           |       |
| HDIOBDIFFINBUF   |    1 |     1 |          0 |        60 |  1.67 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    2 |     2 |          0 |      1248 |  0.16 |
|   OSERDES        |    2 |     2 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   12 |     0 |          0 |       404 |  2.97 |
|   BUFGCE             |    3 |     0 |          0 |       116 |  2.59 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    9 |     0 |          0 |       168 |  5.36 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    2 |     2 |          0 |        24 |   8.33 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 |  16.67 |
| OBUFDS_GTE4     |    1 |     1 |          0 |        12 |   8.33 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    0 |     0 |          0 |         1 |   0.00 |
| SYSMONE4        |    1 |     1 |          0 |         1 | 100.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 16303 |            Register |
| LUT6          |  3895 |                 CLB |
| LUT3          |  1985 |                 CLB |
| FDCE          |  1817 |            Register |
| LUT4          |  1766 |                 CLB |
| LUT2          |  1588 |                 CLB |
| LUT5          |  1571 |                 CLB |
| FDPE          |   934 |            Register |
| LUT1          |   753 |                 CLB |
| RAMD32        |   664 |                 CLB |
| SRL16E        |   646 |                 CLB |
| SRLC32E       |   505 |                 CLB |
| FDSE          |   429 |            Register |
| CARRY8        |   202 |                 CLB |
| RAMS32        |    96 |                 CLB |
| MUXF7         |    49 |                 CLB |
| RAMD64E       |    48 |                 CLB |
| BUFG_GT       |     9 |               Clock |
| SRLC16E       |     8 |                 CLB |
| RAMB36E2      |     8 |            BLOCKRAM |
| BUFG_GT_SYNC  |     7 |               Clock |
| IBUFCTRL      |     6 |              Others |
| INBUF         |     5 |                 I/O |
| IBUFDS_GTE4   |     4 |                 I/O |
| OBUF          |     3 |                 I/O |
| BUFGCE        |     3 |               Clock |
| RAMB18E2      |     2 |            BLOCKRAM |
| OSERDESE3     |     2 |                 I/O |
| OBUFT         |     2 |                 I/O |
| GTHE4_CHANNEL |     2 |            Advanced |
| SYSMONE4      |     1 |            Advanced |
| OBUFDS_GTE4   |     1 |            Advanced |
| OBUFDS        |     1 |                 I/O |
| MMCME4_ADV    |     1 |               Clock |
| GTHE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| vio_2                           |    2 |
| axi_gpio_0                      |    2 |
| UDP_bridge_CDC_FIFO             |    2 |
| vio_1                           |    1 |
| vio_0                           |    1 |
| system_management_sys_man_wiz_0 |    1 |
| system_interconnect_xbar_0      |    1 |
| system_interconnect_auto_cc_6   |    1 |
| system_interconnect_auto_cc_5   |    1 |
| system_interconnect_auto_cc_4   |    1 |
| system_interconnect_auto_cc_3   |    1 |
| system_interconnect_auto_cc_2   |    1 |
| system_interconnect_auto_cc_1   |    1 |
| system_interconnect_auto_cc_0   |    1 |
| m_gth                           |    1 |
| ila_sys                         |    1 |
| ila_1                           |    1 |
| ila_0                           |    1 |
| gearbox_4_to_1                  |    1 |
| gearbox_1_to_4                  |    1 |
| dbg_hub                         |    1 |
| clk_pcs_pma_62_5                |    1 |
| PCS_PMA                         |    1 |
| MAC_AXIS_ILA                    |    1 |
| MAC                             |    1 |
| Ethernet_Setup_VIO              |    1 |
| AXI_I2C                         |    1 |
+---------------------------------+------+


