#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1886720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1879ed0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1846d80 .functor NOT 1, L_0x18c2130, C4<0>, C4<0>, C4<0>;
L_0x18c1fb0 .functor XOR 8, L_0x18c1b50, L_0x18c1f10, C4<00000000>, C4<00000000>;
L_0x18c20c0 .functor XOR 8, L_0x18c1fb0, L_0x18c2020, C4<00000000>, C4<00000000>;
v0x18bc000_0 .net "B3_next_dut", 0 0, L_0x18bf230;  1 drivers
v0x18bc0c0_0 .net "B3_next_ref", 0 0, L_0x18bd690;  1 drivers
v0x18bc160_0 .net "Count_next_dut", 0 0, L_0x18c09f0;  1 drivers
v0x18bc200_0 .net "Count_next_ref", 0 0, L_0x18be8c0;  1 drivers
v0x18bc2a0_0 .net "S1_next_dut", 0 0, L_0x18c0780;  1 drivers
v0x18bc390_0 .net "S1_next_ref", 0 0, L_0x18be440;  1 drivers
v0x18bc460_0 .net "S_next_dut", 0 0, L_0x18c01d0;  1 drivers
v0x18bc530_0 .net "S_next_ref", 0 0, L_0x18be1f0;  1 drivers
v0x18bc600_0 .net "Wait_next_dut", 0 0, L_0x18c0f40;  1 drivers
v0x18bc6d0_0 .net "Wait_next_ref", 0 0, L_0x18bee50;  1 drivers
v0x18bc7a0_0 .net *"_ivl_10", 7 0, L_0x18c2020;  1 drivers
v0x18bc840_0 .net *"_ivl_12", 7 0, L_0x18c20c0;  1 drivers
v0x18bc8e0_0 .net *"_ivl_2", 7 0, L_0x18c1a60;  1 drivers
v0x18bc980_0 .net *"_ivl_4", 7 0, L_0x18c1b50;  1 drivers
v0x18bca20_0 .net *"_ivl_6", 7 0, L_0x18c1f10;  1 drivers
v0x18bcac0_0 .net *"_ivl_8", 7 0, L_0x18c1fb0;  1 drivers
v0x18bcb80_0 .net "ack", 0 0, v0x18b8dc0_0;  1 drivers
v0x18bcc20_0 .var "clk", 0 0;
v0x18bccf0_0 .net "counting_dut", 0 0, L_0x18c1220;  1 drivers
v0x18bcdc0_0 .net "counting_ref", 0 0, L_0x18bf140;  1 drivers
v0x18bce90_0 .net "d", 0 0, v0x18b8f20_0;  1 drivers
v0x18bcf30_0 .net "done_counting", 0 0, v0x18b8fc0_0;  1 drivers
v0x18bcfd0_0 .net "done_dut", 0 0, L_0x18c10a0;  1 drivers
v0x18bd0a0_0 .net "done_ref", 0 0, L_0x18bf050;  1 drivers
v0x18bd170_0 .net "shift_ena_dut", 0 0, L_0x18c1870;  1 drivers
v0x18bd240_0 .net "shift_ena_ref", 0 0, L_0x18bf550;  1 drivers
v0x18bd310_0 .net "state", 9 0, v0x18b9220_0;  1 drivers
v0x18bd3b0_0 .var/2u "stats1", 607 0;
v0x18bd450_0 .var/2u "strobe", 0 0;
v0x18bd4f0_0 .net "tb_match", 0 0, L_0x18c2130;  1 drivers
v0x18bd5c0_0 .net "tb_mismatch", 0 0, L_0x1846d80;  1 drivers
LS_0x18c1a60_0_0 .concat [ 1 1 1 1], L_0x18bf550, L_0x18bf140, L_0x18bf050, L_0x18bee50;
LS_0x18c1a60_0_4 .concat [ 1 1 1 1], L_0x18be8c0, L_0x18be440, L_0x18be1f0, L_0x18bd690;
L_0x18c1a60 .concat [ 4 4 0 0], LS_0x18c1a60_0_0, LS_0x18c1a60_0_4;
LS_0x18c1b50_0_0 .concat [ 1 1 1 1], L_0x18bf550, L_0x18bf140, L_0x18bf050, L_0x18bee50;
LS_0x18c1b50_0_4 .concat [ 1 1 1 1], L_0x18be8c0, L_0x18be440, L_0x18be1f0, L_0x18bd690;
L_0x18c1b50 .concat [ 4 4 0 0], LS_0x18c1b50_0_0, LS_0x18c1b50_0_4;
LS_0x18c1f10_0_0 .concat [ 1 1 1 1], L_0x18c1870, L_0x18c1220, L_0x18c10a0, L_0x18c0f40;
LS_0x18c1f10_0_4 .concat [ 1 1 1 1], L_0x18c09f0, L_0x18c0780, L_0x18c01d0, L_0x18bf230;
L_0x18c1f10 .concat [ 4 4 0 0], LS_0x18c1f10_0_0, LS_0x18c1f10_0_4;
LS_0x18c2020_0_0 .concat [ 1 1 1 1], L_0x18bf550, L_0x18bf140, L_0x18bf050, L_0x18bee50;
LS_0x18c2020_0_4 .concat [ 1 1 1 1], L_0x18be8c0, L_0x18be440, L_0x18be1f0, L_0x18bd690;
L_0x18c2020 .concat [ 4 4 0 0], LS_0x18c2020_0_0, LS_0x18c2020_0_4;
L_0x18c2130 .cmp/eeq 8, L_0x18c1a60, L_0x18c20c0;
S_0x1883e40 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1879ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x18577d0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1857810 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1857850 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1857890 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x18578d0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1857910 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1857950 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1857990 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x18579d0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1857a10 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x185e780 .functor NOT 1, v0x18b8f20_0, C4<0>, C4<0>, C4<0>;
L_0x1853e00 .functor AND 1, L_0x18bd780, L_0x185e780, C4<1>, C4<1>;
L_0x1887d00 .functor NOT 1, v0x18b8f20_0, C4<0>, C4<0>, C4<0>;
L_0x1887d70 .functor AND 1, L_0x18bd8e0, L_0x1887d00, C4<1>, C4<1>;
L_0x18bda80 .functor OR 1, L_0x1853e00, L_0x1887d70, C4<0>, C4<0>;
L_0x18bdc60 .functor NOT 1, v0x18b8f20_0, C4<0>, C4<0>, C4<0>;
L_0x18bdd10 .functor AND 1, L_0x18bdb90, L_0x18bdc60, C4<1>, C4<1>;
L_0x18bde20 .functor OR 1, L_0x18bda80, L_0x18bdd10, C4<0>, C4<0>;
L_0x18be130 .functor AND 1, L_0x18bdf80, v0x18b8dc0_0, C4<1>, C4<1>;
L_0x18be1f0 .functor OR 1, L_0x18bde20, L_0x18be130, C4<0>, C4<0>;
L_0x18be440 .functor AND 1, L_0x18be360, v0x18b8f20_0, C4<1>, C4<1>;
L_0x18be690 .functor NOT 1, v0x18b8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x18be800 .functor AND 1, L_0x18be5a0, L_0x18be690, C4<1>, C4<1>;
L_0x18be8c0 .functor OR 1, L_0x18be500, L_0x18be800, C4<0>, C4<0>;
L_0x18be790 .functor AND 1, L_0x18beaa0, v0x18b8fc0_0, C4<1>, C4<1>;
L_0x18bec90 .functor NOT 1, v0x18b8dc0_0, C4<0>, C4<0>, C4<0>;
L_0x18bed90 .functor AND 1, L_0x18beb90, L_0x18bec90, C4<1>, C4<1>;
L_0x18bee50 .functor OR 1, L_0x18be790, L_0x18bed90, C4<0>, C4<0>;
v0x1887e70_0 .net "B3_next", 0 0, L_0x18bd690;  alias, 1 drivers
v0x1845640_0 .net "Count_next", 0 0, L_0x18be8c0;  alias, 1 drivers
v0x1845740_0 .net "S1_next", 0 0, L_0x18be440;  alias, 1 drivers
v0x1846ed0_0 .net "S_next", 0 0, L_0x18be1f0;  alias, 1 drivers
v0x1846f70_0 .net "Wait_next", 0 0, L_0x18bee50;  alias, 1 drivers
v0x1847260_0 .net *"_ivl_10", 0 0, L_0x1887d00;  1 drivers
v0x1887f10_0 .net *"_ivl_12", 0 0, L_0x1887d70;  1 drivers
v0x18b6fa0_0 .net *"_ivl_14", 0 0, L_0x18bda80;  1 drivers
v0x18b7080_0 .net *"_ivl_17", 0 0, L_0x18bdb90;  1 drivers
v0x18b7160_0 .net *"_ivl_18", 0 0, L_0x18bdc60;  1 drivers
v0x18b7240_0 .net *"_ivl_20", 0 0, L_0x18bdd10;  1 drivers
v0x18b7320_0 .net *"_ivl_22", 0 0, L_0x18bde20;  1 drivers
v0x18b7400_0 .net *"_ivl_25", 0 0, L_0x18bdf80;  1 drivers
v0x18b74e0_0 .net *"_ivl_26", 0 0, L_0x18be130;  1 drivers
v0x18b75c0_0 .net *"_ivl_3", 0 0, L_0x18bd780;  1 drivers
v0x18b76a0_0 .net *"_ivl_31", 0 0, L_0x18be360;  1 drivers
v0x18b7780_0 .net *"_ivl_35", 0 0, L_0x18be500;  1 drivers
v0x18b7860_0 .net *"_ivl_37", 0 0, L_0x18be5a0;  1 drivers
v0x18b7940_0 .net *"_ivl_38", 0 0, L_0x18be690;  1 drivers
v0x18b7a20_0 .net *"_ivl_4", 0 0, L_0x185e780;  1 drivers
v0x18b7b00_0 .net *"_ivl_40", 0 0, L_0x18be800;  1 drivers
v0x18b7be0_0 .net *"_ivl_45", 0 0, L_0x18beaa0;  1 drivers
v0x18b7cc0_0 .net *"_ivl_46", 0 0, L_0x18be790;  1 drivers
v0x18b7da0_0 .net *"_ivl_49", 0 0, L_0x18beb90;  1 drivers
v0x18b7e80_0 .net *"_ivl_50", 0 0, L_0x18bec90;  1 drivers
v0x18b7f60_0 .net *"_ivl_52", 0 0, L_0x18bed90;  1 drivers
v0x18b8040_0 .net *"_ivl_6", 0 0, L_0x1853e00;  1 drivers
v0x18b8120_0 .net *"_ivl_61", 3 0, L_0x18bf2a0;  1 drivers
v0x18b8200_0 .net *"_ivl_9", 0 0, L_0x18bd8e0;  1 drivers
v0x18b82e0_0 .net "ack", 0 0, v0x18b8dc0_0;  alias, 1 drivers
v0x18b83a0_0 .net "counting", 0 0, L_0x18bf140;  alias, 1 drivers
v0x18b8460_0 .net "d", 0 0, v0x18b8f20_0;  alias, 1 drivers
v0x18b8520_0 .net "done", 0 0, L_0x18bf050;  alias, 1 drivers
v0x18b87f0_0 .net "done_counting", 0 0, v0x18b8fc0_0;  alias, 1 drivers
v0x18b88b0_0 .net "shift_ena", 0 0, L_0x18bf550;  alias, 1 drivers
v0x18b8970_0 .net "state", 9 0, v0x18b9220_0;  alias, 1 drivers
L_0x18bd690 .part v0x18b9220_0, 6, 1;
L_0x18bd780 .part v0x18b9220_0, 0, 1;
L_0x18bd8e0 .part v0x18b9220_0, 1, 1;
L_0x18bdb90 .part v0x18b9220_0, 3, 1;
L_0x18bdf80 .part v0x18b9220_0, 9, 1;
L_0x18be360 .part v0x18b9220_0, 0, 1;
L_0x18be500 .part v0x18b9220_0, 7, 1;
L_0x18be5a0 .part v0x18b9220_0, 8, 1;
L_0x18beaa0 .part v0x18b9220_0, 8, 1;
L_0x18beb90 .part v0x18b9220_0, 9, 1;
L_0x18bf050 .part v0x18b9220_0, 9, 1;
L_0x18bf140 .part v0x18b9220_0, 8, 1;
L_0x18bf2a0 .part v0x18b9220_0, 4, 4;
L_0x18bf550 .reduce/or L_0x18bf2a0;
S_0x18b8bd0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1879ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x18b8dc0_0 .var "ack", 0 0;
v0x18b8e80_0 .net "clk", 0 0, v0x18bcc20_0;  1 drivers
v0x18b8f20_0 .var "d", 0 0;
v0x18b8fc0_0 .var "done_counting", 0 0;
v0x18b9090_0 .var/2u "fail_onehot", 0 0;
v0x18b9180_0 .var/2u "failed", 0 0;
v0x18b9220_0 .var "state", 9 0;
v0x18b92c0_0 .net "tb_match", 0 0, L_0x18c2130;  alias, 1 drivers
E_0x1853dc0 .event posedge, v0x18b8e80_0;
E_0x1852b10/0 .event negedge, v0x18b8e80_0;
E_0x1852b10/1 .event posedge, v0x18b8e80_0;
E_0x1852b10 .event/or E_0x1852b10/0, E_0x1852b10/1;
S_0x18b9420 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1879ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x18bf230 .functor AND 1, L_0x18bf710, L_0x18bf7b0, C4<1>, C4<1>;
L_0x18bfa80 .functor AND 1, L_0x18bf940, L_0x18bf9e0, C4<1>, C4<1>;
L_0x18bfd10 .functor AND 1, L_0x18bfb90, L_0x18bfc30, C4<1>, C4<1>;
L_0x18bfe20 .functor OR 1, L_0x18bfa80, L_0x18bfd10, C4<0>, C4<0>;
L_0x18c00c0 .functor AND 1, L_0x18bff30, L_0x18bffd0, C4<1>, C4<1>;
L_0x18c01d0 .functor OR 1, L_0x18bfe20, L_0x18c00c0, C4<0>, C4<0>;
L_0x18c0410 .functor AND 1, L_0x18c0370, v0x18b8f20_0, C4<1>, C4<1>;
L_0x18c0670 .functor AND 1, L_0x18c04d0, L_0x18c05d0, C4<1>, C4<1>;
L_0x18c0780 .functor OR 1, L_0x18c0410, L_0x18c0670, C4<0>, C4<0>;
L_0x18c09f0 .functor AND 1, L_0x18c08e0, v0x18b8fc0_0, C4<1>, C4<1>;
L_0x18c0980 .functor AND 1, L_0x18c0b60, L_0x18c0c00, C4<1>, C4<1>;
L_0x18c0e10 .functor AND 1, L_0x18c0d70, v0x18b8dc0_0, C4<1>, C4<1>;
L_0x18c0f40 .functor OR 1, L_0x18c0980, L_0x18c0e10, C4<0>, C4<0>;
L_0x18c14f0 .functor OR 1, L_0x18c1310, L_0x18c1450, C4<0>, C4<0>;
L_0x18c0ed0 .functor OR 1, L_0x18c14f0, L_0x18c1680, C4<0>, C4<0>;
L_0x18c1870 .functor OR 1, L_0x18c0ed0, L_0x18c13b0, C4<0>, C4<0>;
v0x18b97c0_0 .net "B3_next", 0 0, L_0x18bf230;  alias, 1 drivers
v0x18b9880_0 .net "Count_next", 0 0, L_0x18c09f0;  alias, 1 drivers
v0x18b9940_0 .net "S1_next", 0 0, L_0x18c0780;  alias, 1 drivers
v0x18b9a10_0 .net "S_next", 0 0, L_0x18c01d0;  alias, 1 drivers
v0x18b9ad0_0 .net "Wait_next", 0 0, L_0x18c0f40;  alias, 1 drivers
v0x18b9be0_0 .net *"_ivl_1", 0 0, L_0x18bf710;  1 drivers
v0x18b9cc0_0 .net *"_ivl_10", 0 0, L_0x18bfa80;  1 drivers
v0x18b9da0_0 .net *"_ivl_13", 0 0, L_0x18bfb90;  1 drivers
v0x18b9e80_0 .net *"_ivl_15", 0 0, L_0x18bfc30;  1 drivers
v0x18b9f40_0 .net *"_ivl_16", 0 0, L_0x18bfd10;  1 drivers
v0x18ba020_0 .net *"_ivl_18", 0 0, L_0x18bfe20;  1 drivers
v0x18ba100_0 .net *"_ivl_21", 0 0, L_0x18bff30;  1 drivers
v0x18ba1e0_0 .net *"_ivl_23", 0 0, L_0x18bffd0;  1 drivers
v0x18ba2a0_0 .net *"_ivl_24", 0 0, L_0x18c00c0;  1 drivers
v0x18ba380_0 .net *"_ivl_29", 0 0, L_0x18c0370;  1 drivers
v0x18ba460_0 .net *"_ivl_3", 0 0, L_0x18bf7b0;  1 drivers
v0x18ba520_0 .net *"_ivl_30", 0 0, L_0x18c0410;  1 drivers
v0x18ba600_0 .net *"_ivl_33", 0 0, L_0x18c04d0;  1 drivers
v0x18ba6e0_0 .net *"_ivl_35", 0 0, L_0x18c05d0;  1 drivers
v0x18ba7a0_0 .net *"_ivl_36", 0 0, L_0x18c0670;  1 drivers
v0x18ba880_0 .net *"_ivl_41", 0 0, L_0x18c08e0;  1 drivers
v0x18ba960_0 .net *"_ivl_45", 0 0, L_0x18c0b60;  1 drivers
v0x18baa40_0 .net *"_ivl_47", 0 0, L_0x18c0c00;  1 drivers
v0x18bab00_0 .net *"_ivl_48", 0 0, L_0x18c0980;  1 drivers
v0x18babe0_0 .net *"_ivl_51", 0 0, L_0x18c0d70;  1 drivers
v0x18bacc0_0 .net *"_ivl_52", 0 0, L_0x18c0e10;  1 drivers
v0x18bada0_0 .net *"_ivl_61", 0 0, L_0x18c1310;  1 drivers
v0x18bae80_0 .net *"_ivl_63", 0 0, L_0x18c1450;  1 drivers
v0x18baf60_0 .net *"_ivl_64", 0 0, L_0x18c14f0;  1 drivers
v0x18bb040_0 .net *"_ivl_67", 0 0, L_0x18c1680;  1 drivers
v0x18bb120_0 .net *"_ivl_68", 0 0, L_0x18c0ed0;  1 drivers
v0x18bb200_0 .net *"_ivl_7", 0 0, L_0x18bf940;  1 drivers
v0x18bb2e0_0 .net *"_ivl_71", 0 0, L_0x18c13b0;  1 drivers
v0x18bb5d0_0 .net *"_ivl_9", 0 0, L_0x18bf9e0;  1 drivers
v0x18bb690_0 .net "ack", 0 0, v0x18b8dc0_0;  alias, 1 drivers
v0x18bb730_0 .net "counting", 0 0, L_0x18c1220;  alias, 1 drivers
v0x18bb7f0_0 .net "d", 0 0, v0x18b8f20_0;  alias, 1 drivers
v0x18bb8e0_0 .net "done", 0 0, L_0x18c10a0;  alias, 1 drivers
v0x18bb9a0_0 .net "done_counting", 0 0, v0x18b8fc0_0;  alias, 1 drivers
v0x18bba90_0 .net "shift_ena", 0 0, L_0x18c1870;  alias, 1 drivers
v0x18bbb50_0 .net "state", 9 0, v0x18b9220_0;  alias, 1 drivers
L_0x18bf710 .part v0x18b9220_0, 8, 1;
L_0x18bf7b0 .reduce/nor v0x18b8f20_0;
L_0x18bf940 .part v0x18b9220_0, 0, 1;
L_0x18bf9e0 .reduce/nor v0x18b8f20_0;
L_0x18bfb90 .part v0x18b9220_0, 1, 1;
L_0x18bfc30 .reduce/nor v0x18b8f20_0;
L_0x18bff30 .part v0x18b9220_0, 7, 1;
L_0x18bffd0 .reduce/nor v0x18b8f20_0;
L_0x18c0370 .part v0x18b9220_0, 1, 1;
L_0x18c04d0 .part v0x18b9220_0, 2, 1;
L_0x18c05d0 .reduce/nor v0x18b8f20_0;
L_0x18c08e0 .part v0x18b9220_0, 7, 1;
L_0x18c0b60 .part v0x18b9220_0, 9, 1;
L_0x18c0c00 .reduce/nor v0x18b8dc0_0;
L_0x18c0d70 .part v0x18b9220_0, 9, 1;
L_0x18c10a0 .part v0x18b9220_0, 9, 1;
L_0x18c1220 .part v0x18b9220_0, 7, 1;
L_0x18c1310 .part v0x18b9220_0, 3, 1;
L_0x18c1450 .part v0x18b9220_0, 4, 1;
L_0x18c1680 .part v0x18b9220_0, 5, 1;
L_0x18c13b0 .part v0x18b9220_0, 6, 1;
S_0x18bbde0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1879ed0;
 .timescale -12 -12;
E_0x1852510 .event anyedge, v0x18bd450_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18bd450_0;
    %nor/r;
    %assign/vec4 v0x18bd450_0, 0;
    %wait E_0x1852510;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b8bd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b9180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b9090_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x18b8bd0;
T_2 ;
    %wait E_0x1852b10;
    %load/vec4 v0x18b92c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18b9180_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18b8bd0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18b8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b8fc0_0, 0;
    %assign/vec4 v0x18b8f20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18b9220_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1852b10;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18b8dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18b8fc0_0, 0, 1;
    %store/vec4 v0x18b8f20_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18b9220_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1853dc0;
    %load/vec4 v0x18b9180_0;
    %assign/vec4 v0x18b9090_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1852b10;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18b8dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18b8fc0_0, 0, 1;
    %store/vec4 v0x18b8f20_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18b9220_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1853dc0;
    %load/vec4 v0x18b9090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x18b9180_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1879ed0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bcc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bd450_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1879ed0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18bcc20_0;
    %inv;
    %store/vec4 v0x18bcc20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1879ed0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b8e80_0, v0x18bd5c0_0, v0x18bce90_0, v0x18bcf30_0, v0x18bcb80_0, v0x18bd310_0, v0x18bc0c0_0, v0x18bc000_0, v0x18bc530_0, v0x18bc460_0, v0x18bc390_0, v0x18bc2a0_0, v0x18bc200_0, v0x18bc160_0, v0x18bc6d0_0, v0x18bc600_0, v0x18bd0a0_0, v0x18bcfd0_0, v0x18bcdc0_0, v0x18bccf0_0, v0x18bd240_0, v0x18bd170_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1879ed0;
T_7 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1879ed0;
T_8 ;
    %wait E_0x1852b10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18bd3b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
    %load/vec4 v0x18bd4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18bd3b0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18bc0c0_0;
    %load/vec4 v0x18bc0c0_0;
    %load/vec4 v0x18bc000_0;
    %xor;
    %load/vec4 v0x18bc0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18bc530_0;
    %load/vec4 v0x18bc530_0;
    %load/vec4 v0x18bc460_0;
    %xor;
    %load/vec4 v0x18bc530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18bc390_0;
    %load/vec4 v0x18bc390_0;
    %load/vec4 v0x18bc2a0_0;
    %xor;
    %load/vec4 v0x18bc390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x18bc200_0;
    %load/vec4 v0x18bc200_0;
    %load/vec4 v0x18bc160_0;
    %xor;
    %load/vec4 v0x18bc200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x18bc6d0_0;
    %load/vec4 v0x18bc6d0_0;
    %load/vec4 v0x18bc600_0;
    %xor;
    %load/vec4 v0x18bc6d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x18bd0a0_0;
    %load/vec4 v0x18bd0a0_0;
    %load/vec4 v0x18bcfd0_0;
    %xor;
    %load/vec4 v0x18bd0a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x18bcdc0_0;
    %load/vec4 v0x18bcdc0_0;
    %load/vec4 v0x18bccf0_0;
    %xor;
    %load/vec4 v0x18bcdc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x18bd240_0;
    %load/vec4 v0x18bd240_0;
    %load/vec4 v0x18bd170_0;
    %xor;
    %load/vec4 v0x18bd240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x18bd3b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bd3b0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/review2015_fsmonehot/iter0/response0/top_module.sv";
