sv xilinx_vip --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_15 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_17 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v" \

verilog xlconstant_v1_1_8 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/bd53/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_arsw_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_rsw_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_awsw_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_wsw_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_bsw_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/c6b2/hdl/sc_mmu_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_s00mmu_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/abb8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_s00tr_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/7827/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_s00sic_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/79ce/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_s00a2s_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_sarn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_srn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/sim/bd_44e3_sawn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/sim/bd_44e3_swn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/sim/bd_44e3_sbn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/sim/bd_44e3_s01mmu_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/sim/bd_44e3_s01tr_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/sim/bd_44e3_s01sic_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/sim/bd_44e3_s01a2s_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/sim/bd_44e3_sarn_1.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/sim/bd_44e3_srn_1.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/sim/bd_44e3_sawn_1.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/sim/bd_44e3_swn_1.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/sim/bd_44e3_sbn_1.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ebf7/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/sim/bd_44e3_m00s2a_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/sim/bd_44e3_m00arn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/sim/bd_44e3_m00rn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/sim/bd_44e3_m00awn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/sim/bd_44e3_m00wn_0.sv" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/sim/bd_44e3_m00bn_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_31/sim/bd_44e3_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \

verilog axi_register_slice_v2_1_29 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.v" \

verilog blk_mem_gen_v8_4_7 --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/6b2b/hdl" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ipshared/35de/hdl/verilog" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/sim/system.v" \
"../../FPGA Designs/BRAM_Test/BRAM_Test.gen/sources_1/bd/system/hdl/system_wrapper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
