`timescale 1ns / 1ps

module if_id(
    input clk,
    input reset,
    input stall,
    input flush,
    input pred_taken_in,
    input [31:0]pc_in,
    input [31:0]instr_in,
    output reg pred_taken_out,
    output reg[31:0] pc_out,
    output reg[31:0] instr_out
    );
    
    always @(posedge clk or posedge reset)
    begin
    if(reset) begin
        pc_out<=32'b0;
        instr_out<=32'b0;
        pred_taken_out <= 1'b0;
    end
    else if(flush) begin
        pc_out<=32'b0;
        instr_out<=32'b0;
        pred_taken_out <= 1'b0;
    end 
    else if (!stall) begin
        pc_out<=pc_in;
        instr_out<=instr_in;
        pred_taken_out <= pred_taken_in;
    end
  end
    
endmodule
