int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_2 * V_4 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nswitch ( V_3 ) {\r\ncase V_6 :\r\n* V_4 = V_5 -> V_7 -> V_8 ;\r\nreturn 0 ;\r\ncase V_9 :\r\n* V_4 = V_5 -> V_10 ;\r\nreturn 0 ;\r\ncase V_11 :\r\n* V_4 = V_5 -> V_12 . V_13 |\r\n( V_5 -> V_12 . V_14 << 8 ) |\r\n( V_5 -> V_12 . V_15 << 16 ) |\r\n( V_5 -> V_12 . V_16 << 24 ) ;\r\nreturn 0 ;\r\ndefault:\r\nF_3 ( L_1 , V_2 -> V_17 , V_3 ) ;\r\nreturn - V_18 ;\r\n}\r\n}\r\nint F_4 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_19 ;\r\nF_3 ( L_2 , V_2 -> V_17 ) ;\r\nV_19 = F_5 ( V_2 -> V_20 -> V_21 , V_2 -> V_22 , & V_2 -> V_23 ) ;\r\nif ( V_19 ) {\r\nV_2 -> V_23 = 0 ;\r\nF_6 ( V_2 -> V_24 -> V_24 , L_3 , V_19 ) ;\r\nreturn V_19 ;\r\n}\r\nF_7 ( V_5 , V_25 ,\r\nF_8 ( F_9 ( V_2 -> V_20 -> V_26 / 8 ) ) |\r\nF_10 ( F_9 ( V_27 / 8 ) ) ) ;\r\nF_7 ( V_5 , V_28 , V_2 -> V_23 ) ;\r\nF_7 ( V_5 , V_29 ,\r\nF_11 ( V_5 , V_30 ) ) ;\r\nF_7 ( V_5 , V_31 ,\r\nF_11 ( V_5 , V_32 ) ) ;\r\nF_7 ( V_5 , V_33 , 0x1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_12 ( struct V_34 * V_35 )\r\n{\r\nreturn V_35 -> V_36 - V_35 -> V_37 ;\r\n}\r\nT_1 F_13 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nreturn V_5 -> V_38 -> V_32 ;\r\n}\r\nvoid F_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_39 * V_24 = V_2 -> V_24 ;\r\nint V_19 ;\r\nV_2 -> V_40 -> V_41 ( V_2 ) ;\r\nV_2 -> V_20 -> V_36 = V_2 -> V_20 -> V_37 ;\r\nV_5 -> V_38 -> V_32 = V_2 -> V_42 ;\r\nV_5 -> V_38 -> V_30 = 0 ;\r\nV_5 -> V_38 -> V_43 = 0 ;\r\nV_2 -> V_40 -> V_44 ( V_2 ) ;\r\nV_19 = V_2 -> V_40 -> V_45 ( V_2 ) ;\r\nif ( V_19 ) {\r\nF_6 ( V_24 -> V_24 , L_4 , V_19 ) ;\r\n}\r\n}\r\nint F_15 ( struct V_1 * V_2 , struct V_46 * V_47 ,\r\nstruct V_48 * V_49 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_50 * V_51 = V_2 -> V_24 -> V_52 ;\r\nstruct V_34 * V_35 = V_2 -> V_20 ;\r\nunsigned V_53 , V_54 = 0 ;\r\nfor ( V_53 = 0 ; V_53 < V_47 -> V_55 ; V_53 ++ ) {\r\nswitch ( V_47 -> V_56 [ V_53 ] . type ) {\r\ncase V_57 :\r\nbreak;\r\ncase V_58 :\r\nif ( V_51 -> V_59 == V_49 )\r\nbreak;\r\ncase V_60 :\r\nF_16 ( V_35 , V_61 , 2 ) ;\r\nF_17 ( V_35 , V_47 -> V_56 [ V_53 ] . V_62 ) ;\r\nF_17 ( V_35 , V_47 -> V_56 [ V_53 ] . V_26 ) ;\r\nV_54 ++ ;\r\nbreak;\r\n}\r\n}\r\nif ( V_54 % 2 )\r\nF_18 ( V_35 ) ;\r\nF_19 ( V_35 , V_63 , 1 ) ;\r\nF_17 ( V_35 , V_47 -> V_32 ) ;\r\nif ( F_20 ( V_5 ) || F_21 ( V_5 ) ) {\r\nF_16 ( V_35 , V_64 , 1 ) ;\r\nF_17 ( V_35 , V_65 ) ;\r\nF_16 ( V_35 , V_66 , 1 ) ;\r\nF_17 ( V_35 , 0x00000000 ) ;\r\n}\r\nF_16 ( V_35 , V_64 , 3 ) ;\r\nF_17 ( V_35 , V_67 ) ;\r\nF_17 ( V_35 , F_11 ( V_5 , V_32 ) ) ;\r\nF_17 ( V_35 , V_47 -> V_32 ) ;\r\nF_16 ( V_35 , V_68 , 1 ) ;\r\nF_17 ( V_35 , 0x80000000 ) ;\r\nif ( F_22 ( V_5 ) ) {\r\nF_16 ( V_35 , V_66 , 1 ) ;\r\nF_17 ( V_35 , 0x00000000 ) ;\r\nF_16 ( V_35 , V_68 , 1 ) ;\r\nF_17 ( V_35 , 0x80000000 ) ;\r\n}\r\n#if 0\r\nif (adreno_is_a3xx(adreno_gpu)) {\r\nOUT_PKT3(ring, CP_SET_CONSTANT, 2);\r\nOUT_RING(ring, CP_REG(REG_A3XX_HLSQ_CL_KERNEL_GROUP_X_REG));\r\nOUT_RING(ring, 0x00000000);\r\n}\r\n#endif\r\nV_2 -> V_40 -> V_69 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_23 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_43 = F_12 ( V_2 -> V_20 ) ;\r\nF_24 () ;\r\nF_7 ( V_5 , V_70 , V_43 ) ;\r\n}\r\nvoid F_25 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_43 = F_12 ( V_2 -> V_20 ) ;\r\nif ( F_26 ( V_5 -> V_38 -> V_30 == V_43 ) )\r\nF_27 ( L_5 , V_2 -> V_17 ) ;\r\n}\r\nvoid F_28 ( struct V_1 * V_2 , struct V_71 * V_72 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_53 ;\r\nF_29 ( V_72 , L_6 ,\r\nV_5 -> V_7 -> V_8 , V_5 -> V_12 . V_16 ,\r\nV_5 -> V_12 . V_15 , V_5 -> V_12 . V_14 ,\r\nV_5 -> V_12 . V_13 ) ;\r\nF_29 ( V_72 , L_7 , V_5 -> V_38 -> V_32 ,\r\nV_2 -> V_42 ) ;\r\nF_29 ( V_72 , L_8 , V_5 -> V_38 -> V_30 ) ;\r\nF_29 ( V_72 , L_9 , V_5 -> V_38 -> V_43 ) ;\r\nF_29 ( V_72 , L_10 , F_12 ( V_2 -> V_20 ) ) ;\r\nV_2 -> V_40 -> V_44 ( V_2 ) ;\r\nF_29 ( V_72 , L_11 , V_2 -> V_17 ) ;\r\nfor ( V_53 = 0 ; V_5 -> V_73 [ V_53 ] != ~ 0 ; V_53 += 2 ) {\r\nT_1 V_37 = V_5 -> V_73 [ V_53 ] ;\r\nT_1 V_74 = V_5 -> V_73 [ V_53 + 1 ] ;\r\nT_1 V_75 ;\r\nfor ( V_75 = V_37 ; V_75 <= V_74 ; V_75 ++ ) {\r\nT_1 V_76 = F_30 ( V_2 , V_75 ) ;\r\nF_29 ( V_72 , L_12 , V_75 << 2 , V_76 ) ;\r\n}\r\n}\r\nV_2 -> V_40 -> V_41 ( V_2 ) ;\r\n}\r\nvoid F_31 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_53 ;\r\nF_32 ( L_6 ,\r\nV_5 -> V_7 -> V_8 , V_5 -> V_12 . V_16 ,\r\nV_5 -> V_12 . V_15 , V_5 -> V_12 . V_14 ,\r\nV_5 -> V_12 . V_13 ) ;\r\nF_32 ( L_7 , V_5 -> V_38 -> V_32 ,\r\nV_2 -> V_42 ) ;\r\nF_32 ( L_8 , V_5 -> V_38 -> V_30 ) ;\r\nF_32 ( L_9 , V_5 -> V_38 -> V_43 ) ;\r\nF_32 ( L_10 , F_12 ( V_2 -> V_20 ) ) ;\r\nfor ( V_53 = 0 ; V_53 < 8 ; V_53 ++ ) {\r\nF_32 ( L_13 , V_53 ,\r\nF_30 ( V_2 , V_77 + V_53 ) ) ;\r\n}\r\n}\r\nvoid F_33 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_53 ;\r\nF_32 ( L_11 , V_2 -> V_17 ) ;\r\nfor ( V_53 = 0 ; V_5 -> V_73 [ V_53 ] != ~ 0 ; V_53 += 2 ) {\r\nT_1 V_37 = V_5 -> V_73 [ V_53 ] ;\r\nT_1 V_74 = V_5 -> V_73 [ V_53 + 1 ] ;\r\nT_1 V_75 ;\r\nfor ( V_75 = V_37 ; V_75 <= V_74 ; V_75 ++ ) {\r\nT_1 V_76 = F_30 ( V_2 , V_75 ) ;\r\nF_32 ( L_12 , V_75 << 2 , V_76 ) ;\r\n}\r\n}\r\n}\r\nstatic T_1 F_34 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_26 = V_2 -> V_20 -> V_26 / 4 ;\r\nT_1 V_43 = F_12 ( V_2 -> V_20 ) ;\r\nT_1 V_30 = V_5 -> V_38 -> V_30 ;\r\nreturn ( V_30 + ( V_26 - 1 ) - V_43 ) % V_26 ;\r\n}\r\nvoid F_35 ( struct V_1 * V_2 , T_1 V_78 )\r\n{\r\nif ( F_26 ( F_34 ( V_2 ) >= V_78 ) )\r\nF_27 ( L_14 , V_2 -> V_17 ) ;\r\n}\r\nint F_36 ( struct V_39 * V_79 , struct V_80 * V_81 ,\r\nstruct V_5 * V_5 , const struct V_82 * V_40 )\r\n{\r\nstruct V_83 * V_84 = V_81 -> V_24 . V_85 ;\r\nstruct V_1 * V_2 = & V_5 -> V_86 ;\r\nstruct V_87 * V_88 ;\r\nint V_19 ;\r\nV_5 -> V_40 = V_40 ;\r\nV_5 -> V_7 = F_37 ( V_84 -> V_12 ) ;\r\nV_5 -> V_10 = V_5 -> V_7 -> V_10 ;\r\nV_5 -> V_8 = V_5 -> V_7 -> V_8 ;\r\nV_5 -> V_12 = V_84 -> V_12 ;\r\nV_2 -> V_89 = V_84 -> V_89 ;\r\nV_2 -> V_90 = V_84 -> V_90 ;\r\nV_2 -> V_91 = V_84 -> V_91 ;\r\n#ifdef F_38\r\nV_2 -> V_92 = V_84 -> V_92 ;\r\n#endif\r\nF_3 ( L_15 ,\r\nV_2 -> V_89 , V_2 -> V_90 , V_2 -> V_91 ) ;\r\nV_19 = F_39 ( V_79 , V_81 , & V_5 -> V_86 , & V_40 -> V_86 ,\r\nV_5 -> V_7 -> V_17 , L_16 , L_17 ,\r\nV_93 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\nV_19 = F_40 ( & V_5 -> V_94 , V_5 -> V_7 -> V_95 , V_79 -> V_24 ) ;\r\nif ( V_19 ) {\r\nF_6 ( V_79 -> V_24 , L_18 ,\r\nV_5 -> V_7 -> V_95 , V_19 ) ;\r\nreturn V_19 ;\r\n}\r\nV_19 = F_40 ( & V_5 -> V_96 , V_5 -> V_7 -> V_97 , V_79 -> V_24 ) ;\r\nif ( V_19 ) {\r\nF_6 ( V_79 -> V_24 , L_19 ,\r\nV_5 -> V_7 -> V_97 , V_19 ) ;\r\nreturn V_19 ;\r\n}\r\nV_88 = V_2 -> V_88 ;\r\nif ( V_88 ) {\r\nV_19 = V_88 -> V_40 -> V_98 ( V_88 , V_99 ,\r\nF_41 ( V_99 ) ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\n}\r\nF_42 ( & V_79 -> V_100 ) ;\r\nV_5 -> V_101 = F_43 ( V_79 , sizeof( * V_5 -> V_38 ) ,\r\nV_102 ) ;\r\nF_44 ( & V_79 -> V_100 ) ;\r\nif ( F_45 ( V_5 -> V_101 ) ) {\r\nV_19 = F_46 ( V_5 -> V_101 ) ;\r\nV_5 -> V_101 = NULL ;\r\nF_6 ( V_79 -> V_24 , L_20 , V_19 ) ;\r\nreturn V_19 ;\r\n}\r\nV_5 -> V_38 = F_47 ( V_5 -> V_101 ) ;\r\nif ( ! V_5 -> V_38 ) {\r\nF_6 ( V_79 -> V_24 , L_21 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_19 = F_5 ( V_5 -> V_101 , V_2 -> V_22 ,\r\n& V_5 -> V_104 ) ;\r\nif ( V_19 ) {\r\nF_6 ( V_79 -> V_24 , L_22 , V_19 ) ;\r\nreturn V_19 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_48 ( struct V_5 * V_2 )\r\n{\r\nif ( V_2 -> V_101 ) {\r\nif ( V_2 -> V_104 )\r\nF_49 ( V_2 -> V_101 , V_2 -> V_86 . V_22 ) ;\r\nF_50 ( V_2 -> V_101 ) ;\r\n}\r\nF_51 ( V_2 -> V_94 ) ;\r\nF_51 ( V_2 -> V_96 ) ;\r\nF_52 ( & V_2 -> V_86 ) ;\r\n}
