# ğŸ‘‹ Hi, I'm Juan Carlos Aquino
### ASIC | SoC | Physical Design | Open-Source Silicon

I'm a **semiconductor design engineer** focused on **RTL-to-GDSII ASIC design**, low-power systems, and **secure SoC architectures**.

I work with **open-source EDA tools** and real silicon flows including **Caravel, OpenLane, and Sky130/GF180 PDKs**.

---

## ğŸ§  Areas of Expertise
- RTL Design (SystemVerilog)
- SoC Architecture
- Physical Design (PnR, STA, DRC, LVS)
- Low-Power & Reliability
- Neuromorphic and Edge AI Hardware
- Secure & Safety-Critical Designs

---

## ğŸ› ï¸ Tools & Technologies
- **HDL:** SystemVerilog, Verilog
- **ASIC Flow:** OpenLane, OpenROAD
- **Verification:** Cocotb, Verilator
- **PDK:** Sky130, GF180
- **Layout:** Magic, KLayout
- **Platforms:** Caravel (MPW)

---

## ğŸ§© Highlight Projects
- ğŸ”’ **Secure Logger SoC**
  - RTL-to-GDSII open-source ASIC
  - Power-failure resilient architecture
- ğŸ§  **Neuromorphic_X1 Accelerator**
  - Ultra-low-power event-based compute
- âš™ï¸ **RISC-V based SoC experiments**

---

## ğŸ¯ Interests
- Open silicon
- Tapeout-ready ASICs
- Medical & safety-critical hardware
- Edge AI accelerators

---

ğŸ“« **Contact**
- GitHub: https://github.com/Juan-AquinoH

