

================================================================
== Vitis HLS Report for 'countCycles_Pipeline_count'
================================================================
* Date:           Mon Jan  9 22:05:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        ddrBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- count   |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1"   --->   Operation 4 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counterCmd1, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tmp" [ddrBench/src/ddrbenchmark.cpp:3]   --->   Operation 6 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln3 = store i64 %tmp_read, i64 %cnt" [ddrBench/src/ddrbenchmark.cpp:3]   --->   Operation 7 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.22>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (3.63ns)   --->   "%counterCmd1_read = nbread i65 @_ssdm_op_NbRead.ap_fifo.volatile.i64P0A, i64 %counterCmd1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 10 'nbread' 'counterCmd1_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_vld = extractvalue i65 %counterCmd1_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 11 'extractvalue' 'p_vld' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %p_vld, void %while.body, void %while.end.exitStub" [ddrBench/src/ddrbenchmark.cpp:8]   --->   Operation 12 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%cnt_load_1 = load i64 %cnt" [ddrBench/src/ddrbenchmark.cpp:9]   --->   Operation 13 'load' 'cnt_load_1' <Predicate = (!p_vld)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [ddrBench/src/ddrbenchmark.cpp:9]   --->   Operation 14 'specloopname' 'specloopname_ln9' <Predicate = (!p_vld)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (3.52ns)   --->   "%cnt_1 = add i64 %cnt_load_1, i64 1" [ddrBench/src/ddrbenchmark.cpp:9]   --->   Operation 15 'add' 'cnt_1' <Predicate = (!p_vld)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln8 = store i64 %cnt_1, i64 %cnt" [ddrBench/src/ddrbenchmark.cpp:8]   --->   Operation 16 'store' 'store_ln8' <Predicate = (!p_vld)> <Delay = 1.58>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln8 = br void %while.cond" [ddrBench/src/ddrbenchmark.cpp:8]   --->   Operation 17 'br' 'br_ln8' <Predicate = (!p_vld)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cnt_load = load i64 %cnt"   --->   Operation 18 'load' 'cnt_load' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %cnt_1_out, i64 %cnt_load"   --->   Operation 19 'write' 'write_ln0' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (p_vld)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('cnt') [4]  (0 ns)
	'store' operation ('store_ln3', ddrBench/src/ddrbenchmark.cpp:3) of variable 'tmp_read', ddrBench/src/ddrbenchmark.cpp:3 on local variable 'cnt' [7]  (1.59 ns)

 <State 2>: 5.22ns
The critical path consists of the following:
	'load' operation ('cnt_load_1', ddrBench/src/ddrbenchmark.cpp:9) on local variable 'cnt' [15]  (0 ns)
	'add' operation ('cnt', ddrBench/src/ddrbenchmark.cpp:9) [17]  (3.52 ns)
	'store' operation ('store_ln8', ddrBench/src/ddrbenchmark.cpp:8) of variable 'cnt', ddrBench/src/ddrbenchmark.cpp:9 on local variable 'cnt' [18]  (1.59 ns)
	blocking operation 0.114 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
