{"sha": "2e1648b8b70a994c63588f6cc64254c78aca5da6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmUxNjQ4YjhiNzBhOTk0YzYzNTg4ZjZjYzY0MjU0Yzc4YWNhNWRhNg==", "commit": {"author": {"name": "Richard Sandiford", "email": "rsandifo@redhat.com", "date": "2003-10-30T18:11:27Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2003-10-30T18:11:27Z"}, "message": "mips.md (mov_lwl): Use memory_operand where appropriate.\n\n\t* config/mips/mips.md (mov_lwl): Use memory_operand where appropriate.\n\t(mov_lwr, mov_swl, mov_swr): Likewise.\n\t(mov_ldl, mov_ldr, mov_sdl, mov_sdr): Likewise.\n\nFrom-SVN: r73095", "tree": {"sha": "dd1423223df1b6655f226b41827f6cd5bdcb91dd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/dd1423223df1b6655f226b41827f6cd5bdcb91dd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2e1648b8b70a994c63588f6cc64254c78aca5da6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2e1648b8b70a994c63588f6cc64254c78aca5da6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2e1648b8b70a994c63588f6cc64254c78aca5da6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2e1648b8b70a994c63588f6cc64254c78aca5da6/comments", "author": null, "committer": null, "parents": [{"sha": "db964bded7163e0be2e3d71c103431b3cd4f5bc6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/db964bded7163e0be2e3d71c103431b3cd4f5bc6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/db964bded7163e0be2e3d71c103431b3cd4f5bc6"}], "stats": {"total": 30, "additions": 18, "deletions": 12}, "files": [{"sha": "8a8dfd012107db9c72e13459e15babff62250313", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2e1648b8b70a994c63588f6cc64254c78aca5da6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2e1648b8b70a994c63588f6cc64254c78aca5da6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2e1648b8b70a994c63588f6cc64254c78aca5da6", "patch": "@@ -1,3 +1,9 @@\n+2003-10-30  Richard Sandiford  <rsandifo@redhat.com>\n+\n+\t* config/mips/mips.md (mov_lwl): Use memory_operand where appropriate.\n+\t(mov_lwr, mov_swl, mov_swr): Likewise.\n+\t(mov_ldl, mov_ldr, mov_sdl, mov_sdr): Likewise.\n+\n 2003-10-30  Richard Sandiford  <rsandifo@redhat.com>\n \n \t* config/mips/mips.c (mips_global_pointer): Don't try to use $25."}, {"sha": "7a082b46de5c2c7d161e201bd625f8506bc24fe3", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 12, "deletions": 12, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2e1648b8b70a994c63588f6cc64254c78aca5da6/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2e1648b8b70a994c63588f6cc64254c78aca5da6/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=2e1648b8b70a994c63588f6cc64254c78aca5da6", "patch": "@@ -4061,8 +4061,8 @@ dsrl\\t%3,%3,1\\n\\\n \n (define_insn \"mov_lwl\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=d\")\n-\t(unspec:SI [(match_operand:BLK 1 \"general_operand\" \"m\")\n-\t\t    (match_operand:QI 2 \"general_operand\" \"m\")]\n+\t(unspec:SI [(match_operand:BLK 1 \"memory_operand\" \"m\")\n+\t\t    (match_operand:QI 2 \"memory_operand\" \"m\")]\n \t\t   UNSPEC_LWL))]\n   \"!TARGET_MIPS16\"\n   \"lwl\\t%0,%2\"\n@@ -4072,8 +4072,8 @@ dsrl\\t%3,%3,1\\n\\\n \n (define_insn \"mov_lwr\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=d\")\n-\t(unspec:SI [(match_operand:BLK 1 \"general_operand\" \"m\")\n-\t\t    (match_operand:QI 2 \"general_operand\" \"m\")\n+\t(unspec:SI [(match_operand:BLK 1 \"memory_operand\" \"m\")\n+\t\t    (match_operand:QI 2 \"memory_operand\" \"m\")\n \t\t    (match_operand:SI 3 \"register_operand\" \"0\")]\n \t\t   UNSPEC_LWR))]\n   \"!TARGET_MIPS16\"\n@@ -4085,7 +4085,7 @@ dsrl\\t%3,%3,1\\n\\\n (define_insn \"mov_swl\"\n   [(set (match_operand:BLK 0 \"memory_operand\" \"=m\")\n \t(unspec:BLK [(match_operand:SI 1 \"reg_or_0_operand\" \"dJ\")\n-\t\t     (match_operand:QI 2 \"general_operand\" \"m\")]\n+\t\t     (match_operand:QI 2 \"memory_operand\" \"m\")]\n \t\t    UNSPEC_SWL))]\n   \"!TARGET_MIPS16\"\n   \"swl\\t%z1,%2\"\n@@ -4095,7 +4095,7 @@ dsrl\\t%3,%3,1\\n\\\n (define_insn \"mov_swr\"\n   [(set (match_operand:BLK 0 \"memory_operand\" \"+m\")\n \t(unspec:BLK [(match_operand:SI 1 \"reg_or_0_operand\" \"dJ\")\n-\t\t     (match_operand:QI 2 \"general_operand\" \"m\")\n+\t\t     (match_operand:QI 2 \"memory_operand\" \"m\")\n \t\t     (match_dup 0)]\n \t\t    UNSPEC_SWR))]\n   \"!TARGET_MIPS16\"\n@@ -4106,8 +4106,8 @@ dsrl\\t%3,%3,1\\n\\\n \n (define_insn \"mov_ldl\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n-\t(unspec:DI [(match_operand:BLK 1 \"general_operand\" \"m\")\n-\t\t    (match_operand:QI 2 \"general_operand\" \"m\")]\n+\t(unspec:DI [(match_operand:BLK 1 \"memory_operand\" \"m\")\n+\t\t    (match_operand:QI 2 \"memory_operand\" \"m\")]\n \t\t   UNSPEC_LDL))]\n   \"TARGET_64BIT && !TARGET_MIPS16\"\n   \"ldl\\t%0,%2\"\n@@ -4116,8 +4116,8 @@ dsrl\\t%3,%3,1\\n\\\n \n (define_insn \"mov_ldr\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n-\t(unspec:DI [(match_operand:BLK 1 \"general_operand\" \"m\")\n-\t\t    (match_operand:QI 2 \"general_operand\" \"m\")\n+\t(unspec:DI [(match_operand:BLK 1 \"memory_operand\" \"m\")\n+\t\t    (match_operand:QI 2 \"memory_operand\" \"m\")\n \t\t    (match_operand:DI 3 \"register_operand\" \"0\")]\n \t\t   UNSPEC_LDR))]\n   \"TARGET_64BIT && !TARGET_MIPS16\"\n@@ -4129,7 +4129,7 @@ dsrl\\t%3,%3,1\\n\\\n (define_insn \"mov_sdl\"\n   [(set (match_operand:BLK 0 \"memory_operand\" \"=m\")\n \t(unspec:BLK [(match_operand:DI 1 \"reg_or_0_operand\" \"dJ\")\n-\t\t     (match_operand:QI 2 \"general_operand\" \"m\")]\n+\t\t     (match_operand:QI 2 \"memory_operand\" \"m\")]\n \t\t    UNSPEC_SDL))]\n   \"TARGET_64BIT && !TARGET_MIPS16\"\n   \"sdl\\t%z1,%2\"\n@@ -4139,7 +4139,7 @@ dsrl\\t%3,%3,1\\n\\\n (define_insn \"mov_sdr\"\n   [(set (match_operand:BLK 0 \"memory_operand\" \"+m\")\n \t(unspec:BLK [(match_operand:DI 1 \"reg_or_0_operand\" \"dJ\")\n-\t\t     (match_operand:QI 2 \"general_operand\" \"m\")\n+\t\t     (match_operand:QI 2 \"memory_operand\" \"m\")\n \t\t     (match_dup 0)]\n \t\t    UNSPEC_SDR))]\n   \"TARGET_64BIT && !TARGET_MIPS16\""}]}