{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 09:31:54 2017 " "Info: Processing started: Tue Dec 12 09:31:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Qsys_Proj -c Qsys_Proj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Qsys_Proj -c Qsys_Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/qs_beforedelete.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/qs_beforedelete.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete " "Info (12023): Found entity 1: QS_beforedelete" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_rsp_xbar_mux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_rsp_xbar_mux_001 " "Info (12023): Found entity 1: QS_beforedelete_rsp_xbar_mux_001" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux_001.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_rsp_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_rsp_xbar_mux " "Info (12023): Found entity 1: QS_beforedelete_rsp_xbar_mux" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_rsp_xbar_demux_002.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_rsp_xbar_demux_002 " "Info (12023): Found entity 1: QS_beforedelete_rsp_xbar_demux_002" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_demux_002.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_pio_1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_pio_1 " "Info (12023): Found entity 1: QS_beforedelete_pio_1" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_pio_1.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_pio_0.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_pio_0 " "Info (12023): Found entity 1: QS_beforedelete_pio_0" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_pio_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_onchip_memory2_0.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_onchip_memory2_0 " "Info (12023): Found entity 1: QS_beforedelete_onchip_memory2_0" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_nios2_qsys_0_test_bench " "Info (12023): Found entity 1: QS_beforedelete_nios2_qsys_0_test_bench" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_oci_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_nios2_qsys_0_oci_test_bench " "Info (12023): Found entity 1: QS_beforedelete_nios2_qsys_0_oci_test_bench" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper " "Info (12023): Found entity 1: QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck " "Info (12023): Found entity 1: QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk " "Info (12023): Found entity 1: QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0.v 22 22 " "Info (12021): Found 22 design units, including 22 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_nios2_qsys_0_register_bank_a_module " "Info (12023): Found entity 1: QS_beforedelete_nios2_qsys_0_register_bank_a_module" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 QS_beforedelete_nios2_qsys_0_register_bank_b_module " "Info (12023): Found entity 2: QS_beforedelete_nios2_qsys_0_register_bank_b_module" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 QS_beforedelete_nios2_qsys_0_nios2_oci_debug " "Info (12023): Found entity 3: QS_beforedelete_nios2_qsys_0_nios2_oci_debug" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 4: QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 QS_beforedelete_nios2_qsys_0_nios2_ocimem " "Info (12023): Found entity 5: QS_beforedelete_nios2_qsys_0_nios2_ocimem" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 QS_beforedelete_nios2_qsys_0_nios2_avalon_reg " "Info (12023): Found entity 6: QS_beforedelete_nios2_qsys_0_nios2_avalon_reg" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 QS_beforedelete_nios2_qsys_0_nios2_oci_break " "Info (12023): Found entity 7: QS_beforedelete_nios2_qsys_0_nios2_oci_break" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk " "Info (12023): Found entity 8: QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk " "Info (12023): Found entity 9: QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 QS_beforedelete_nios2_qsys_0_nios2_oci_itrace " "Info (12023): Found entity 10: QS_beforedelete_nios2_qsys_0_nios2_oci_itrace" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode " "Info (12023): Found entity 11: QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace " "Info (12023): Found entity 12: QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count " "Info (12023): Found entity 13: QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc " "Info (12023): Found entity 14: QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc " "Info (12023): Found entity 15: QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1807 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 QS_beforedelete_nios2_qsys_0_nios2_oci_fifo " "Info (12023): Found entity 16: QS_beforedelete_nios2_qsys_0_nios2_oci_fifo" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 QS_beforedelete_nios2_qsys_0_nios2_oci_pib " "Info (12023): Found entity 17: QS_beforedelete_nios2_qsys_0_nios2_oci_pib" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 18: QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 QS_beforedelete_nios2_qsys_0_nios2_oci_im " "Info (12023): Found entity 19: QS_beforedelete_nios2_qsys_0_nios2_oci_im" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 QS_beforedelete_nios2_qsys_0_nios2_performance_monitors " "Info (12023): Found entity 20: QS_beforedelete_nios2_qsys_0_nios2_performance_monitors" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 QS_beforedelete_nios2_qsys_0_nios2_oci " "Info (12023): Found entity 21: QS_beforedelete_nios2_qsys_0_nios2_oci" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 QS_beforedelete_nios2_qsys_0 " "Info (12023): Found entity 22: QS_beforedelete_nios2_qsys_0" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_jtag_uart_0.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_jtag_uart_0_log_module " "Info (12023): Found entity 1: QS_beforedelete_jtag_uart_0_log_module" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 QS_beforedelete_jtag_uart_0_sim_scfifo_w " "Info (12023): Found entity 2: QS_beforedelete_jtag_uart_0_sim_scfifo_w" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 QS_beforedelete_jtag_uart_0_scfifo_w " "Info (12023): Found entity 3: QS_beforedelete_jtag_uart_0_scfifo_w" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 QS_beforedelete_jtag_uart_0_drom_module " "Info (12023): Found entity 4: QS_beforedelete_jtag_uart_0_drom_module" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 QS_beforedelete_jtag_uart_0_sim_scfifo_r " "Info (12023): Found entity 5: QS_beforedelete_jtag_uart_0_sim_scfifo_r" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 QS_beforedelete_jtag_uart_0_scfifo_r " "Info (12023): Found entity 6: QS_beforedelete_jtag_uart_0_scfifo_r" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 QS_beforedelete_jtag_uart_0 " "Info (12023): Found entity 7: QS_beforedelete_jtag_uart_0" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_irq_mapper.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_irq_mapper " "Info (12023): Found entity 1: QS_beforedelete_irq_mapper" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_irq_mapper.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_id_router_002.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_id_router_002_default_decode " "Info (12023): Found entity 1: QS_beforedelete_id_router_002_default_decode" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router_002.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 QS_beforedelete_id_router_002 " "Info (12023): Found entity 2: QS_beforedelete_id_router_002" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router_002.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_id_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_id_router_default_decode " "Info (12023): Found entity 1: QS_beforedelete_id_router_default_decode" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 QS_beforedelete_id_router " "Info (12023): Found entity 2: QS_beforedelete_id_router" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_cmd_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_cmd_xbar_mux " "Info (12023): Found entity 1: QS_beforedelete_cmd_xbar_mux" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_mux.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_cmd_xbar_demux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_cmd_xbar_demux_001 " "Info (12023): Found entity 1: QS_beforedelete_cmd_xbar_demux_001" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_demux_001.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_cmd_xbar_demux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_cmd_xbar_demux " "Info (12023): Found entity 1: QS_beforedelete_cmd_xbar_demux" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_demux.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_addr_router_001.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_addr_router_001_default_decode " "Info (12023): Found entity 1: QS_beforedelete_addr_router_001_default_decode" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router_001.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 QS_beforedelete_addr_router_001 " "Info (12023): Found entity 2: QS_beforedelete_addr_router_001" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router_001.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/qs_beforedelete_addr_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file qs_beforedelete/synthesis/submodules/qs_beforedelete_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QS_beforedelete_addr_router_default_decode " "Info (12023): Found entity 1: QS_beforedelete_addr_router_default_decode" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 QS_beforedelete_addr_router " "Info (12023): Found entity 2: QS_beforedelete_addr_router" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info (12023): Found entity 1: altera_reset_synchronizer" {  } { { "QS_beforedelete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_reset_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info (12023): Found entity 1: altera_reset_controller" {  } { { "QS_beforedelete/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info (12023): Found entity 1: altera_merlin_slave_translator" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info (12023): Found entity 1: altera_merlin_slave_agent" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info (12023): Found entity 1: altera_merlin_master_translator" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info (12023): Found entity 1: altera_merlin_master_agent" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info (12023): Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file qs_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info (12023): Found entity 1: altera_merlin_arbitrator" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info (12023): Found entity 2: altera_merlin_arb_adder" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qs_beforedelete/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file qs_beforedelete/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info (12023): Found entity 1: altera_avalon_sc_fifo" {  } { { "QS_beforedelete/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QS_beforedelete_nios2_qsys_0.v(1501) " "Warning (10037): Verilog HDL or VHDL warning at QS_beforedelete_nios2_qsys_0.v(1501): conditional expression evaluates to a constant" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1501 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QS_beforedelete_nios2_qsys_0.v(1503) " "Warning (10037): Verilog HDL or VHDL warning at QS_beforedelete_nios2_qsys_0.v(1503): conditional expression evaluates to a constant" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1503 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QS_beforedelete_nios2_qsys_0.v(1659) " "Warning (10037): Verilog HDL or VHDL warning at QS_beforedelete_nios2_qsys_0.v(1659): conditional expression evaluates to a constant" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1659 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QS_beforedelete_nios2_qsys_0.v(2578) " "Warning (10037): Verilog HDL or VHDL warning at QS_beforedelete_nios2_qsys_0.v(2578): conditional expression evaluates to a constant" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2578 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "QS_beforedelete " "Info (12127): Elaborating entity \"QS_beforedelete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_jtag_uart_0 QS_beforedelete_jtag_uart_0:jtag_uart_0 " "Info (12128): Elaborating entity \"QS_beforedelete_jtag_uart_0\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "jtag_uart_0" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_jtag_uart_0_scfifo_w QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w " "Info (12128): Elaborating entity \"QS_beforedelete_jtag_uart_0_scfifo_w\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "the_QS_beforedelete_jtag_uart_0_scfifo_w" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "wfifo" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info (12023): Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info (12128): Elaborating entity \"scfifo_1n21\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info (12023): Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info (12023): Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info (12128): Elaborating entity \"cntr_rj7\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info (12023): Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info (12128): Elaborating entity \"dpram_5h21\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info (12023): Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info (12128): Elaborating entity \"altsyncram_9tl1\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info (12023): Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_fjb\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_jtag_uart_0_scfifo_r QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r " "Info (12128): Elaborating entity \"QS_beforedelete_jtag_uart_0_scfifo_r\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "the_QS_beforedelete_jtag_uart_0_scfifo_r" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic QS_beforedelete_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QS_beforedelete_jtag_uart_0_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QS_beforedelete_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "QS_beforedelete_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QS_beforedelete_jtag_uart_0_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QS_beforedelete_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QS_beforedelete_jtag_uart_0_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"QS_beforedelete_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QS_beforedelete_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info (12134): Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_pio_1 QS_beforedelete_pio_1:pio_1 " "Info (12128): Elaborating entity \"QS_beforedelete_pio_1\" for hierarchy \"QS_beforedelete_pio_1:pio_1\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "pio_1" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_pio_0 QS_beforedelete_pio_0:pio_0 " "Info (12128): Elaborating entity \"QS_beforedelete_pio_0\" for hierarchy \"QS_beforedelete_pio_0:pio_0\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "pio_0" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_onchip_memory2_0 QS_beforedelete_onchip_memory2_0:onchip_memory2_0 " "Info (12128): Elaborating entity \"QS_beforedelete_onchip_memory2_0\" for hierarchy \"QS_beforedelete_onchip_memory2_0:onchip_memory2_0\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "onchip_memory2_0" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QS_beforedelete_onchip_memory2_0.hex " "Info (12134): Parameter \"init_file\" = \"QS_beforedelete_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Info (12134): Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_onchip_memory2_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnd1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnd1 " "Info (12023): Found entity 1: altsyncram_nnd1" {  } { { "db/altsyncram_nnd1.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_nnd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnd1 QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nnd1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_nnd1\" for hierarchy \"QS_beforedelete_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_nnd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0 QS_beforedelete_nios2_qsys_0:nios2_qsys_0 " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "nios2_qsys_0" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_test_bench QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_test_bench:the_QS_beforedelete_nios2_qsys_0_test_bench " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_test_bench\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_test_bench:the_QS_beforedelete_nios2_qsys_0_test_bench\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_test_bench" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_register_bank_a_module QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_register_bank_a_module\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_register_bank_a" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QS_beforedelete_nios2_qsys_0_rf_ram_a.mif " "Info (12134): Parameter \"init_file\" = \"QS_beforedelete_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plh1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_plh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plh1 " "Info (12023): Found entity 1: altsyncram_plh1" {  } { { "db/altsyncram_plh1.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_plh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plh1 QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_plh1\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_register_bank_b_module QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_register_bank_b_module\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_register_bank_b" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QS_beforedelete_nios2_qsys_0_rf_ram_b.mif " "Info (12134): Parameter \"init_file\" = \"QS_beforedelete_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qlh1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qlh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qlh1 " "Info (12023): Found entity 1: altsyncram_qlh1" {  } { { "db/altsyncram_qlh1.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_qlh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qlh1 QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_qlh1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_qlh1\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_qlh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_debug QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_ocimem QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_ocimem\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 329 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QS_beforedelete_nios2_qsys_0_ociram_default_contents.mif " "Info (12134): Parameter \"init_file\" = \"QS_beforedelete_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 329 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6g92.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6g92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6g92 " "Info (12023): Found entity 1: altsyncram_6g92" {  } { { "db/altsyncram_6g92.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_6g92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6g92 QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6g92:auto_generated " "Info (12128): Elaborating entity \"altsyncram_6g92\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem\|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6g92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_avalon_reg QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_avalon_reg:the_QS_beforedelete_nios2_qsys_0_nios2_avalon_reg " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_avalon_reg:the_QS_beforedelete_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_break QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_break:the_QS_beforedelete_nios2_qsys_0_nios2_oci_break " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_break\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_break:the_QS_beforedelete_nios2_qsys_0_nios2_oci_break\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk:the_QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk:the_QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_itrace QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace\|QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode:QS_beforedelete_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace\|QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode:QS_beforedelete_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_fifo QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count:QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count:QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc:QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc:QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc:QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc:QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_oci_test_bench QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_oci_test_bench:the_QS_beforedelete_nios2_qsys_0_oci_test_bench " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_oci_test_bench\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo\|QS_beforedelete_nios2_qsys_0_oci_test_bench:the_QS_beforedelete_nios2_qsys_0_oci_test_bench\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_oci_test_bench" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_pib QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_pib:the_QS_beforedelete_nios2_qsys_0_nios2_oci_pib " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_pib:the_QS_beforedelete_nios2_qsys_0_nios2_oci_pib\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_nios2_oci_im QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_nios2_oci_im\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info (12134): Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info (12134): Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info (12134): Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info (12023): Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info (12128): Elaborating entity \"altsyncram_e502\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12133): Instantiated megafunction \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info (12134): Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" "QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy " "Info (12130): Elaborated megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy " "Info (12133): Instantiated megafunction \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info (12134): Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info (12134): Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info (12134): Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info (12134): Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info (12134): Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info (12134): Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info (12134): Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info (12134): Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info (12134): Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy " "Info (12131): Elaborated megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:pio_0_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "pio_0_s1_translator" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent " "Info (12128): Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info (12128): Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_addr_router QS_beforedelete_addr_router:addr_router " "Info (12128): Elaborating entity \"QS_beforedelete_addr_router\" for hierarchy \"QS_beforedelete_addr_router:addr_router\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "addr_router" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_addr_router_default_decode QS_beforedelete_addr_router:addr_router\|QS_beforedelete_addr_router_default_decode:the_default_decode " "Info (12128): Elaborating entity \"QS_beforedelete_addr_router_default_decode\" for hierarchy \"QS_beforedelete_addr_router:addr_router\|QS_beforedelete_addr_router_default_decode:the_default_decode\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router.sv" "the_default_decode" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_addr_router_001 QS_beforedelete_addr_router_001:addr_router_001 " "Info (12128): Elaborating entity \"QS_beforedelete_addr_router_001\" for hierarchy \"QS_beforedelete_addr_router_001:addr_router_001\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "addr_router_001" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_addr_router_001_default_decode QS_beforedelete_addr_router_001:addr_router_001\|QS_beforedelete_addr_router_001_default_decode:the_default_decode " "Info (12128): Elaborating entity \"QS_beforedelete_addr_router_001_default_decode\" for hierarchy \"QS_beforedelete_addr_router_001:addr_router_001\|QS_beforedelete_addr_router_001_default_decode:the_default_decode\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router_001.sv" "the_default_decode" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_addr_router_001.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_id_router QS_beforedelete_id_router:id_router " "Info (12128): Elaborating entity \"QS_beforedelete_id_router\" for hierarchy \"QS_beforedelete_id_router:id_router\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "id_router" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_id_router_default_decode QS_beforedelete_id_router:id_router\|QS_beforedelete_id_router_default_decode:the_default_decode " "Info (12128): Elaborating entity \"QS_beforedelete_id_router_default_decode\" for hierarchy \"QS_beforedelete_id_router:id_router\|QS_beforedelete_id_router_default_decode:the_default_decode\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router.sv" "the_default_decode" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_id_router_002 QS_beforedelete_id_router_002:id_router_002 " "Info (12128): Elaborating entity \"QS_beforedelete_id_router_002\" for hierarchy \"QS_beforedelete_id_router_002:id_router_002\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "id_router_002" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_id_router_002_default_decode QS_beforedelete_id_router_002:id_router_002\|QS_beforedelete_id_router_002_default_decode:the_default_decode " "Info (12128): Elaborating entity \"QS_beforedelete_id_router_002_default_decode\" for hierarchy \"QS_beforedelete_id_router_002:id_router_002\|QS_beforedelete_id_router_002_default_decode:the_default_decode\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router_002.sv" "the_default_decode" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Info (12128): Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "rst_controller" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Info (12128): Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QS_beforedelete/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_cmd_xbar_demux QS_beforedelete_cmd_xbar_demux:cmd_xbar_demux " "Info (12128): Elaborating entity \"QS_beforedelete_cmd_xbar_demux\" for hierarchy \"QS_beforedelete_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "cmd_xbar_demux" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_cmd_xbar_demux_001 QS_beforedelete_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Info (12128): Elaborating entity \"QS_beforedelete_cmd_xbar_demux_001\" for hierarchy \"QS_beforedelete_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "cmd_xbar_demux_001" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_cmd_xbar_mux QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux " "Info (12128): Elaborating entity \"QS_beforedelete_cmd_xbar_mux\" for hierarchy \"QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "cmd_xbar_mux" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_mux.sv" "arb" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_cmd_xbar_mux.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_rsp_xbar_demux_002 QS_beforedelete_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Info (12128): Elaborating entity \"QS_beforedelete_rsp_xbar_demux_002\" for hierarchy \"QS_beforedelete_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "rsp_xbar_demux_002" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_rsp_xbar_mux QS_beforedelete_rsp_xbar_mux:rsp_xbar_mux " "Info (12128): Elaborating entity \"QS_beforedelete_rsp_xbar_mux\" for hierarchy \"QS_beforedelete_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "rsp_xbar_mux" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QS_beforedelete_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QS_beforedelete_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux.sv" "arb" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_rsp_xbar_mux_001 QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Info (12128): Elaborating entity \"QS_beforedelete_rsp_xbar_mux_001\" for hierarchy \"QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "rsp_xbar_mux_001" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_rsp_xbar_mux_001.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QS_beforedelete_irq_mapper QS_beforedelete_irq_mapper:irq_mapper " "Info (12128): Elaborating entity \"QS_beforedelete_irq_mapper\" for hierarchy \"QS_beforedelete_irq_mapper:irq_mapper\"" {  } { { "QS_beforedelete/synthesis/QS_beforedelete.v" "irq_mapper" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2477 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 2638 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3041 0 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4746 0 0 } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "QS_beforedelete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "QS_beforedelete/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3144 -1 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 4121 -1 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_jtag_uart_0.v" 606 -1 0 } } { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3717 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 77 " "Info (17049): 77 registers lost all their fanouts during netlist optimizations. The first 77 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[0\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[1\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[2\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[3\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[4\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[5\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[6\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[7\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[8\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[9\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[10\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[11\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[12\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[13\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[14\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[15\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[16\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[17\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[18\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[19\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[20\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[21\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[22\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[23\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[24\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[25\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[26\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[27\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[28\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[29\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[30\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[31\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[34\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[33\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[32\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[35\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[64\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[63\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[62\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[64\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[63\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[62\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[64\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[63\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[62\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[64\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[63\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[62\] " "Info (17050): Register \"altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[64\] " "Info (17050): Register \"altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[63\] " "Info (17050): Register \"altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[62\] " "Info (17050): Register \"altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[64\] " "Info (17050): Register \"altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[63\] " "Info (17050): Register \"altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[62\] " "Info (17050): Register \"altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux\|share_count\[0\] " "Info (17050): Register \"QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux_001\|share_count\[0\] " "Info (17050): Register \"QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux_001\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize~3 " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize~4 " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize~5 " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize.101 " "Info (17050): Register \"QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper\|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1758 " "Info (21057): Implemented 1758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info (21058): Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info (21059): Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1591 " "Info (21061): Implemented 1591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Info (21064): Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Info: Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 09:32:14 2017 " "Info: Processing ended: Tue Dec 12 09:32:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 09:32:15 2017 " "Info: Processing started: Tue Dec 12 09:32:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Qsys_Proj -c Qsys_Proj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Qsys_Proj -c Qsys_Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Qsys_Proj EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"Qsys_Proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6567 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6568 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6569 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 18 " "Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[0\] " "Info (169086): Pin led_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[0] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 132 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[1\] " "Info (169086): Pin led_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[1] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 133 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[2\] " "Info (169086): Pin led_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[2] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 134 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[3\] " "Info (169086): Pin led_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[3] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 135 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[4\] " "Info (169086): Pin led_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[4] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 136 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[5\] " "Info (169086): Pin led_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[5] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 137 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[6\] " "Info (169086): Pin led_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[6] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 138 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_export\[7\] " "Info (169086): Pin led_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { led_export[7] } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 139 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Qsys_Proj.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Qsys_Proj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { clk_clk } } } { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "QS_beforedelete/synthesis/QS_beforedelete.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/QS_beforedelete.v" 11 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 149 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 2520 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Info (176357): Destination node QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 3677 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QS_beforedelete_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 1939 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug\|jtag_break~1" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 196 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 3397 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug\|resetlatch~0 " "Info (176357): Destination node QS_beforedelete_nios2_qsys_0:nios2_qsys_0\|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci\|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug\|resetlatch~0" {  } { { "QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/QS_beforedelete_nios2_qsys_0.v" 179 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 3797 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "QS_beforedelete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/this-pc/Desktop/VHDL_Projects/QS_beforedelete/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 238 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info (176353): Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info (176357): Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6558 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6394 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info (176353): Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6473 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6474 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6559 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/this-pc/Desktop/VHDL_Projects/" { { 0 { 0 ""} 0 6280 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info (176211): Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 56 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 54 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y24 X32_Y36 " "Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning (306006): Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[0\] 0 " "Info (306007): Pin \"led_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[1\] 0 " "Info (306007): Pin \"led_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[2\] 0 " "Info (306007): Pin \"led_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[3\] 0 " "Info (306007): Pin \"led_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[4\] 0 " "Info (306007): Pin \"led_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[5\] 0 " "Info (306007): Pin \"led_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[6\] 0 " "Info (306007): Pin \"led_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[7\] 0 " "Info (306007): Pin \"led_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Info: Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 09:32:28 2017 " "Info: Processing ended: Tue Dec 12 09:32:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 09:32:29 2017 " "Info: Processing started: Tue Dec 12 09:32:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Qsys_Proj -c Qsys_Proj " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Qsys_Proj -c Qsys_Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 09:32:29 2017 " "Info: Processing started: Tue Dec 12 09:32:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Qsys_Proj -c Qsys_Proj " "Info: Command: quartus_sta Qsys_Proj -c Qsys_Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 09:32:33 2017 " "Info: Processing ended: Tue Dec 12 09:32:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Qsys_Proj.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Qsys_Proj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info (332140): No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info (332146): Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info (332119):    97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning (306006): Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[0\] 0 " "Info (306007): Pin \"led_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[1\] 0 " "Info (306007): Pin \"led_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[2\] 0 " "Info (306007): Pin \"led_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[3\] 0 " "Info (306007): Pin \"led_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[4\] 0 " "Info (306007): Pin \"led_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[5\] 0 " "Info (306007): Pin \"led_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[6\] 0 " "Info (306007): Pin \"led_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_export\[7\] 0 " "Info (306007): Pin \"led_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info (332146): Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info (332119):    97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 09:32:35 2017 " "Info: Processing ended: Tue Dec 12 09:32:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
