// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_v_mix_0_0_VMixHlsDataFlowFunction_entry493 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        HwReg_layer1_buf1,
        HwReg_layer1_buf2,
        HwReg_layer2_buf1,
        HwReg_layer2_buf2,
        HwReg_layer3_buf1,
        p_read4,
        p_read15,
        p_read26,
        p_read37,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read46,
        p_read57,
        p_read6,
        HwReg_background_Y_R_out_din,
        HwReg_background_Y_R_out_full_n,
        HwReg_background_Y_R_out_write,
        HwReg_background_U_G_out_din,
        HwReg_background_U_G_out_full_n,
        HwReg_background_U_G_out_write,
        HwReg_background_V_B_out_din,
        HwReg_background_V_B_out_full_n,
        HwReg_background_V_B_out_write,
        HwReg_layerEnable_out_din,
        HwReg_layerEnable_out_full_n,
        HwReg_layerEnable_out_write,
        HwReg_layer1_buf1_out_din,
        HwReg_layer1_buf1_out_full_n,
        HwReg_layer1_buf1_out_write,
        HwReg_layer1_buf2_out_din,
        HwReg_layer1_buf2_out_full_n,
        HwReg_layer1_buf2_out_write,
        HwReg_layer2_buf1_out_din,
        HwReg_layer2_buf1_out_full_n,
        HwReg_layer2_buf1_out_write,
        HwReg_layer2_buf2_out_din,
        HwReg_layer2_buf2_out_full_n,
        HwReg_layer2_buf2_out_write,
        HwReg_layer3_buf1_out_din,
        HwReg_layer3_buf1_out_full_n,
        HwReg_layer3_buf1_out_write,
        p_read_out_din,
        p_read_out_full_n,
        p_read_out_write,
        p_read1_out_din,
        p_read1_out_full_n,
        p_read1_out_write,
        p_read2_out_din,
        p_read2_out_full_n,
        p_read2_out_write,
        p_read3_out_din,
        p_read3_out_full_n,
        p_read3_out_write,
        HwReg_layerStartX7_out_din,
        HwReg_layerStartX7_out_full_n,
        HwReg_layerStartX7_out_write,
        HwReg_layerStartX8_out_din,
        HwReg_layerStartX8_out_full_n,
        HwReg_layerStartX8_out_write,
        HwReg_layerStartX9_out_din,
        HwReg_layerStartX9_out_full_n,
        HwReg_layerStartX9_out_write,
        HwReg_layerStartY10_out_din,
        HwReg_layerStartY10_out_full_n,
        HwReg_layerStartY10_out_write,
        HwReg_layerStartY11_out_din,
        HwReg_layerStartY11_out_full_n,
        HwReg_layerStartY11_out_write,
        HwReg_layerStartY12_out_din,
        HwReg_layerStartY12_out_full_n,
        HwReg_layerStartY12_out_write,
        HwReg_layerWidth13_out_din,
        HwReg_layerWidth13_out_full_n,
        HwReg_layerWidth13_out_write,
        HwReg_layerWidth14_out_din,
        HwReg_layerWidth14_out_full_n,
        HwReg_layerWidth14_out_write,
        HwReg_layerWidth14_out1_din,
        HwReg_layerWidth14_out1_full_n,
        HwReg_layerWidth14_out1_write,
        HwReg_layerWidth15_out_din,
        HwReg_layerWidth15_out_full_n,
        HwReg_layerWidth15_out_write,
        HwReg_layerWidth15_out2_din,
        HwReg_layerWidth15_out2_full_n,
        HwReg_layerWidth15_out2_write,
        HwReg_layerHeight16_out_din,
        HwReg_layerHeight16_out_full_n,
        HwReg_layerHeight16_out_write,
        HwReg_layerHeight17_out_din,
        HwReg_layerHeight17_out_full_n,
        HwReg_layerHeight17_out_write,
        HwReg_layerHeight17_out3_din,
        HwReg_layerHeight17_out3_full_n,
        HwReg_layerHeight17_out3_write,
        HwReg_layerHeight18_out_din,
        HwReg_layerHeight18_out_full_n,
        HwReg_layerHeight18_out_write,
        HwReg_layerHeight18_out4_din,
        HwReg_layerHeight18_out4_full_n,
        HwReg_layerHeight18_out4_write,
        HwReg_layerScaleFactor19_out_din,
        HwReg_layerScaleFactor19_out_full_n,
        HwReg_layerScaleFactor19_out_write,
        HwReg_layerScaleFactor20_out_din,
        HwReg_layerScaleFactor20_out_full_n,
        HwReg_layerScaleFactor20_out_write,
        HwReg_layerScaleFactor21_out_din,
        HwReg_layerScaleFactor21_out_full_n,
        HwReg_layerScaleFactor21_out_write,
        p_read46_out_din,
        p_read46_out_full_n,
        p_read46_out_write,
        p_read57_out_din,
        p_read57_out_full_n,
        p_read57_out_write,
        p_read6_out_din,
        p_read6_out_full_n,
        p_read6_out_write,
        p_read5,
        p_read110,
        p_read811,
        p_read415,
        p_read512,
        p_read5_out_din,
        p_read5_out_full_n,
        p_read5_out_write,
        p_read110_out_din,
        p_read110_out_full_n,
        p_read110_out_write,
        p_read811_out_din,
        p_read811_out_full_n,
        p_read811_out_write,
        p_read415_out_din,
        p_read415_out_full_n,
        p_read415_out_write,
        p_read512_out_din,
        p_read512_out_full_n,
        p_read512_out_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [7:0] p_read2;
input  [3:0] p_read3;
input  [63:0] HwReg_layer1_buf1;
input  [63:0] HwReg_layer1_buf2;
input  [63:0] HwReg_layer2_buf1;
input  [63:0] HwReg_layer2_buf2;
input  [63:0] HwReg_layer3_buf1;
input  [0:0] p_read4;
input  [0:0] p_read15;
input  [0:0] p_read26;
input  [0:0] p_read37;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
input  [15:0] p_read20;
input  [7:0] p_read21;
input  [7:0] p_read22;
input  [7:0] p_read23;
input  [15:0] p_read46;
input  [15:0] p_read57;
input  [15:0] p_read6;
output  [7:0] HwReg_background_Y_R_out_din;
input   HwReg_background_Y_R_out_full_n;
output   HwReg_background_Y_R_out_write;
output  [7:0] HwReg_background_U_G_out_din;
input   HwReg_background_U_G_out_full_n;
output   HwReg_background_U_G_out_write;
output  [7:0] HwReg_background_V_B_out_din;
input   HwReg_background_V_B_out_full_n;
output   HwReg_background_V_B_out_write;
output  [3:0] HwReg_layerEnable_out_din;
input   HwReg_layerEnable_out_full_n;
output   HwReg_layerEnable_out_write;
output  [63:0] HwReg_layer1_buf1_out_din;
input   HwReg_layer1_buf1_out_full_n;
output   HwReg_layer1_buf1_out_write;
output  [63:0] HwReg_layer1_buf2_out_din;
input   HwReg_layer1_buf2_out_full_n;
output   HwReg_layer1_buf2_out_write;
output  [63:0] HwReg_layer2_buf1_out_din;
input   HwReg_layer2_buf1_out_full_n;
output   HwReg_layer2_buf1_out_write;
output  [63:0] HwReg_layer2_buf2_out_din;
input   HwReg_layer2_buf2_out_full_n;
output   HwReg_layer2_buf2_out_write;
output  [63:0] HwReg_layer3_buf1_out_din;
input   HwReg_layer3_buf1_out_full_n;
output   HwReg_layer3_buf1_out_write;
output  [0:0] p_read_out_din;
input   p_read_out_full_n;
output   p_read_out_write;
output  [0:0] p_read1_out_din;
input   p_read1_out_full_n;
output   p_read1_out_write;
output  [0:0] p_read2_out_din;
input   p_read2_out_full_n;
output   p_read2_out_write;
output  [0:0] p_read3_out_din;
input   p_read3_out_full_n;
output   p_read3_out_write;
output  [15:0] HwReg_layerStartX7_out_din;
input   HwReg_layerStartX7_out_full_n;
output   HwReg_layerStartX7_out_write;
output  [15:0] HwReg_layerStartX8_out_din;
input   HwReg_layerStartX8_out_full_n;
output   HwReg_layerStartX8_out_write;
output  [15:0] HwReg_layerStartX9_out_din;
input   HwReg_layerStartX9_out_full_n;
output   HwReg_layerStartX9_out_write;
output  [15:0] HwReg_layerStartY10_out_din;
input   HwReg_layerStartY10_out_full_n;
output   HwReg_layerStartY10_out_write;
output  [15:0] HwReg_layerStartY11_out_din;
input   HwReg_layerStartY11_out_full_n;
output   HwReg_layerStartY11_out_write;
output  [15:0] HwReg_layerStartY12_out_din;
input   HwReg_layerStartY12_out_full_n;
output   HwReg_layerStartY12_out_write;
output  [15:0] HwReg_layerWidth13_out_din;
input   HwReg_layerWidth13_out_full_n;
output   HwReg_layerWidth13_out_write;
output  [15:0] HwReg_layerWidth14_out_din;
input   HwReg_layerWidth14_out_full_n;
output   HwReg_layerWidth14_out_write;
output  [15:0] HwReg_layerWidth14_out1_din;
input   HwReg_layerWidth14_out1_full_n;
output   HwReg_layerWidth14_out1_write;
output  [15:0] HwReg_layerWidth15_out_din;
input   HwReg_layerWidth15_out_full_n;
output   HwReg_layerWidth15_out_write;
output  [15:0] HwReg_layerWidth15_out2_din;
input   HwReg_layerWidth15_out2_full_n;
output   HwReg_layerWidth15_out2_write;
output  [15:0] HwReg_layerHeight16_out_din;
input   HwReg_layerHeight16_out_full_n;
output   HwReg_layerHeight16_out_write;
output  [15:0] HwReg_layerHeight17_out_din;
input   HwReg_layerHeight17_out_full_n;
output   HwReg_layerHeight17_out_write;
output  [15:0] HwReg_layerHeight17_out3_din;
input   HwReg_layerHeight17_out3_full_n;
output   HwReg_layerHeight17_out3_write;
output  [15:0] HwReg_layerHeight18_out_din;
input   HwReg_layerHeight18_out_full_n;
output   HwReg_layerHeight18_out_write;
output  [15:0] HwReg_layerHeight18_out4_din;
input   HwReg_layerHeight18_out4_full_n;
output   HwReg_layerHeight18_out4_write;
output  [7:0] HwReg_layerScaleFactor19_out_din;
input   HwReg_layerScaleFactor19_out_full_n;
output   HwReg_layerScaleFactor19_out_write;
output  [7:0] HwReg_layerScaleFactor20_out_din;
input   HwReg_layerScaleFactor20_out_full_n;
output   HwReg_layerScaleFactor20_out_write;
output  [7:0] HwReg_layerScaleFactor21_out_din;
input   HwReg_layerScaleFactor21_out_full_n;
output   HwReg_layerScaleFactor21_out_write;
output  [15:0] p_read46_out_din;
input   p_read46_out_full_n;
output   p_read46_out_write;
output  [15:0] p_read57_out_din;
input   p_read57_out_full_n;
output   p_read57_out_write;
output  [15:0] p_read6_out_din;
input   p_read6_out_full_n;
output   p_read6_out_write;
input  [11:0] p_read5;
input  [11:0] p_read110;
input  [11:0] p_read811;
input  [11:0] p_read415;
input  [11:0] p_read512;
output  [11:0] p_read5_out_din;
input   p_read5_out_full_n;
output   p_read5_out_write;
output  [11:0] p_read110_out_din;
input   p_read110_out_full_n;
output   p_read110_out_write;
output  [11:0] p_read811_out_din;
input   p_read811_out_full_n;
output   p_read811_out_write;
output  [11:0] p_read415_out_din;
input   p_read415_out_full_n;
output   p_read415_out_write;
output  [11:0] p_read512_out_din;
input   p_read512_out_full_n;
output   p_read512_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg HwReg_background_Y_R_out_write;
reg HwReg_background_U_G_out_write;
reg HwReg_background_V_B_out_write;
reg HwReg_layerEnable_out_write;
reg HwReg_layer1_buf1_out_write;
reg HwReg_layer1_buf2_out_write;
reg HwReg_layer2_buf1_out_write;
reg HwReg_layer2_buf2_out_write;
reg HwReg_layer3_buf1_out_write;
reg p_read_out_write;
reg p_read1_out_write;
reg p_read2_out_write;
reg p_read3_out_write;
reg HwReg_layerStartX7_out_write;
reg HwReg_layerStartX8_out_write;
reg HwReg_layerStartX9_out_write;
reg HwReg_layerStartY10_out_write;
reg HwReg_layerStartY11_out_write;
reg HwReg_layerStartY12_out_write;
reg HwReg_layerWidth13_out_write;
reg HwReg_layerWidth14_out_write;
reg HwReg_layerWidth14_out1_write;
reg HwReg_layerWidth15_out_write;
reg HwReg_layerWidth15_out2_write;
reg HwReg_layerHeight16_out_write;
reg HwReg_layerHeight17_out_write;
reg HwReg_layerHeight17_out3_write;
reg HwReg_layerHeight18_out_write;
reg HwReg_layerHeight18_out4_write;
reg HwReg_layerScaleFactor19_out_write;
reg HwReg_layerScaleFactor20_out_write;
reg HwReg_layerScaleFactor21_out_write;
reg p_read46_out_write;
reg p_read57_out_write;
reg p_read6_out_write;
reg p_read5_out_write;
reg p_read110_out_write;
reg p_read811_out_write;
reg p_read415_out_write;
reg p_read512_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    HwReg_background_Y_R_out_blk_n;
reg    HwReg_background_U_G_out_blk_n;
reg    HwReg_background_V_B_out_blk_n;
reg    HwReg_layerEnable_out_blk_n;
reg    HwReg_layer1_buf1_out_blk_n;
reg    HwReg_layer1_buf2_out_blk_n;
reg    HwReg_layer2_buf1_out_blk_n;
reg    HwReg_layer2_buf2_out_blk_n;
reg    HwReg_layer3_buf1_out_blk_n;
reg    p_read_out_blk_n;
reg    p_read1_out_blk_n;
reg    p_read2_out_blk_n;
reg    p_read3_out_blk_n;
reg    HwReg_layerStartX7_out_blk_n;
reg    HwReg_layerStartX8_out_blk_n;
reg    HwReg_layerStartX9_out_blk_n;
reg    HwReg_layerStartY10_out_blk_n;
reg    HwReg_layerStartY11_out_blk_n;
reg    HwReg_layerStartY12_out_blk_n;
reg    HwReg_layerWidth13_out_blk_n;
reg    HwReg_layerWidth14_out_blk_n;
reg    HwReg_layerWidth14_out1_blk_n;
reg    HwReg_layerWidth15_out_blk_n;
reg    HwReg_layerWidth15_out2_blk_n;
reg    HwReg_layerHeight16_out_blk_n;
reg    HwReg_layerHeight17_out_blk_n;
reg    HwReg_layerHeight17_out3_blk_n;
reg    HwReg_layerHeight18_out_blk_n;
reg    HwReg_layerHeight18_out4_blk_n;
reg    HwReg_layerScaleFactor19_out_blk_n;
reg    HwReg_layerScaleFactor20_out_blk_n;
reg    HwReg_layerScaleFactor21_out_blk_n;
reg    p_read46_out_blk_n;
reg    p_read57_out_blk_n;
reg    p_read6_out_blk_n;
reg    p_read5_out_blk_n;
reg    p_read110_out_blk_n;
reg    p_read811_out_blk_n;
reg    p_read415_out_blk_n;
reg    p_read512_out_blk_n;
reg    ap_block_state1;
reg   [0:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_background_U_G_out_blk_n = HwReg_background_U_G_out_full_n;
    end else begin
        HwReg_background_U_G_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_background_U_G_out_write = 1'b1;
    end else begin
        HwReg_background_U_G_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_background_V_B_out_blk_n = HwReg_background_V_B_out_full_n;
    end else begin
        HwReg_background_V_B_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_background_V_B_out_write = 1'b1;
    end else begin
        HwReg_background_V_B_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_background_Y_R_out_blk_n = HwReg_background_Y_R_out_full_n;
    end else begin
        HwReg_background_Y_R_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_background_Y_R_out_write = 1'b1;
    end else begin
        HwReg_background_Y_R_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf1_out_blk_n = HwReg_layer1_buf1_out_full_n;
    end else begin
        HwReg_layer1_buf1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf1_out_write = 1'b1;
    end else begin
        HwReg_layer1_buf1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf2_out_blk_n = HwReg_layer1_buf2_out_full_n;
    end else begin
        HwReg_layer1_buf2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf2_out_write = 1'b1;
    end else begin
        HwReg_layer1_buf2_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer2_buf1_out_blk_n = HwReg_layer2_buf1_out_full_n;
    end else begin
        HwReg_layer2_buf1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer2_buf1_out_write = 1'b1;
    end else begin
        HwReg_layer2_buf1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer2_buf2_out_blk_n = HwReg_layer2_buf2_out_full_n;
    end else begin
        HwReg_layer2_buf2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer2_buf2_out_write = 1'b1;
    end else begin
        HwReg_layer2_buf2_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer3_buf1_out_blk_n = HwReg_layer3_buf1_out_full_n;
    end else begin
        HwReg_layer3_buf1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer3_buf1_out_write = 1'b1;
    end else begin
        HwReg_layer3_buf1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerEnable_out_blk_n = HwReg_layerEnable_out_full_n;
    end else begin
        HwReg_layerEnable_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerEnable_out_write = 1'b1;
    end else begin
        HwReg_layerEnable_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_out_blk_n = HwReg_layerHeight16_out_full_n;
    end else begin
        HwReg_layerHeight16_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_out_write = 1'b1;
    end else begin
        HwReg_layerHeight16_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight17_out3_blk_n = HwReg_layerHeight17_out3_full_n;
    end else begin
        HwReg_layerHeight17_out3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight17_out3_write = 1'b1;
    end else begin
        HwReg_layerHeight17_out3_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight17_out_blk_n = HwReg_layerHeight17_out_full_n;
    end else begin
        HwReg_layerHeight17_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight17_out_write = 1'b1;
    end else begin
        HwReg_layerHeight17_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight18_out4_blk_n = HwReg_layerHeight18_out4_full_n;
    end else begin
        HwReg_layerHeight18_out4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight18_out4_write = 1'b1;
    end else begin
        HwReg_layerHeight18_out4_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight18_out_blk_n = HwReg_layerHeight18_out_full_n;
    end else begin
        HwReg_layerHeight18_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight18_out_write = 1'b1;
    end else begin
        HwReg_layerHeight18_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerScaleFactor19_out_blk_n = HwReg_layerScaleFactor19_out_full_n;
    end else begin
        HwReg_layerScaleFactor19_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerScaleFactor19_out_write = 1'b1;
    end else begin
        HwReg_layerScaleFactor19_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerScaleFactor20_out_blk_n = HwReg_layerScaleFactor20_out_full_n;
    end else begin
        HwReg_layerScaleFactor20_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerScaleFactor20_out_write = 1'b1;
    end else begin
        HwReg_layerScaleFactor20_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerScaleFactor21_out_blk_n = HwReg_layerScaleFactor21_out_full_n;
    end else begin
        HwReg_layerScaleFactor21_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerScaleFactor21_out_write = 1'b1;
    end else begin
        HwReg_layerScaleFactor21_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartX7_out_blk_n = HwReg_layerStartX7_out_full_n;
    end else begin
        HwReg_layerStartX7_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartX7_out_write = 1'b1;
    end else begin
        HwReg_layerStartX7_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartX8_out_blk_n = HwReg_layerStartX8_out_full_n;
    end else begin
        HwReg_layerStartX8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartX8_out_write = 1'b1;
    end else begin
        HwReg_layerStartX8_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartX9_out_blk_n = HwReg_layerStartX9_out_full_n;
    end else begin
        HwReg_layerStartX9_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartX9_out_write = 1'b1;
    end else begin
        HwReg_layerStartX9_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartY10_out_blk_n = HwReg_layerStartY10_out_full_n;
    end else begin
        HwReg_layerStartY10_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartY10_out_write = 1'b1;
    end else begin
        HwReg_layerStartY10_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartY11_out_blk_n = HwReg_layerStartY11_out_full_n;
    end else begin
        HwReg_layerStartY11_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartY11_out_write = 1'b1;
    end else begin
        HwReg_layerStartY11_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartY12_out_blk_n = HwReg_layerStartY12_out_full_n;
    end else begin
        HwReg_layerStartY12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerStartY12_out_write = 1'b1;
    end else begin
        HwReg_layerStartY12_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth13_out_blk_n = HwReg_layerWidth13_out_full_n;
    end else begin
        HwReg_layerWidth13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth13_out_write = 1'b1;
    end else begin
        HwReg_layerWidth13_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth14_out1_blk_n = HwReg_layerWidth14_out1_full_n;
    end else begin
        HwReg_layerWidth14_out1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth14_out1_write = 1'b1;
    end else begin
        HwReg_layerWidth14_out1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth14_out_blk_n = HwReg_layerWidth14_out_full_n;
    end else begin
        HwReg_layerWidth14_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth14_out_write = 1'b1;
    end else begin
        HwReg_layerWidth14_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth15_out2_blk_n = HwReg_layerWidth15_out2_full_n;
    end else begin
        HwReg_layerWidth15_out2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth15_out2_write = 1'b1;
    end else begin
        HwReg_layerWidth15_out2_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth15_out_blk_n = HwReg_layerWidth15_out_full_n;
    end else begin
        HwReg_layerWidth15_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerWidth15_out_write = 1'b1;
    end else begin
        HwReg_layerWidth15_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read110_out_blk_n = p_read110_out_full_n;
    end else begin
        p_read110_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read110_out_write = 1'b1;
    end else begin
        p_read110_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_out_blk_n = p_read1_out_full_n;
    end else begin
        p_read1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_out_write = 1'b1;
    end else begin
        p_read1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read2_out_blk_n = p_read2_out_full_n;
    end else begin
        p_read2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read2_out_write = 1'b1;
    end else begin
        p_read2_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read3_out_blk_n = p_read3_out_full_n;
    end else begin
        p_read3_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read3_out_write = 1'b1;
    end else begin
        p_read3_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read415_out_blk_n = p_read415_out_full_n;
    end else begin
        p_read415_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read415_out_write = 1'b1;
    end else begin
        p_read415_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read46_out_blk_n = p_read46_out_full_n;
    end else begin
        p_read46_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read46_out_write = 1'b1;
    end else begin
        p_read46_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read512_out_blk_n = p_read512_out_full_n;
    end else begin
        p_read512_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read512_out_write = 1'b1;
    end else begin
        p_read512_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read57_out_blk_n = p_read57_out_full_n;
    end else begin
        p_read57_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read57_out_write = 1'b1;
    end else begin
        p_read57_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read5_out_blk_n = p_read5_out_full_n;
    end else begin
        p_read5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read5_out_write = 1'b1;
    end else begin
        p_read5_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read6_out_blk_n = p_read6_out_full_n;
    end else begin
        p_read6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read6_out_write = 1'b1;
    end else begin
        p_read6_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read811_out_blk_n = p_read811_out_full_n;
    end else begin
        p_read811_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read811_out_write = 1'b1;
    end else begin
        p_read811_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read_out_blk_n = p_read_out_full_n;
    end else begin
        p_read_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read_out_write = 1'b1;
    end else begin
        p_read_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HwReg_background_U_G_out_din = p_read1;

assign HwReg_background_V_B_out_din = p_read2;

assign HwReg_background_Y_R_out_din = p_read;

assign HwReg_layer1_buf1_out_din = HwReg_layer1_buf1;

assign HwReg_layer1_buf2_out_din = HwReg_layer1_buf2;

assign HwReg_layer2_buf1_out_din = HwReg_layer2_buf1;

assign HwReg_layer2_buf2_out_din = HwReg_layer2_buf2;

assign HwReg_layer3_buf1_out_din = HwReg_layer3_buf1;

assign HwReg_layerEnable_out_din = p_read3;

assign HwReg_layerHeight16_out_din = p_read18;

assign HwReg_layerHeight17_out3_din = p_read19;

assign HwReg_layerHeight17_out_din = p_read19;

assign HwReg_layerHeight18_out4_din = p_read20;

assign HwReg_layerHeight18_out_din = p_read20;

assign HwReg_layerScaleFactor19_out_din = p_read21;

assign HwReg_layerScaleFactor20_out_din = p_read22;

assign HwReg_layerScaleFactor21_out_din = p_read23;

assign HwReg_layerStartX7_out_din = p_read8;

assign HwReg_layerStartX8_out_din = p_read9;

assign HwReg_layerStartX9_out_din = p_read10;

assign HwReg_layerStartY10_out_din = p_read11;

assign HwReg_layerStartY11_out_din = p_read12;

assign HwReg_layerStartY12_out_din = p_read13;

assign HwReg_layerWidth13_out_din = p_read14;

assign HwReg_layerWidth14_out1_din = p_read16;

assign HwReg_layerWidth14_out_din = p_read16;

assign HwReg_layerWidth15_out2_din = p_read17;

assign HwReg_layerWidth15_out_din = p_read17;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (1'b0 == HwReg_layer2_buf2_out_full_n) | (1'b0 == HwReg_layer2_buf1_out_full_n) | (1'b0 == HwReg_layer1_buf2_out_full_n) | (1'b0 == HwReg_layer1_buf1_out_full_n) | (1'b0 == HwReg_layerEnable_out_full_n) | (1'b0 == HwReg_background_V_B_out_full_n) | (1'b0 == HwReg_background_U_G_out_full_n) | (1'b0 == HwReg_background_Y_R_out_full_n) | (1'b0 == HwReg_layerScaleFactor21_out_full_n) | (1'b0 == HwReg_layerScaleFactor20_out_full_n) | (1'b0 == HwReg_layerScaleFactor19_out_full_n) | (1'b0 == HwReg_layerHeight18_out4_full_n) | (1'b0 == HwReg_layerHeight18_out_full_n) | (1'b0 == HwReg_layerHeight17_out3_full_n) | (1'b0 == HwReg_layerHeight17_out_full_n) | (1'b0 == HwReg_layerHeight16_out_full_n) | (1'b0 == HwReg_layerWidth15_out2_full_n) | (1'b0 == HwReg_layerWidth15_out_full_n) | (1'b0 == HwReg_layerWidth14_out1_full_n) | (1'b0 == HwReg_layerWidth14_out_full_n) | (1'b0 == HwReg_layerWidth13_out_full_n) | (1'b0 == HwReg_layerStartY12_out_full_n) | (1'b0 == HwReg_layerStartY11_out_full_n) | (1'b0 == HwReg_layerStartY10_out_full_n) | (1'b0 == HwReg_layerStartX9_out_full_n) | (1'b0 == HwReg_layerStartX8_out_full_n) | (1'b0 == HwReg_layerStartX7_out_full_n) | (1'b0 == HwReg_layer3_buf1_out_full_n) | (p_read512_out_full_n == 1'b0) | (p_read415_out_full_n == 1'b0) | (p_read811_out_full_n == 1'b0) | (p_read110_out_full_n == 1'b0) | (p_read5_out_full_n == 1'b0) | (p_read6_out_full_n == 1'b0) | (p_read57_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (p_read46_out_full_n == 1'b0) | (p_read3_out_full_n == 1'b0) | (p_read2_out_full_n == 1'b0) | (p_read1_out_full_n == 1'b0) | (p_read_out_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign p_read110_out_din = p_read110;

assign p_read1_out_din = p_read15;

assign p_read2_out_din = p_read26;

assign p_read3_out_din = p_read37;

assign p_read415_out_din = p_read415;

assign p_read46_out_din = p_read46;

assign p_read512_out_din = p_read512;

assign p_read57_out_din = p_read57;

assign p_read5_out_din = p_read5;

assign p_read6_out_din = p_read6;

assign p_read811_out_din = p_read811;

assign p_read_out_din = p_read4;

assign start_out = real_start;

endmodule //bd_v_mix_0_0_VMixHlsDataFlowFunction_entry493
