#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 24 17:44:04 2021
# Process ID: 11424
# Current directory: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10852 C:\Users\kibii\OneDrive\Studienkolleg\Vivado\DSP_Hardware\DSP_Hardware.xpr
# Log file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Hardware/vivado.log
# Journal file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Hardware\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Hardware/DSP_Hardware.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/DA_Converter/DA_Converter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_Converter/AD_Converter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Vector_Length_Mod/Vector_Length_Mod.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 900.453 ; gain = 156.566
update_compile_order -fileset sources_1
open_bd_design {C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Hardware/DSP_Hardware.srcs/sources_1/bd/my_DSP_Hardware/my_DSP_Hardware.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:my_AD_Converter:1.0 - my_AD_Converter_0
Adding cell -- xilinx.com:user:my_DA_Converter:1.0 - my_DA_Converter_0
Adding cell -- xilinx.com:user:my_Vector_Length_Mod:1.0 - my_Vector_Length_Mod_0
Adding cell -- xilinx.com:user:my_DSP:1.0 - my_DSP_0
Adding cell -- xilinx.com:user:my_Vector_Length_Mod:1.0 - my_Vector_Length_Mod_1
Adding cell -- xilinx.com:user:my_Vector_Length_Mod:1.0 - my_Vector_Length_Mod_2
Adding cell -- xilinx.com:user:my_Vector_Length_Mod:1.0 - my_Vector_Length_Mod_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /my_DA_Converter_0/rstn_i(undef)
Successfully read diagram <my_DSP_Hardware> from BD file <C:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Hardware/DSP_Hardware.srcs/sources_1/bd/my_DSP_Hardware/my_DSP_Hardware.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 24 18:00:02 2021...
