<title>Delay-Line Memory Demo Board</title>
<html><body>
<code>
<h2>Delay-Line Memory Demo Board</h2>
<img src="1.jpg" height="40%">
<img src="2.jpg" height="40%">
<img src="3.jpg" height="40%"><br>
This Demo Board implements a Delay-Line Memory, using only standard TTL ICs.<br>
Delay Line Memories belongs to the early stages of computer science and are now mostly obsolete.<br>
<br>
They were used in iconic computers like Univac-I, Olivetti Programma 101 and others.<br>

By using switches, buttons and LEDs, it is possible to visualize how bits are inserted, stored, recirculated and read back to hexadecimal displays.<br>
The memory has a capacity of 8 words, each one capable of storing 8 bits. Therefore, the total storage capacity is 64 bits.<br>
<br>
The fully adjustable "modern" clock generator supply clocks from 1 Hz to 150 kHz, to appreciate every single working stage.<br>
<br><br>
<h4>Documents hosted here:</h4>
<b>PROJECT DOCUMENTATION</b><BR>
<a href="schematic.png">Schematics [image/PNG]</a><br>
<a href="Delay-Line.dig">Simulator File [dig]</a>
<br>
<br>
External links:<br>

<a href="https://github.com/hneemann/Digital">Digital - A digital logic designer and circuit simulator</a><br>
<a href="https://www.youtube.com/watch?v=zLovpIeKoT8">Official Video</a><br>

<br><br><br>
<p xmlns:cc="http://creativecommons.org/ns#" >This work is licensed under <a href="http://creativecommons.org/licenses/by/4.0/?ref=chooser-v1" target="_blank" rel="license noopener noreferrer" style="display:inline-block;">CC BY 4.0<img style="height:22px!important;margin-left:3px;vertical-align:text-bottom;" src="https://mirrors.creativecommons.org/presskit/icons/cc.svg?ref=chooser-v1"><img style="height:22px!important;margin-left:3px;vertical-align:text-bottom;" src="https://mirrors.creativecommons.org/presskit/icons/by.svg?ref=chooser-v1"></a></p> 
<br>
<hr><center>
<img src="p.png">
<h6>P-Lab 2021-24</h6></center>
</html></body>

