----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.Instr: 11000001000000000000000000000000
EX.nop: True
EX.instr: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000000
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 00000
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: True
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 11000000100000000000001000000000
EX.nop: False
EX.instr: 11000001000000000000000000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 000000000000
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 00001
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 11001101100000010000010000000000
EX.nop: False
EX.instr: 11000000100000000000001000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 000000000100
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 00010
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00001
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 11001101100000010000010000000000
EX.nop: True
EX.instr: 11001101100000010000010000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 000000000100
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 00010
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00001
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11001100010000010000010000000010
EX.nop: False
EX.instr: 11001101100000010000010000000000
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 000000000100
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000011
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 20
ID.nop: False
ID.Instr: 11000100001001000000110000000000
EX.nop: False
EX.instr: 11001100010000010000010000000010
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 000000000100
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00100
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 001
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00001
MEM.Rt: 00010
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 00000000000000000000000000000011
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 24
ID.nop: False
ID.Instr: 11000100011001000000001000000000
EX.nop: False
EX.instr: 11000100001001000000110000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 000000001000
EX.Rs: 00000
EX.Rt: 00011
EX.Wrt_reg_addr: 00100
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 00000000000000000000000000001000
MEM.Rs: 00001
MEM.Rt: 00010
MEM.Wrt_reg_addr: 00100
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000001000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 28
ID.nop: False
ID.Instr: 11001101010011101000100000000000
EX.nop: False
EX.instr: 11000100011001000000001000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 000000001100
EX.Rs: 00000
EX.Rt: 00100
EX.Wrt_reg_addr: 00100
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 00000000000000000000000000001000
MEM.Rs: 00000
MEM.Rt: 00011
MEM.Wrt_reg_addr: 00100
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00100
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 32
ID.nop: False
ID.Instr: 11001100110001101000100000000000
EX.nop: False
EX.instr: 11001101010011101000100000000000
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000001100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 00101
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001100
MEM.Store_data: 00000000000000000000000000001000
MEM.Rs: 00000
MEM.Rt: 00100
MEM.Wrt_reg_addr: 00100
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00100
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 36
ID.nop: False
ID.Instr: 11001101110000101000100000000000
EX.nop: False
EX.instr: 11001100110001101000100000000000
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000001100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 00110
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 110
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 00000000000000000000000000001000
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00100
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 40
ID.nop: False
ID.Instr: 11000000100000000000000010000000
EX.nop: False
EX.instr: 11001101110000101000100000000000
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000001100
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 00111
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000111
MEM.Store_data: 00000000000000000000000000000001
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00110
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000001
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00101
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 44
ID.nop: False
ID.Instr: 11001100001000010000010000000000
EX.nop: False
EX.instr: 11000000100000000000000010000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000010000
EX.Rs: 00000
EX.Rt: 00001
EX.Wrt_reg_addr: 00010
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000110
MEM.Store_data: 00000000000000000000000000000111
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00111
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000111
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00110
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 44
ID.nop: False
ID.Instr: 11001100001000010000010000000000
EX.nop: True
EX.instr: 11001100001000010000010000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000010000
EX.Rs: 00000
EX.Rt: 00001
EX.Wrt_reg_addr: 00010
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000010000
MEM.Store_data: 00000000000000000000000000000110
MEM.Rs: 00000
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000110
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00111
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 48
ID.nop: False
ID.Instr: 11001101001000010000010000000010
EX.nop: False
EX.instr: 11001100001000010000010000000000
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 11111111111111111111111111111101
EX.Imm: 000000010000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 01000
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 00000000000000000000000000010000
MEM.Store_data: 00000000000000000000000000000110
MEM.Rs: 00000
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 52
ID.nop: False
ID.Instr: 11001100101011101000100000000000
EX.nop: False
EX.instr: 11001101001000010000010000000010
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 11111111111111111111111111111101
EX.Imm: 000000010000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 01001
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 001
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 00000000000000000000000000000110
MEM.Rs: 00001
MEM.Rt: 00010
MEM.Wrt_reg_addr: 01000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 11111111111111111111111111111101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 56
ID.nop: False
ID.Instr: 11001101101001101000100000000000
EX.nop: False
EX.instr: 11001100101011101000100000000000
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000010000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 01010
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 00000000000000000000000000000010
MEM.Rs: 00001
MEM.Rt: 00010
MEM.Wrt_reg_addr: 01001
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01000
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 60
ID.nop: False
ID.Instr: 11001100011000101000100000000000
EX.nop: False
EX.instr: 11001101101001101000100000000000
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000010000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 01011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 110
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000101
MEM.Store_data: 00000000000000000000000000001000
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 01010
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000001000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01001
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 64
ID.nop: False
ID.Instr: 11000001000000000000001010000000
EX.nop: False
EX.instr: 11001100011000101000100000000000
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000010000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 01100
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111101
MEM.Store_data: 00000000000000000000000000000101
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 01011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 68
ID.nop: False
ID.Instr: 11000000100000000000000110000000
EX.nop: False
EX.instr: 11000001000000000000001010000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000010100
EX.Rs: 00000
EX.Rt: 00001
EX.Wrt_reg_addr: 00001
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111000
MEM.Store_data: 11111111111111111111111111111101
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 01100
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01011
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 72
ID.nop: False
ID.Instr: 11001101011000010000010000000000
EX.nop: False
EX.instr: 11000000100000000000000110000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000011000
EX.Rs: 00000
EX.Rt: 00001
EX.Wrt_reg_addr: 00010
EX.is_I_type: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000010100
MEM.Store_data: 11111111111111111111111111111000
MEM.Rs: 00000
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00001
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01100
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 72
ID.nop: False
ID.Instr: 11001101011000010000010000000000
EX.nop: True
EX.instr: 11001101011000010000010000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 000000011000
EX.Rs: 00000
EX.Rt: 00001
EX.Wrt_reg_addr: 00010
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000011000
MEM.Store_data: 11111111111111111111111111111000
MEM.Rs: 00000
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111011
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00001
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 76
ID.nop: False
ID.Instr: 11001100111000010000010000000010
EX.nop: False
EX.instr: 11001101011000010000010000000000
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000010
EX.Imm: 000000011000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 01101
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 00000000000000000000000000011000
MEM.Store_data: 11111111111111111111111111111000
MEM.Rs: 00000
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 80
ID.nop: False
ID.Instr: 11001101111011101000100000000000
EX.nop: False
EX.instr: 11001100111000010000010000000010
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000010
EX.Imm: 000000011000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 01110
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 001
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111101
MEM.Store_data: 11111111111111111111111111111000
MEM.Rs: 00001
MEM.Rt: 00010
MEM.Wrt_reg_addr: 01101
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 84
ID.nop: False
ID.Instr: 11001100000101101000100000000000
EX.nop: False
EX.instr: 11001101111011101000100000000000
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 000000011000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 01111
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111001
MEM.Store_data: 11111111111111111111111111111101
MEM.Rs: 00001
MEM.Rt: 00010
MEM.Wrt_reg_addr: 01110
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01101
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 88
ID.nop: False
ID.Instr: 11001101000100101000100000000000
EX.nop: False
EX.instr: 11001100000101101000100000000000
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 000000011000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 10000
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 110
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 11111111111111111111111111111001
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 01111
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111001
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01110
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 92
ID.nop: False
ID.Instr: 11001000100100001000111111111110
EX.nop: False
EX.instr: 11001101000100101000100000000000
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 000000011000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 10001
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111011
MEM.Store_data: 00000000000000000000000000000010
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 01111
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 96
ID.nop: False
ID.Instr: 11001001100111101000111111111110
EX.nop: False
EX.instr: 11001000100100001000111111111110
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 10010
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111001
MEM.Store_data: 11111111111111111111111111111011
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10001
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111011
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10000
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 100
ID.nop: False
ID.Instr: 11001000010101101000111111111110
EX.nop: False
EX.instr: 11001001100111101000111111111110
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 10011
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000100000000001
MEM.Store_data: 11111111111111111111111111111001
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10010
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111001
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10001
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 104
ID.nop: False
ID.Instr: 11001001010100101000111111111110
EX.nop: False
EX.instr: 11001000010101101000111111111110
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 10100
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 110
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 00000000000000000000100000000001
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000100000000001
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 108
ID.nop: False
ID.Instr: 11001000110100010000111111111110
EX.nop: False
EX.instr: 11001001010100101000111111111110
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 10101
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000011111111111
MEM.Store_data: 00000000000000000000000000000010
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10100
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10011
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 112
ID.nop: False
ID.Instr: 11001001110111110000111111111110
EX.nop: False
EX.instr: 11001000110100010000111111111110
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 10110
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000011111111101
MEM.Store_data: 00000000000000000000011111111111
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10101
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000011111111111
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10100
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 116
ID.nop: False
ID.Instr: 11001000001101110000111111111110
EX.nop: False
EX.instr: 11001001110111110000111111111110
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 10111
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000011111111010
MEM.Store_data: 00000000000000000000011111111101
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10110
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000011111111101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10101
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 120
ID.nop: False
ID.Instr: 11001001001100110000111111111110
EX.nop: False
EX.instr: 11001000001101110000111111111110
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 11000
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 110
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000011111111011
MEM.Store_data: 00000000000000000000011111111010
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 10111
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000011111111010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10110
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 124
ID.nop: False
ID.Instr: 11001000101100001000111111111111
EX.nop: False
EX.instr: 11001001001100110000111111111110
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 011111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 11001
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111111
MEM.Store_data: 00000000000000000000011111111011
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000011111111011
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10111
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 128
ID.nop: False
ID.Instr: 11001001101111101000111111111111
EX.nop: False
EX.instr: 11001000101100001000111111111111
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 11010
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111100000000100
MEM.Store_data: 11111111111111111111111111111111
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11001
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111111
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11000
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 132
ID.nop: False
ID.Instr: 11001000011101101000111111111111
EX.nop: False
EX.instr: 11001001101111101000111111111111
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 11011
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 11111111111111111111100000000100
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11010
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111100000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11001
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 136
ID.nop: False
ID.Instr: 11001001011100101000111111111111
EX.nop: False
EX.instr: 11001000011101101000111111111111
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 11100
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 110
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 00000000000000000000000000000001
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000001
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 140
ID.nop: False
ID.Instr: 11001000111100010000111111111111
EX.nop: False
EX.instr: 11001001011100101000111111111111
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 11101
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111111
MEM.Store_data: 00000000000000000000000000000010
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11100
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11011
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: False
IF.PC: 144
ID.nop: False
ID.Instr: 11001001111111110000111111111111
EX.nop: False
EX.instr: 11001000111100010000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 11110
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111101
MEM.Store_data: 11111111111111111111111111111111
MEM.Rs: 00010
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11101
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111111
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11100
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 39
IF.nop: False
IF.PC: 148
ID.nop: False
ID.Instr: 11001001111101110000111111111111
EX.nop: False
EX.instr: 11001001111111110000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 11111
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 111
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111010
MEM.Store_data: 11111111111111111111111111111101
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11110
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111101
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11101
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 40
IF.nop: False
IF.PC: 152
ID.nop: False
ID.Instr: 11001000000000110000111111111111
EX.nop: False
EX.instr: 11001001111101110000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 11111
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 110
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111011
MEM.Store_data: 11111111111111111111111111111010
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11111
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111010
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11110
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: True
IF.PC: 152
ID.nop: False
ID.Instr: 11001000000000110000111111111111
EX.nop: False
EX.instr: 11001000000000110000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 00000
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 11111111111111111111111111111111
MEM.Store_data: 11111111111111111111111111111011
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 11111
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111011
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11111
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 42
IF.nop: True
IF.PC: 152
ID.nop: True
ID.Instr: 11001000000000110000111111111111
EX.nop: False
EX.instr: 11001000000000110000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 00000
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 11111111111111111111111111111111
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 11111111111111111111111111111111
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 11111
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 43
IF.nop: True
IF.PC: 152
ID.nop: True
ID.Instr: 11001000000000110000111111111111
EX.nop: True
EX.instr: 11001000000000110000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 00000
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 44
IF.nop: True
IF.PC: 152
ID.nop: True
ID.Instr: 11001000000000110000111111111111
EX.nop: True
EX.instr: 11001000000000110000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 00000
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 0
MEM.nop: True
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 45
IF.nop: True
IF.PC: 152
ID.nop: True
ID.Instr: 11001000000000110000111111111111
EX.nop: True
EX.instr: 11001000000000110000111111111111
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 111111111111
EX.Rs: 00001
EX.Rt: 00001
EX.Wrt_reg_addr: 00000
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 100
EX.wrt_enable: 0
MEM.nop: True
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00001
MEM.Rt: 00001
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
