{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v " "Source file: C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1395943280504 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1395943280504 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v " "Source file: C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1395943280526 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1395943280526 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v " "Source file: C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1395943280549 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1395943280549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395943280861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395943280862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 14:01:20 2014 " "Processing started: Thu Mar 27 14:01:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395943280862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395943280862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3-Optimize " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3-Optimize" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395943280862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395943281160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project3.v(171) " "Verilog HDL information at Project3.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1395943281198 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(255) " "Verilog HDL syntax error at Project3.v(255) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 255 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(256) " "Verilog HDL syntax error at Project3.v(256) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 256 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(258) " "Verilog HDL syntax error at Project3.v(258) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 258 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(259) " "Verilog HDL syntax error at Project3.v(259) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 259 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(261) " "Verilog HDL syntax error at Project3.v(261) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 261 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(262) " "Verilog HDL syntax error at Project3.v(262) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 262 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(264) " "Verilog HDL syntax error at Project3.v(264) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 264 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(265) " "Verilog HDL syntax error at Project3.v(265) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 265 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(268) " "Verilog HDL syntax error at Project3.v(268) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 268 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(269) " "Verilog HDL syntax error at Project3.v(269) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 269 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(271) " "Verilog HDL syntax error at Project3.v(271) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 271 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(272) " "Verilog HDL syntax error at Project3.v(272) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 272 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(274) " "Verilog HDL syntax error at Project3.v(274) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 274 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(275) " "Verilog HDL syntax error at Project3.v(275) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 275 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(277) " "Verilog HDL syntax error at Project3.v(277) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 277 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(278) " "Verilog HDL syntax error at Project3.v(278) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 278 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(280) " "Verilog HDL syntax error at Project3.v(280) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 280 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(281) " "Verilog HDL syntax error at Project3.v(281) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 281 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281200 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an operand Project3.v(283) " "Verilog HDL syntax error at Project3.v(283) near text \"\}\";  expecting an operand" {  } { { "Project3.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3.v" 283 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395943281200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3.v 0 0 " "Found 0 design units, including 0 entities, in source file project3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395943281200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395943281204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395943281204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395943281206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395943281206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3-Optimize.map.smsg " "Generated suppressed messages file C:/Users/Joe/Documents/GitHub/Project_3/Project3_restored/Project3-Optimize.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1395943281226 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395943281301 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 14:01:21 2014 " "Processing ended: Thu Mar 27 14:01:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395943281301 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395943281301 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395943281301 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395943281301 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395943281871 ""}
