library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity 8x1mux is
	generic(n: natural:=8)
	port(	in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7: in std_logic_vector(n-1 downto 0);
			sel: in std_logic_vector(3 downto 0);
			out_data: out std_logic_vector(n-1 downto 0));
end 8x1mux;

architecture behv of 8x1mux is

	component nbitmux is
		generic(n: natural :=8);
		port( A_in, B_in: in std_logic_vector (n-1 downto 0);
				selector: in std_logic;
				S_out: out std_logic_vector(n-1 downto 0));
	end component;
	
	signal out_01, out_02, out_03, out_04, out_11, out_21: std_logic_vector(n-1 downto 0);
	
begin
	
	mx00: nbitmux
		generic map(n=>16)
		port map(
		A_in=>in_0,
		B_in=>in_1,
		selector=>sel(0),
		S_out=>out11);