[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS65150PWPR production of TEXAS INSTRUMENTS from the text:V(VS)Boost\nConverter\nV(VGL)Negative\nCharge Pump\nV(CPI)Positive\nCharge Pump\nV(VGH)Gate-Voltage\nShaping\nV(VCOM)VCOM\nBuffer\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nTPS65150 LowInputVoltage, Compact LCDBiasICWithVCOM Buffer\n11Features\n1•1.8-V to6-VInput Voltage Range\n•Integrated VCOM Buffer\n•High-voltage Switch toIsolate V(VGH)\n•Gate-Voltage Shaping ofV(VGH)\n•2-AInternal MOSFET switch\n•Main Output V(VS)upto15VWith <1%Output\nVoltage Accuracy\n•Virtual-Synchronous Converter Technology\n•Regulated Negative Charge Pump Driver V(VGL)\n•Regulated Positive Charge Pump Driver V(CPI)\n•Adjustable Power-On Sequencing\n•Adjustable Fault Detection Timing\n•Gate Drive Signal forExternal Isolation MOSFET\n•Out-of-Regulation Protection\n•Overvoltage Protection\n•Thermal Shutdown\n•Available inHTSSOP-24 Package\n•Available inVQFN-24 Package\n2Applications\n•TFT LCD Displays forNotebooks\n•TFT LCD Displays forMonitors\n•CarNavigation Displays3Description\nThe TPS65150 device offers avery compact and\nsmall power supply solution that provides allthree\nvoltages required bythin film transistor (TFT) LCD\ndisplays. With aninput voltage range of1.8Vto6V\nthedevice isideal fornotebooks powered bya2.5-V\nor3.3-V input railormonitor applications with a5-V\ninput voltage rail. Additionally theTPS65150 device\nprovides anintegrated high current buffer toprovide\ntheVCOM voltage fortheTFT backplane.\nTwo regulated adjustable charge pump driver provide\nthepositive V(VGH) and negative V(VGL) bias voltages\nforthe TFT. The device incorporates adjustable\npower-on sequencing forV(VGL) aswell asforV(VGH).\nThis avoids any additional external components to\nimplement application specific sequencing. The\ndevice has anintegrated high-voltage switch to\nisolate V(VGH).\nThe same internal circuit canalso beused toprovide\nagate shaping signal ofV(VGH) fortheLCD panel\ncontrolled bythesignal applied totheCTRL input.\nFor highest safety, the TPS65150 device has an\nintegrated adjustable shutdown latch feature, which\nallows application-specific flexibility. The device\nmonitors theoutputs (V(VS),V(VGL),V(VGH));and, as\nsoon asoneoftheoutputs falls below itspower good\nthreshold, thedevice enters shutdown latch, after its\nadjustable delay time haspassed by.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS65150HTSSOP (24) 7.80 mm×4.40 mm\nVQFN (24) 4.00 mm×4.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nBlock Diagram\n2TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Switching Characteristics .......................................... 7\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 11\n7.3 Feature Description ................................................. 127.4 Device Functional Modes ........................................ 21\n8Application andImplementation ........................ 23\n8.1 Application Information ............................................ 23\n8.2 Typical Application ................................................. 23\n8.3 System Examples ................................................... 32\n9Power Supply Recommendations ...................... 35\n10Layout ................................................................... 35\n10.1 Layout Guidelines ................................................. 35\n10.2 Layout Example .................................................... 36\n11Device andDocumentation Support ................. 37\n11.1 Device Support ...................................................... 37\n11.2 Community Resources .......................................... 37\n11.3 Trademarks ........................................................... 37\n11.4 Electrostatic Discharge Caution ............................ 37\n11.5 Glossary ................................................................ 37\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 37\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(March 2015) toRevision B Page\n•Changed textinNegative Charge Pump Diodes section ..................................................................................................... 16\n•Changed textinPositive Charge Pump Diodes .section ...................................................................................................... 18\n•Changed textinChoosing theDiodes andChoosing theFlying Capacitance sections ...................................................... 27\n•Changed textinChoosing theDiodes section .................................................................................................................... 28\n•Changed Figure 37image .................................................................................................................................................... 36\nChanges from Original (September 2005) toRevision A Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1218\n17\n16\n15\n14\n13Thermal Pad24\n23\n22\n21\n20\n19\nCOMP\nGD\nFDLY\nFB\nDLY1\nDLY2\nVIN\nSWSW\nPGNDPGND\nSUPVGH\nADJ\nCTRL\nFBP\nIN\nVCOMFBNREFGNDDRVNDRVPCPI\nFB\nDLY1\nDLY2\nVIN\nSW\nSW\nPGND\nPGND\nSUP\nVCOM\nIN\nFBP1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1224\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13FDLY\nGD\nCOMP\nFBN\nREF\nGND\nDRVN\nDRVP\nCPI\nVGH\nADJ\nCTRLThermal Pad\n3TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nRGE Package\n24-Pin VQFN\nTopViewPWP Package\n24-Pin HTSSOP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME VQFN HTSSOP\nADJ 17 14 I/OGate voltage shaping circuit. Connecting acapacitor tothispinsets thefalltime\nofthepositive gate voltage V(VGH) .\nCOMP 1 22 OThis isthecompensation pinforthemain boost converter. Asmall capacitor and\nifrequired aseries resistor isconnected tothispin.\nCPI 19 16 I Input oftheVGH isolation switch andgate voltage shaping circuit.\nCTRL 16 13 IControl signal forthegate voltage shaping signal. Apply thecontrol signal forthe\ngate voltage control. Usually thetiming controller oftheLCD panel generates\nthissignal. Ifthisfunction isnotrequired, thispinmust beconnected toVI.By\ndoing this, theinternal switch between CPIandVGH provides isolation forthe\npositive charge pump output V(VGH) .DLY2 sets thedelay time forV(VGH) tocome\nup.\nDLY1 5 2 I/OPower-on sequencing adjust. Connecting acapacitor from thispintoground\nallows tosetthedelay time between theboost converter output V(VS)andthe\nnegative charge pump V(VGL) during start-up.\nDLY2 6 3 I/OPower-on sequencing adjust. Connecting acapacitor from thispintoground\nallows tosetthedelay time between thenegative charge pump V(VGL) andthe\npositive charge pump during start-up. Note thatQ5inthegate voltage shaping\nblock only turns onwhen thepositive charge pump iswithin regulation. (This\nprovides input-output isolation ofV(VGH) ).\nDRVN 21 18 I/O Negative charge pump driver.\nDRVP 20 17 I/O Positive charge pump driver.\nFB 4 1 I Boost converter feedback sense input.\nFBN 24 21 I Negative charge pump feedback sense input.\nFBP 15 12 I Positive charge pump feedback sense input.\nFDLY 3 24 I/OFault delay. Connecting acapacitor from thispintoVIsets thedelay time from\nthepoint when oneormore oftheoftheoutputs V(VS),V(VGH) ,V(VGL) drops\nbelow itspower good threshold until thedevice shuts down. Torestart the\ndevice, theinput voltage must becycled toground. This feature canbedisabled\nbyconnecting theFDLY pintoVI.\nGD 2 23 IActive-low, open-drain output. This output islatched lowwhen theboost\nconverter output isinregulation. This signal canbeused todrive anexternal\nMOSFET toprovide isolation forV(VS).\nGND 22 19 Analog ground.\n4TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME VQFN HTSSOP\nIN 14 11 IInput oftheVCOM buffer. Ifthispinisconnected toground, theVCOM buffer is\ndisabled.\nPGND 10,11 7,8 Power ground.\nREF 23 20 O Internal reference output, typically 1.213 V.\nSUP 12 9 I/OSupply pinofthepositive, negative charge pump andboost converter gate drive\ncircuit. This pinshould beconnected totheoutput ofthemain boost converter.\nSW 8,9 5,6 I Switch pinoftheboost converter.\nVCOM 13 10 O VCOM buffer output. Typically a1-µFoutput capacitor isrequired onthispin.\nVGH 18 15 OPositive output voltage todrive theTFT gates with anadjustable falltime. This\npinisinternally connected with aMOSFET switch tothepositive charge pump\ninput CPI.\nVIN 7 4 I This istheinput voltage pinofthedevice.\nThermal Pad — — Thethermal padmust tobesoldered toGND\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltages onpinVIN(2)–0.3 7 V\nVoltages onpinSUP –0.3 15.5 V\nVoltage onpinSW 20 V\nVoltage onCTRL –0.3 7 V\nVoltage onGD 15.5 V\nVoltage onCPI 32 V\nContinuous power dissipation See Thermal Information —\nLead temperature (soldering, 10s) 260 °C\nOperating junction temperature –40 150 °C\nStorage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n5TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated(1) Refer toapplication section forfurther information.6.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVI Input voltage range 1.8 6 V\nVO Boost converter output voltage 15 V\nL Inductor(1)4.7 µH\nTA Operating ambient temperature –40 85 °C\nTJ Operating junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)TPS65150\nUNIT PWP (HTSSOP) RGE (VQFN)\n24PINS 24PINS\nRθJA Junction-to-ambient thermal resistance 36.4 34.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 18.8 36.2 °C/W\nRθJB Junction-to-board thermal resistance 15.9 12 °C/W\nψJT Junction-to-top characterization parameter 0.4 0.5 °C/W\nψJB Junction-to-board characterization parameter 15.7 12.1 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.3 3.2 °C/W\n6.5 Electrical Characteristics\nVI=3.3V,V(VS)=10V,TA=–40°Cto85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nVI Input voltage (VIN) 1.8 6 V\nSupply current (VIN) Device notswitching 14 25 µA\nSupply current (SUP) Device notswitching 1.9 3 mA\nSupply current (VCOM buffer) 750 1500 µA\nVIT– Undervoltage lockout threshold (VIN) VIfalling 1.6 1.8 V\nVIT+ Undervoltage lockout threshold (VIN) VIrising 1.7 1.9 V\nThermal shutdown temperature\nthresholdTJrising 155 °C\nThermal shutdown temperature\nhysteresis10 °C\nLOGIC SIGNALS\nVIH High-level input voltage (CTRL) 1.6 V\nVIL Low-level input voltage (CTRL) 0.4 V\nIIH,IIL Input current (CTRL) CTRL =VIorGND 0.01 0.2 µA\nBOOST CONVERTER\nVO Output voltage 15 V\nVref Boost converter reference voltage (FB) 1.136 1.146 1.154 V\nIIB Input bias current (FB) 10 100 nA\nrDS(on) Drain-source on-state resistance (Q1) IDS=500mAVO=10V 200 300\nmΩ\nVO=5V 305 450\nrDS(on) Drain-source on-state resistance (Q2) IDS=500mAVO=10V 8 15\nΩ\nVO=5V 12 22\nIDS Drain-source current rating (Q2) 1 A\nCurrent limit (SW) 2 2.5 3.4 A\n6TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVI=3.3V,V(VS)=10V,TA=–40°Cto85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) TheGDsignal islatched lowwhen themain boost converter output iswithin regulation. TheGDsignal isreset when thevoltage onthe\nVINpingoes below theUVLO threshold voltage..\n(2) Themaximum charge pump output current ishalfthedrive current oftheinternal current source orsink.I(SW)(off) Off-state current (SW) V(SW)=15V 1 10 µA\nVIT+Overvoltage protection threshold\n(SUP)V(SUP) rising 16 20 V\nΔVO(ΔVI) Line regulation VI=1.8Vto5V IO=1mA 0.007 %/V\nΔVO(ΔIO) Load regulation VI=5V IO=0Ato400mA 0.16 %/A\nVIT+ Gate drive threshold (FB)(1) –12%\nofVref–4%of\nVrefV\nNEGATIVE CHARGE PUMP\nVO Output voltage –2 V\nV(REF) Reference output voltage (REF) 1.205 1.213 1.219 V\nVref Feedback regulation voltage (FBN) –36 0 36 mV\nIIB Input bias current (FBN) 10 100 nA\nrDS(on) Drain-source on-state resistance (Q4) IDS=20mA 4.4 Ω\nV(DRVN) Current sink voltage drop(2) V(FBN) =5%above\nnominal voltageI(DRVN) =50mA 130 300\nmV\nI(DRVN) =100mA 280 450\nΔVO(ΔIO) Load regulation VO=–5V IO=0mAto20mA 0.016 %/mA\nPOSITIVE CHARGE PUMP\nVO Output voltage CTRL =GND VGH =open 30 V\nVref Feedback regulation voltage (FBP) CTRL =GND VGH =open 1.187 1.214 1.238 V\nIIB Input bias current (FBP) CTRL =GND VGH =open 10 100 nA\nrDS(on) Drain-source on-state resistance (Q3) IDS=20mA 1.1 Ω\nV(SUP) –\nV(DRVP)Current sink voltage drop(2) V(FBP) =5%below\nnominal voltageI(DRVP) =50mA 420 650\nmV\nI(DRVP) =100mA 900 1400\nΔVO(ΔIO) Load regulation VO=24V IO=0mAto20mA 0.07 %/mA\nGATE-VOLTAGE SHAPING\nrDS(on) Drain-source on-state resistance (Q5) IO=–20mA 12 30Ω\nI(ADJ) Capacitor charge current V(ADJ) =20V V(CPI) =30V 160 200 240 µA\nVOmin Minimum output voltage V(ADJ) =0V IO=–10mA 2 V\nIOM Maximum output current 20 mA\nTIMING CIRCUITS DLY1, DLY2, FDLY\nI(DLY1)Drive current intodelay capacitor\n(DLY1)V(DLY1) =1.213 V 3 5 7 µA\nI(DLY2)Drive current intodelay capacitor\n(DLY1)V(DLY2) =1.213 V 3 5 7 µA\nR(FDLY) Fault time delay resistor 250 450 650 kΩ\nGATE DRIVE (GD)\nVOL Low-level output voltage (GD) IOL=500µA 0.5 V\nIOH Off-state current (GD) VOH=15V 0.001 1 µA\nVCOM BUFFER\nVISR Single-ended input voltage (IN) 2.25V(SUP) –\n2VV\nVIO Input offset voltage (IN) IO=0mA –25 25 mV\n7TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVI=3.3V,V(VS)=10V,TA=–40°Cto85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nΔVO(ΔIO) Load regulationIO=±25mA –37 37\nmVIO=±50mA –77 55\nIO=±100mA –85 85\nIO=±150mA –110 110\nIIB Input bias current (IN) –300 –30 300 nA\nIOM Maximum output current (VCOM)V(SUP) =15V 1.2\nA V(SUP) =10V 0.65\nV(SUP) =5V 0.15\n6.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOscillator frequency 1.02 1.2 1.38 MHz\nDuty cycle (DRVN) 50%\nDuty cycle (DRVP) 50%\n1.181.191.201.211.221.231.24\n−40 −20 0 20 40 60 80 100 120\nJunction Temperature (°C)Voltage (V)\nG000 \n1.2001.2051.2101.2151.220\n−40 −20 0 20 40 60 80 100 120\nJunction Temperature (°C)Voltage (V)\nG000 \n0510152025\n−40 −20 0 20 40 60 80 100 120\nJunction Temperature (°C)Resistance ( Ω)\nG000 \n1.1351.1401.1451.1501.155\n−40 −20 0 20 40 60 80 100 120\nJunction Temperature (°C)Voltage (V)\nG000 \n2.02.22.42.62.83.03.23.4\n−40 −20 0 20 40 60 80 100 120\nJunction Temperature (°C)Current (A)\nG000 \n0.000.050.100.150.200.250.30\n−40 −20 0 20 40 60 80 100 120\nJunction Temperature (°C)Resistance ( Ω)\nG000 \n8TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated6.7 Typical Characteristics\nFigure 1.Boost Converter Switch (Q1) Current Limit Figure 2.Boost Converter Switch (Q1) rDS(on) vs\nTemperature\nFigure 3.Boost Converter Rectifier (Q2) rDS(on) vs\nTemperatureFigure 4.Boost Converter Reference Voltage vs\nTemperature\nFigure 5.Positive Charge Pump Reference Voltage vs\nTemperatureFigure 6.REF PinVoltage vsTemperature\n1.001.051.101.151.201.251.301.351.40\n−40 −20 0 20 40 60 80 100 120\nJunction Temperature (°C)Frequency (MHz)\nG000 \n9TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Oscillator Frequency vsTemperature\n10TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS65150 device isacomplete bias supply forLCD displays. The device generates supply voltages forthe\nsource driver andgate driver ICsinthedisplay aswellasgenerating thedisplay\'s common plane voltage (VCOM).\nThe device also features agate-voltage shaping function thatcanbeused toreduce image sticking andimprove\npicture quality. The useofexternal components tocontrol power-up sequencing, fault detection time, andboost\nconverter compensation allows thedevice tobeoptimized foravariety ofapplications.\nThe device hasbeen designed towork from input supply voltages aslowas1.8Vandistherefore ideal foruse\ninapplications where itissupplied from fixed 2.5-V, 3.3-V, or5-Vsupplies orfrom asingle-cell Li-Ion battery.\n&Boost converter soft start completed\nV(FB) power good\nDisable+±V(SUP)\nQ11\nQ12Soft Start5 µA\n1.213 V delay 1V(SUP)\nCurrent \nControl\n&\nSoft \nStart\nDLY1\nDLY2DRVNFBN\nI(DRVN)V(SUP)\nCurrent \nControl\n&\nSoft \nStartDRVPFBP\nI(DRVP)\n1.214 V\nQ4Q3+±Sawtooth\nGenerator\nCOMPFB\nControl \nLogic\n&\nGate\nDriversV(VIN)\nQ1\nPGNDCurrent \nLimit\n&\nSoft\nStartSW\n1.2 MHz\nControl\nLogic\n200 µAVGHCPI\nADJQ5\nQ6Q7\nGD\nVCOMREF\n1.213 V delay 25 µA\n+±\n+±1.146 V\nIN1.2 MHz\n1.2 MHzSUP\nCTRLUVLOV(FBP) power good &\nReferences,\nControl Logic,\nOscillator,\nSequencing,\nFault Detection &\nThermal ShutdownVIN\nFDLYfault 0.69VIGND1.2 MHz \n450 k\r\x031.213 V \n1.146 V Q2\n11TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated7.2 Functional Block Diagram\nD = 1 ± \x18VI\nVO \nVO\nCO\nQ1\nR1\nR2SUP\nFB\n+±\nVref = 1.146 VGate\nDriveCurrent Limit \n& Soft StartSW\nQ2\nCOMPSawtooth\nGeneratorVIN\n1.2 MHzVI\nRCOMP\nCCOMPL\nCFFCI\nI(SW)To charge \npumps, \nVCOM \nbuffer, etc.Feed-forward \nsignal\nCopyright © 2016, Texas Instruments Incorporated\n12TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Boost Converter\nFigure 8shows asimplified block diagram oftheboost converter.\nFigure 8.Boost Converter Block Diagram\nThe boost converter uses aunique fast-response voltage-mode controller scheme with input feedforward to\nachieve excellent lineandload regulation, while stillallowing theuseofsmall external components. The useof\nexternal compensation adds flexibility andallows theboost converter\'s response tobeoptimized forawide range\nofexternal components.\nThe TPS65150 device uses avirtual-synchronous topology that allows theboost converter tooperate in\ncontinuous conduction mode (CCM) even atlight loads. This isachieved byincluding asmall MOSFET (Q2) in\nparallel with theexternal rectifier diode. Under light-load conditions, Q2allows theinductor current tobecome\nnegative, maintaining operation inCCM. Byoperating always inCCM, boost converter compensation is\nsimplified, ringing ontheSWpinatlowloads isavoided, and additional charge pump stages canbedriven by\ntheSWpin.Theboost converter duty cycle isgiven byEquation 1.\nWHITESPACE\nwhere\n•ηistheboost converter efficiency (either taken from data inApplication Curves oraworst-case assumption of\n75%).\n•VIistheboost converter input supply voltage.\nPD = VFIO \nIFRM = I:SW;M \nVO = l1 + R1\nR2pVref \nI:SW;M =  DVI\n2fL + IO\n1 ± D \n13TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedFeature Description (continued)\n•VOistheboost converter output voltage. (1)\nWHITESPACE\nUse Equation 2tocalculate theboost converter peak switch current.\nWHITESPACE\nwhere\n•f=1.2MHz (theboost converter switching frequency);\n•IOistheboost converter output current; and\n•Listheboost converter inductance. (2)\nWHITESPACE\n7.3.1.1 Setting theBoost Converter Output Voltage\nTheboost converter output voltage issetbytheR1/R2 resistor divider, andiscalculated using Equation 3.\nWHITESPACE\nwhere\n•Vref=1.146 V(theboost converter internal reference voltage). (3)\nWHITESPACE\nTominimize quiescent current consumption, thevalue ofR1should beintherange of100kΩto1MΩ.\n7.3.1.2 Boost Converter Rectifier Diode\nThe diode\'s reverse voltage rating should behigher than themaximum output voltage oftheconverter, and its\naverage forward current rating should behigher than theboost converter\'s output current. Use Equation 4to\ncalculate therectifier diode repetitive peak forward current.\nWHITESPACE\n(4)\nWHITESPACE\nUse Equation 5tocalculate thepower dissipated intherectifier diode.\nWHITESPACE\nwhere\n•VFistherectifier diode forward voltage. (5)\nWHITESPACE\nThe main diode parameters affecting converter efficiency areitsforward voltage and reverse leakage current,\nandboth should beaslowaspossible.\n7.3.1.3 Choosing theBoost Converter Output Capacitance\nThe boost converter\'s output capacitance smooths theoutput voltage and supplies transient output current\ndemands that areoutside theconverter\'s loop bandwidth. Generally speaking, larger output currents and/or\nsmaller input supply voltages require larger output capacitances. Use Equation 6tocalculate theboost\nconverter\'s output voltage ripple.\nWHITESPACE\nfco = 1\n\x15\x8c:R1;CFF \nVO:PP; = DIO\nfCO \n14TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedFeature Description (continued)\nwhere\n•COistheboost converter output capacitance. (6)\nWHITESPACE\n7.3.1.4 Compensation\nThe boost converter requires aseries R-C network connected between the COMP pinand ground to\ncompensate itsfeedback loop. The COMP pinistheoutput oftheboost converter\'s error amplifier, and the\ncompensation capacitor determines theamplifier\'s low-frequency gain and theresistor itshigh-frequency gain.\nBecause theconverter gain changes with theinput voltage, different compensation capacitors may berequired:\nlower input voltages require ahigher gain, and therefore asmaller compensation capacitor value. Ifan\napplication\'s input supply voltage changes (forexample, iftheTPS65150 device issupplied from abattery),\nchoose compensation components suitable forasupply voltage midway between theminimum and maximum\nvalues. Inallcases, verify thatthevalues selected aresuitable byperforming transient tests over thefullrange of\noperating conditions.\nTable 1.Recommended Compensation Components forDifferent Input Supply Voltages\nVI CCOMP RCOMPFEED-FORWARD ZERO\nCUT-OFF FREQUENCY\n2.5V 470pF 68kΩ 8.8kHz\n3.3V 470pF 33kΩ 7.8kHz\n5V 2.2nF 0kΩ 11.2 kHz\nAfeed-forward capacitor CFFinparallel with theupper feedback resistor R1adds anadditional zero totheloop\nresponse, which improves transient performance. Table 1suggests suitable values forthecut-off frequency of\nthefeedforward zero; however, these areonly guidelines. Inanyapplication, variations ininput supply voltage,\ninductance, and output capacitance allaffect circuit operation, and theoptimum value must beverified with\ntransient tests before being finalized.\nThecut-off frequency ofthefeed-forward zero isdetermined using Equation 7.\nWHITESPACE\nwhere\n•fcoisthecutoff frequency ofthefeedforward zero formed byR1andCFF. (7)\nWHITESPACE\n7.3.1.5 Soft Start\nThe boost converter features asoft-start function thatlimits thecurrent drawn from theinput supply during start-\nup.During thefirst2048 switching cycles, theboost converter\'s switch current islimited to40% ofitsmaximum\nvalue; during thenext 2048 cycles, itislimited to60% ofitsmaximum value; andafter thatitisashigh asitmust\nbetoregulate theoutput voltage (upto100% ofthemaximum). Intypical applications, thisresults inastart-up\ntime ofabout 5ms(see Figure 9).\nVO\nCO\nI(DRVN)Q4\nR1\nR2CFLYSUP\nDRVN\nFBN\n+\n±Current \nControl\n&\nSoft \nStart\nREF\n+\n±1.213 VD1\nD21.2 MHz\nCopyright © 2016, Texas Instruments Incorporated\n40%\nt2048 cycles t t2048 cycles t60%100%\n0%\ntSwitch Current Limit\n15TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedFigure 9.Boost Converter Switch Current Limit During Soft-Start\n7.3.1.6 Gate Drive Signal\nThe GDpinprovides asignal tocontrol anexternal P-channel enhancement MOSFET, allowing theboost\nconverter\'s output tobeisolated from itsinput when disabled (see Figure 36).The GDpinisanopen-drain type\nwhose output islatched lowassoon astheboost converter\'s output voltage reaches itspower-good threshold.\nThe GDpingoes high impedance whenever theinput voltage falls below theundervoltage lockout threshold or\nthedevice shuts down astheresult ofafault condition (see Adjustable Fault Delay ).\n7.3.2 Negative Charge Pump\nFigure 10shows asimplified block diagram ofthenegative charge pump.\nFigure 10.Negative Charge Pump Block Diagram\nVO(PP) = IO\n2fCO \nVO = ±lR1\nR2pV(REF)  \n16TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedThe negative charge pump operates with afixed frequency of1.2MHz and a50% duty cycle intwodistinct\nphases. During thecharge phase, transistor Q4isturned on,controlled current source I(DRVN) isturned off,and\nflying capacitance CFLYcharges uptoapproximately V(SUP).During thedischarge phase, Q4isturned off,I(DRVN)\nisturned on,and anegative current ofI(DRVN) flows through D1totheoutput. The output voltage isfedback\nthrough R1andR2toanerror amplifier thatcontrols I(DRVN) sothattheoutput voltage isregulated atthecorrect\nvalue.\n7.3.2.1 Negative Charge Pump Output Voltage\nThenegative charge pump output voltage issetbyresistors R1andR2andisgiven by\nWHITESPACE\nwhere\n•V(REF) =1.213 V(thevoltage ontheREF pin). (8)\nWHITESPACE\nResistor R2should beintherange 39kΩto150 kΩ.Smaller values load theREF pintooheavily and larger\nvalues may cause stability problems.\n7.3.2.2 Negative Charge Pump Flying Capacitance\nThe flying capacitance transfers charge from theSUP pintothenegative charge pump output. TIrecommends a\nflying capacitance ofatleast 100 nFforoutput currents upto20mA. Smaller values canbeused with smaller\noutput currents.\n7.3.2.3 Negative Charge Pump Output Capacitance\nThe output capacitance smooths thediscontinuous current delivered bytheflying capacitance togenerate adc\noutput voltage. Ingeneral, higher output currents require larger output capacitances. Use Equation 9tocalculate\nthenegative charge pump output voltage ripple.\nWHITESPACE\nwhere\n•IOisthenegative charge pump output current.\n•COisthenegative charge pump output capacitance.\n•f=1.2MHz (thenegative charge pump switching frequency). (9)\n7.3.2.4 Negative Charge Pump Diodes\nThe average forward current ofboth diodes isequal tothenegative charge pump output current. Ifthe\nrecommended flying capacitance (orlarger) isused, therepetitive peak forward current inD1andD2isequal to\ntwice theoutput current.\n7.3.3 Positive Charge Pump\nFigure 11shows asimplified block diagram ofthepositive charge pump, which works inasimilar way tothe\nnegative charge pump except thatthepositions ofthecurrent source IDRVP andtheMOSFET Q3arereversed.\nVO(PP) = IO\n2fCO \nVO = l1 + R1\nR2pVref \nV(VS)\nVO\nCOI(DRVP)\nQ3\nR1\nR2CFLYSUP\nDRVP\nFBP\n+±\nVref = 1.214 VCurrent \nControl\n&\nSoft \nStartD2\nD11.2 MHz\nCopyright © 2016, Texas Instruments Incorporated\n17TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated(1) Theminimum recommended flying capacitance forthepositive charge pump islarger than forthenegative charge pump because the\nrDS(on) ofQ3issmaller than therDS(on) ofQ4.Figure 11.Positive Charge Pump Block Diagram\nIfhigher output voltages arerequired another charge pump stage can beadded totheoutput, asshown in\nFigure 34attheendofthedata sheet.\n7.3.3.1 Positive Charge Pump Output Voltage\nThepositive charge pump output voltage issetbyresistors R1andR2andiscalculated using Equation 10:\nWHITESPACE\nwhere\n•Vref=1.214 V(thepositive charge pump reference voltage). (10)\nWHITESPACE\nTIrecommends choosing avalue forR2notgreater than 1MΩ.\n7.3.3.2 Positive Charge Pump Flying Capacitance\nThe flying capacitance transfers charge from theSUP pintothecharge pump output. TIrecommends aflying\ncapacitance ofatleast 330 nF(1)foroutput currents upto20mA. Smaller values can beused with smaller\noutput currents.\n7.3.3.3 Positive Charge Pump Output Capacitance\nThepositive charge pump output voltage ripple isgiven by\nWHITESPACE\nwhere\n•IOisthepositive charge pump output current.\n•COisthepositive charge pump output capacitance.\n•f=1.2MHz (thepositive charge pump switching frequency). (11)\ntd(DLY1) = CDLY1Vref\nI(DLY1) and td(DLY2) = CDLY2Vref\nI(DLY2) \nVI\nV(VS)\nV(VGL)\nV(CPI)\nV(GD)VIT+ VIT±\nNotes\n1. The fall times of V (VS), V(VGL), V(CPI) depend on their respective load currents and feedback resistances .See note 1ttd(DLY1)t\nttd(DLY2)t\nV(VCOM)\n18TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedWHITESPACE\n7.3.3.4 Positive Charge Pump Diodes\nThe average forward current ofboth diodes isequal tothepositive charge pump output current. Ifthe\nrecommended flying capacitance (orlarger) isused, therepetitive peak forward current inD1and D2equal to\ntwice output current.\n7.3.4 Undervoltage Lockout\nAnundervoltage lockout (UVLO) function inhibits theTPS65150 device iftheinput supply voltage istoolowfor\nproper operation. TheUVLO function senses thevoltage ontheVIN.\n7.3.5 Power-On Sequencing, DLY1, DLY2\nThe boost converter starts assoon astheinput supply voltage exceeds therising UVLO threshold. The negative\ncharge pump starts td(DLY1) seconds after theboost converter output voltage hasreached itsfinal value, andthe\npositive charge pump starts td(DLY2) seconds after thenegative charge pump\'s output hasreached itsfinal value.\nThe VCOM buffer starts upassoon asthepositive charge pump\'s output voltage (V(CPI))hasreached itsfinal\nvalue.\nDelay times td(DLY1) andtd(DLY2) aresetbycapacitors connected between theDLY1 andDLY2 pins andground.\nFigure 12.Start-Up Sequencing With CTRL =H\nThe delay times td(DLY1) andtd(DLY2) aresetbythecapacitors connected totheDLY1 andDLY2 pins respectively.\nEach ofthese pins isconnected toitsown 5-µAcurrent source (I(DLY1) andI(DLY2) )thatcauses thevoltage onthe\nexternal capacitor toramp uplinearly. The delay time isdefined byhow long ittakes thevoltage ontheexternal\ncapacitor toreach thereference voltage, andisgiven by\nwhere\n•Vref=1.213 V(theinternal reference voltage);\n•I(DLY1) =5µA(theDLY1 pinoutput current); and\nCADJV(VIN) > VITControl\nLogic\nI(ADJ) = 200 µA\nCTRLVGHCPI\nADJQ5\nQ6Q7\nV(FBP) power good&\nCopyright © 2016, Texas Instruments Incorporated\nV(VGH)(PP) = I(ADJ)tw(CTRL)\nCADJ \n19TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated•I(DLY2) =5µA(theDLY2 pinoutput current). (12)\n7.3.6 Gate Voltage Shaping\nThe gate voltage shaping function can beused toreduce crosstalk between LCD pixels byreducing thegate\ndrivers ’input supply voltage between lines. Figure 13shows asimplified block diagram ofthegate voltage\nshaping function. Gate voltage shaping iscontrolled byalogic-level signal applied totheCTRL pin.When CTRL\nishigh, Q5and Q7areonand Q6isoff,and theoutput ofthepositive charge pump isconnected totheVGH\npin. When CTRL islow, Q5and Q7areoffand Q6ison.Q6operates asasource follower and tracks the\nvoltage ontheADJ pin,which ramps down linearly asthecurrent sink I(ADJ) discharges external capacitor CADJ\n(see Figure 14).Thepeak-to-peak voltage ontheVGH pinisdetermined bythevalue ofCADJandtheduration of\nthelowlevel applied totheCTRL pin,andiscalculated using Equation 13.\nWHITESPACE\nwhere\n•I(ADJ)=200µA(ADJ pinoutput current)\n•tw(CTRL) istheduration ofthelow-level signal connected totheCTRL pin\n•CADJisthecapacitance connected totheADJ pin (13)\nWHITESPACE\nWhen theinput supply voltage isbelow theUVLO threshold orthedevice enters ashutdown condition because\nofafault ononeormore ofitsoutputs, Q5andQ6turnoffandtheVGH pinishigh impedance.\nFigure 13.Gate Voltage Shaping Block Diagram\ntd(FDLY) = R(FDLY)CFDLY \nCTRL\nV(VGH)V(CPI)\nV(VGH)(PP)ttw(CTRL)t\n20TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedFigure 14.Gate Voltage Shaping Timing\n7.3.7 VCOM Buffer\nThe VCOM Buffer isatransconductance amplifier designed todrive capacitive loads. The INpinistheinput of\ntheVCOM buffer. The VCOM buffer features asoft-start function that reduces thecurrent drawn from theSUP\npinwhen theamplifier starts up.\nIftheVCOM buffer isnotrequired forcertain applications, itispossible toshut down theVCOM buffer by\nconnecting INtoground, reducing theoverall quiescent current. The INpincannot bepulled dynamically to\nground during operation.\n7.3.8 Protection\n7.3.8.1 Boost Converter Overvoltage Protection\nThe boost converter features anovervoltage protection function that monitors thevoltage ontheSUP pinand\nforces theTPS65150 device toenter fault mode iftheboost converter output voltage exceeds theovervoltage\nthreshold.\n7.3.8.2 Adjustable Fault Delay\nThe TPS65150 device detects afault condition and shuts down iftheboost converter output oreither ofthe\ncharge pump outputs falls outofregulation forlonger than thefault delay time td(FDLY) .Fault conditions are\ndetected bycomparing thevoltage onthefeedback pins with theinternal power-good thresholds. Outputs that\nfallbelow their power-good threshold butrecover within less than td(FDLY) seconds arenotdetected asfaults and\nthedevice does notshut down insuch cases. The output fault detection function isactive during start-up, sothe\ndevice willshut down ifany ofitsoutputs fails toreach itspower-good threshold during start-up. Shut-down\nfollowing anoutput voltage fault isalatched condition, and theinput supply voltage must becycled torecover\nnormal operation after itoccurs.\nThefault detection delay time issetbythecapacitor connected between theFDLY andVINpins andisgiven by\nWHITESPACE\nwhere\n•R(FDLY) =450kΩ(theinternal resistance connected totheFDLY pin).\n•CFDLYistheexternal capacitance connected totheFDLY pin. (14)\nWHITESPACE\n100u1m10m100m1\n1n 10n 100n 1u\nCapacitance Connected to FDLY Pin (F)Fault Delay Time (s)\nMinimum\nTypical\nMaximum\nG000 \n21TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedFigure 15.Adjustable Fault Delay Time\n7.3.8.3 Thermal Shutdown\nAthermal shutdown isimplemented toprevent damage because ofexcessive heat and power dissipation.\nTypically, thethermal shutdown threshold is155°C.When thisthreshold isreached, thedevice enters shutdown.\nThedevice canbeenabled again bycycling theinput supply voltage.\n7.3.8.4 Undervoltage Lockout\nThe TPS65150 device hasanundervoltage lockout (UVLO) function. The UVLO function stops device operation\nifthevoltage ontheVIN pinisless than theUVLO threshold voltage. This makes sure that thedevice only\noperates when thesupply voltage ishigh enough forcorrect operation.\n7.4 Device Functional Modes\nTheTPS65150 device\'s functional modes areillustrated inFigure 16.\n7.4.1 VI>VIT+\nWhen theinput supply voltage isabove theundervoltage lockout threshold, thedevice isonandallitsfunctions\nareenabled. Note thatfullperformance may notbeavailable until theinput supply voltage exceeds theminimum\nvalue specified inRecommended Operating Conditions .\n7.4.2 VI<VIT–\nWhen theinput supply voltage isbelow theundervoltage lockout threshold, theTPS65150 device isoffandallits\nfunctions aredisabled.\n7.4.3 Fault Mode\nTheTPS65150 device immediately enters fault mode when anyofthefollowing isdetected:\n•boost converter overvoltage\n•overtemperature\nThe TPS65150 device also enters fault mode ifanyofthefollowing conditions isdetected andpersists forlonger\nthan td(FDLY) :\n•boost converter output outofregulation\n•negative charge pump output outofregulation\n•positive charge pump output outofregulation\nThe TPS65150 device does notfunction during fault mode. Cycle theinput supply voltage toexitfault mode and\nrecover normal operation.\nWHITESPACE\nFAULT\nDETECTIONONOFF\nFAULTANY\nSTATEVI < VIT±\nBoost converter out of regulation\nNegative charge pump out of regulation\nPositive charge pump out of regulation\nFault condition duration \nlonger than t d(FDLY)Thermal shutdown\nBoost converter over-voltageFault condition duration \nless than t d(FDLY)VI > VIT+\n22TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 16.Functional Modes\nVIN SW\nFBSUP\nDRVP\nFBP\nCPI\nVGH\nVCOMVI FDLY\nCOMP\nADJ\nDLY1\nDLY2100 nF\n2.2 nF\n22 pF\n10 nF\n10 nFDRVN\nFBN\nREFC7\n330 nF\nC3\n330 nF\nR3\n620 k\r\x03\nR4\n150 k\r\x03R2\n75 k\r\x03R1\n820 k\r\x03C2\n22 µF\nC14\n1 µFC15\n22 pF\nC16\n330 nF\nC4\n330 nF R5\n1 M\r\x03\nR6\n56 k\r\x03\nC5\n1 µFC1\n22 µFL1\n3.9 µH\nCTRL\nR8\n500 k\r\x03R7\n500 k\r\x03\nC6\n1 nFIN\nPGND GNDV(VGH)\n23 V, 20 mA\nV(VCOM)V(VS)\n13.5 V, 450 mAVI\n5 V\nV(VGL)\n±5 V, 20 mA\nV(VS)FLKC8\n220 nFD4\nD5D3D2\nC13\nC9\nC10\nC11\nC12\nGDD1\nCopyright © 2016, Texas Instruments Incorporated\n23TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS65150 device hasbeen designed toprovide theinput supply voltages forthesource drivers and gate\ndrivers plus thevoltage forthecommon plane inLCD display applications. Inaddition, thedevice provides agate\nvoltage shaping function thatcanbeused tomodulate thegate drivers\' positive supply toreduce image sticking.\n8.2 Typical Application\nFigure 17shows atypical application circuit foramonitor display powered from a5-Vsupply. Itgenerates upto\n450 mAat13.5 Vtopower thesource drivers, and20mAat23Vand–5Vtopower thegate drivers.\nFigure 17.Monitor LCD Supply Powered from a5-VRail\n24TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nTable 2shows thedesign parameters forthisexample.\nTable 2.Design Requirements\nPARAMETER SYMBOL VALUE\nInput supply voltage VI 5V\nBoost converter output voltage andcurrent V(VS) 13.5 Vat450mA\nBoost converter peak-to-peak output voltage ripple V(VS)(PP) 10mV\nPositive charge pump output voltage andcurrent V(CPI) 23Vat20mA\nPositive charge pump peak-to-peak output voltage ripple V(VGH)(PP) 100mV\nNegative charge pump output voltage andcurrent V(VGL) –5Vat20mA\nNegative charge pump peak-to-peak output voltage ripple V(VGL)(PP) 100mV\nNegative charge pump start-up delay time td1 1ms\nPositive charge pump start-up delay time td2 1ms\nFault delay time td(fault) 45ms\nGate voltage shaping slope 10V/µs\n8.2.2 Detailed Design Procedure\n8.2.2.1 Boost Converter Design Procedure\n8.2.2.1.1 Inductor Selection\nSeveral inductors work with theTPS65150, andwith external compensation theperformance canbeadjusted to\nthespecific application requirements.\nThe main parameter fortheinductor selection istheinductor saturation current, which should behigher than the\npeak switch current ascalculated inEquation 2with additional margin tocover forheavy load transients. The\nalternative, more conservative approach, istochoose theinductor with asaturation current atleast ashigh as\nthemaximum switch current limit of3.4A.\nThe second important parameter istheinductor DCresistance. Usually, thelower theDCresistance thehigher\ntheefficiency. Itisimportant tonote that theinductor DCresistance isnottheonly parameter determining the\nefficiency. Foraboost converter, where theinductor istheenergy storage element, thetype andmaterial ofthe\ninductor influences theefficiency aswell. Especially ataswitching frequency of1.2MHz, inductor core losses,\nproximity effects, and skin effects become more important. Usually, aninductor with alarger form factor gives\nhigher efficiency. The efficiency difference between different inductors can vary from 2%to10%. For the\nTPS65150, inductor values from 3.3µHand 6.8µHareagood choice, butother values canbeused aswell.\nPossible inductors areshown inTable 3.Equivalent parts canalso beused.\nTable 3.Inductor Selection\nINDUCTANCE ISAT DCR MANUFACTURER PART NUMBER DIMENSIONS\n4.7µH 2.6A 54mΩ Coilcraft DO1813P-472HC 8.89 mm×6.1mm×5mm\n4.2µH 2.2A 23mΩ Sumida CDRH5D28 4R2 5.7mm×5.7mm×3mm\n4.7µH 1.6A 48mΩ Sumida CDC5D23 4R7 6mm×6mm×2.5mm\n4.2µH 1.8A 60mΩ Sumida CDRH6D12 4R2 6.5mm×6.5mm×1.5mm\n3.9µH 2.6A 20mΩ Sumida CDRH6D28 3R9 7mm×7mm×3mm\n3.3µH 1.9A 50mΩ Sumida CDRH6D12 4R2 6.5mm×6.5mm×1.5mm\nR1\nR2 = 13.5 V\n1.146 V ± 1 = 10.78  \nPD = IOVF = :0.45 A;:0.5 V; = 0.225 W  \nI(SW)M =  :0.69;:5 V;\n2:1.2 MHz;:\x16\x11\x1c\x03\x1dH; + :0.45 A;\n1 ± 0.69 = 1.8 A \nD = 1 ± :0.85;:5 V;\n13.5 V = 0.69  \n25TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedThe first step inthedesign procedure istoverify whether themaximum possible output current oftheboost\nconverter supports thespecific application requirements. Asimple approach istoestimate theconverter\nefficiency, bytaking theefficiency numbers from theprovided efficiency curves, oruseaworst case assumption\nfortheexpected efficiency, forexample, 75%.\nFrom Figure 19,itcanbeseen thattheboost converter efficiency isabout 85% when operating under thetarget\napplication conditions .Inserting these values intoEquation 1yields\nWHITESPACE\n(15)\nWHITESPACE\nandfrom Equation 2,thepeak switch current canbecalculated as\nWHITESPACE\n(16)\nWHITESPACE\nThe peak switch current isthepeak current thattheintegrated switch, inductor, andrectifier diode must beable\ntohandle. The calculation must bedone fortheminimum input voltage where thepeak switch current ishighest.\nForthecalculation ofthemaximum current delivered bytheboost converter, itmust beconsidered that the\npositive and negative charge pumps aswell astheVCOM buffer runfrom theoutput oftheboost converter as\nwell.\n8.2.2.2 Rectifier Diode Selection\nThe rectifier diode reverse voltage rating should behigher than themaximum output voltage oftheconverter\n(13.5 Vinthis application); itsaverage forward current rating should behigher than themaximum boost\nconverter output current of450mA, anditsrepetitive peak forward current should begreater than orequal tothe\npeak switch current of1.8A.Notalldiode manufacturers specify repetitive peak forward current; however, a\ndiode with anaverage forward current rating of1Aorhigher issuitable formost practical applications.\nFrom Equation 5,thepower dissipated intherectifier diode isgiven by\nWHITESPACE\n(17)\nWHITESPACE\nTable 4lists anumber ofsuitable rectifier diodes, anyofwhich would besuitable forthisapplication. Equivalent\nparts canalso beused.\nTable 4.Rectifier Diode Selection\nIF(AV) VR VF MANUFACTURER PART NUMBER\n2A 20V 0.44 Vat2A Vishay Semiconductor SL22\n2A 20V 0.5Vat2A Fairchild Semiconductor SS22\n1A 30V 0.44 Vat2A Fairchild Semiconductor MBRS130L\n1A 20V 0.45 Vat1A Microsemi UPS120\n1A 20V 0.45 Vat1A ONSemiconductor MBRM120\n8.2.2.3 Setting theOutput Voltage\nRearranging Equation 3andinserting theapplication parameters, weget\nWHITESPACE\n(18)\nWHITESPACE\nC15  = 1\n\x15\x8c:11.2 kHz;:820 k\r; = 17 pF  \nC15 = 1\n\x15\x8cfco:R1; \nCO = 1 ± 0.69\n:1.2 MHz;:10 mV;m1.8 A ± 0.45 A ± l13.5 V ± 5 V\n\x16\x11\x1c\x03\x1dHpl1 ± 0.69\n1.2 MHzpq = 20.3 \x1dF \n26TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedStandard values ofR1=820 kΩand R2=75kΩresult inanominal output voltage of13.68 Vand satisfy the\nrecommendation thatthevalue R1belower than 1MΩ.\n8.2.2.4 Output Capacitor Selection\nForbest output voltage filtering, alowESR output capacitor isrecommended. Ceramic capacitors have alow\nESR value, buttantalum capacitors canbeused aswell, depending ontheapplication. A22-µFceramic output\ncapacitor works formost applications. Higher capacitor values can beused toimprove theload transient\nregulation. See Table 5fortheselection oftheoutput capacitor.\nRearranging Equation 6and inserting theapplication parameters, theminimum value ofoutput capacitance is\ngiven byEquation 19.\nWHITESPACE\n(19)\nWHITESPACE\nThe closest standard value is22µF.Inpractice, TIrecommends connecting anadditional 1-µFcapacitor directly\ntotheSUP pintoensure aclean supply totheinternal circuitry thatruns from thissupply voltage.\n8.2.2.5 Input Capacitor Selection\nForgood input voltage filtering, lowESR ceramic capacitors arerecommended. A22-µFceramic input capacitor\nissufficient formost applications. Forbetter input voltage filtering, thisvalue canbeincreased. See Table 5for\ninput capacitor recommendations. Equivalent parts canalso beused.\nTable 5.Input andOutput Capacitance Selection\nCAPACITANCE VOLTAGE RATING MANUFACTURER PART NUMBER SIZE\n22µF 16V Taiyo Yuden EMK325BY226MM 1206\n22µF 6.3V Taiyo Yuden JMK316BJ226 1206\n8.2.2.6 Compensation\nFrom Table 1,itcanbeseen that therecommended values forC9and R9when VI=5Vare2.2nFand 0Ω\nrespectively, andthatafeedforward zero at11.2 kHzshould beadded.\nRearranging Equation 7,weget\nWHITESPACE\n(20)\nWHITESPACE\nInserting fco=11.2 kHzandR1=820kΩ,weget\nWHITESPACE\nWHITESPACE\nInthiscase, astandard value of22pFwas used.\n8.2.2.7 Negative Charge Pump\n8.2.2.7.1 Choosing theOutput Capacitance\nRearranging Equation 9and inserting theapplication parameters, theminimum recommended value ofC3is\ngiven by\nR5\nR6 = 23 V\n1.214 V ± 1 = 17.95  \nC4 = :20 mA;\n2:1.2 MHz;:100 mV; = 83 nF \nR3 = ±FVO\nV(REF)GR4 = ±l±5 V\n1.213 VpR4 = :4.122;R4 \nC3 = IO\n2fVO:PP; = 20 mA\n2:1.2 MHz;:100 mV; = 83 nF  \n27TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedWHITESPACE\n(21)\nWHITESPACE\nInthisapplication, acapacitance of330 nFwas used toallow thesame value tobeused forallcharge pump\ncapacitances.\n8.2.2.7.2 Choosing theFlying Capacitance\nAminimum flying capacitance of100nFisrecommended. Inthisapplication, acapacitance of330nFwas used\ntoallow thesame value tobeused forallcharge pump capacitances.\n8.2.2.7.3 Choosing theFeedback Resistors\nFrom Equation 22,theratio ofR3toR4required togenerate anoutput voltage of–5Visgiven by\nWHITESPACE\n(22)\nWHITESPACE\nValues ofR3=620kΩandR4=150kΩgenerate anominal output voltage of–5.014 Vandload theREF pin\nwith only 8µA.\n8.2.2.7.4 Choosing theDiodes\nTheaverage forward current inD2andD3isequal totheoutput current andtherefore amaximum of20mA. The\npeak repetitive forward current inD2andD3isequal totwice theoutput current andtherefore less than 40mA..\nThe BAT54S comprises two Schottky diodes inasmall SOT-23 package and easily meets thecurrent\nrequirements ofthisapplication.\n8.2.2.8 Positive Charge Pump\n8.2.2.8.1 Choosing theFlying Capacitance\nAminimum flying capacitance of330nFisrecommended.\n8.2.2.8.2 Choosing theOutput Capacitance\nRearranging Equation 10andinserting theapplication parameters, weget\nWHITESPACE\n(23)\nWHITESPACE\nInthisapplication, anominal value of330nFwas used toallow thesame value tobeused forallcharge pump\ncapacitances.\n8.2.2.8.3 Choosing theFeedback Resistors\nRearranging Equation 8andinserting theapplication parameters, weget\nWHITESPACE\n(24)\nWHITESPACE\nStandard values of1MΩand56kΩresult inanominal output voltage of22.89 V.\nCFDLY = 45 ms\n450 k\r = 100 nF  \nC11 = C12  = :\x18\x03\x1dA;:2.5 ms;\n1.213 V = 10.31 nF  \nC10 = I:ADJ;\nslope = \x15\x13\x13\x03\x1dA\n10 V/\x1ds = 20 pF  \n28TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8.2.2.8.4 Choosing theDiodes\nTheaverage forward current inD4andD5isequal totheoutput current andtherefore amaximum of20mA. The\npeak repetitive forward current inD4andD5isequal totwice theoutput current andtherefore less than 40mA.\n8.2.2.9 Gate Voltage Shaping\nRearranging Equation 13andinserting I(ADJ) =200µAandslope =10V/µs,weget\nWHITESPACE\n(25)\nWHITESPACE\nTheclosest standard value forC10 is22pF.\n8.2.2.10 Power-On Sequencing\nRearranging Equation 12andinserting td1=td2=1msandVref2=1.213 V,weget\nWHITESPACE\n(26)\nWHITESPACE\n10nFistheclosest standard value.\n8.2.2.11 Fault Delay\nRearranging Equation 14andinserting td(FDLY) =45ms,weget\nWHITESPACE\n(27)\nWHITESPACE\n100nFisastandard value.\n8.2.2.12 Undervoltage Lockout Function\nThe TPS65150 device contains anundervoltage lockout (UVLO) function that stops thedevice operating ifthe\nvoltage ontheVDD pinistoolow.\n250 ns/divV\n10 V/div(SW)\nV = 5 VI\nV = 13.5 V / 300 mA(VS)V\n50 mV/div(VS)\nI\n1 A/divL\n250 ns/divV\n10 V/div(SW)\nV\n50 mV/div(VS)\nV = 5 V\nV = 13.5 V / 10 mAI\n(VS)\nI\n1 A/divL\n0102030405060708090100\n0 50m 100m 150m 200m 250m 300m\nOutput Current (A)Efficiency (%)\nVI = 2.5 V\nVI = 3.3 V\nVI = 5 VV(VS) = 15 V\nG000 \n1.12M1.125M1.13M1.135M1.14M1.145M1.15M1.155M\n−40 −20 0 20 40 60 80 100 120\nFree−Air Temperature (°C)Frequency (Hz)\nVI = 1.8 V\nVI = 3.6 VV(VS) = 13.5 V\nG000 \n0102030405060708090100\n0 100m 200m 300m 400m 500m 600m 700m\nOutput Current (A)Efficiency (%)\nVI = 2.5 V\nVI = 3.3 V\nVI = 5 VV(VS) = 10 V\nG000 \n0102030405060708090100\n0 100m 200m 300m 400m 500m\nOutput Current (A)Efficiency (%)\nVI = 2.5 V\nVI = 3.3 V\nVI = 5 VV(VS) = 13.5 V\nG000 \n29TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8.2.3 Application Curves\nI(VGH) =0mA I(VGL) =0mA\nFigure 18.Boost Converter Efficiency (V(VS)=10V)I(VGH) =0mA I(VGL) =0mA\nFigure 19.Boost Converter Efficiency (V(VS)=13.5 V)\nI(VGH) =0mA I(VGL) =0mA\nFigure 20.Boost Converter Efficiency (V(VS)=15V) Figure 21.Boost Converter Switching Frequency\nFigure 22.Boost Converter Operation (Nominal Load) Figure 23.Boost Converter Operation (Light Load)\nCTRL\n2 V/div\nV\n10 V/div(VGH)\n2.5 µs/divC = 68 pF\nIADJ\n(VGH) = No Load\n10 ms/divtd(FDLY)V\n5 V/div(VS)\nV\n10 V/div(VGH)\nV\n5 V/div(VGL)\nC = 10 nFFDLYFault\n(Heavy load on V )(VS)\n2.5 ms/divV\n5 V/div(VS)\nV\n10 V/div(VGH)\nV\n5 V/div(VGL)\nV\n5 V/div(VCOM)\n1 ms/divV\n5 V/div(VS)\nV\n10 V/div(VGH)\nV\n5 V/div(VGL)\nV\n2 V/div(VCOM)V = 5 V\nV = 13.6 V / 300 mA\nC =  1 nFI\n(VS)\n(IN)\nIIN\n500 mA/div\n2.5 ms/divV\n5 V/div(VS)V\n5 V/divI\nV = 5 V\nV = 13.5 V\nI = 200 mAI\n(VS)\n(VS)\n100 µs/divV\n100 mV/div(VS)\nV = 3.3 V\nV = 10 V, C = 22 µFI\n(VS) O\nI\n30 mA to 330 mA(VS)\n30TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedFigure 24.Boost Converter Load Transient Response Figure 25.Boost Converter Soft Start\nFigure 26.Power-On Sequencing Figure 27.Power-On Sequencing With External Isolation\nMOSFET\nFigure 28.Gate Voltage Shaping Figure 29.Adjustable Fault Detection Time\n20.020.521.021.522.022.523.023.524.024.525.0\n0 20m 40m 60m 80m 100m\nOutput Current (A)Output Voltage (V)\nTA = –40°C\nTA = 25°C\nTA = 85°CV(VS) = 10 V\nV(VGH) = 24 V\nG000 \n−80m−60m−40m−20m020m40m60m80m\n−160m−120m −80m −40m 0 40m 80m 120m 160m\nOutput Current (A)V(VCOM) − V(IN) (V)V(VS) = 10 V\nV(VCOM) = 5 V\nG000 \n−5.02−5.00−4.98−4.96−4.94−4.92−4.90−4.88−4.86\n0 20m 40m 60m 80m 100m\nOutput Current (A)Output Voltage (V)\nTA = –40°C\nTA = 25°C\nTA = 85°CV(VS) = 10 V\nV(VGL) = –5 V\nG000 \n20.020.521.021.522.022.523.023.524.024.525.0\n0 20m 40m 60m 80m 100m\nOutput Current (A)Output Voltage (V)\nTA = –40°C\nTA = 25°C\nTA = 85°CV(VS) = 15 V\nV(VGH) = 24 V\nG000 \n31TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedFigure 30.Negative Charge Pump Load Regulation Figure 31.Positive Charge Pump Load Regulation (×2)\nFigure 32.Positive Charge Pump Load Regulation (×3) Figure 33.VCOM Buffer Load Regulation\nVIN SW\nFBSUP\nDRVP\nFBP\nCPI\nVGH\nVCOMVI FDLY\nCOMP\nADJ\nDLY1\nDLY2100 nF\n470 pF\n22 pF\n10 nF\n10 nFDRVN\nFBN\nREFC7\n330 nF\nC3\n330 nF\nR3\n620 k\r\x03\nR4\n150 k\r\x03R2\n56 k\r\x03R1\n430 k\r\x03C2\n22 µF\nC14\n1 µFC15\n47 pF\nC16\n330 nF\nC17\n330 nF R5\n1 M\r\x03\nR6\n56 k\r\x03\nC5\n1 µFC1\n22 µFL1\n3.9 µH\nCTRL\nR8\n500 k\r\x03R7\n500 k\r\x03\nC6\n1 nFIN\nPGND GNDV(VGH)\n23 V, 20 mA\nV(VCOM)V(VS)\n10 V, 280 mAVI\n2.5 V\nV(VGL)\n±5 V, 20 mA\nV(VS)FLKC8\n220 nFD4\nD5D3D2\nC13\nC9\nC10\nC11\nC12\nGDD1\nD6 D7\nC4\n330 nFC18\n330 nF\nR9\n68 k\r\x03V(SW)V(SW)\nCopyright © 2016, Texas Instruments Incorporated\n32TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8.3 System Examples\nFigure 34.Notebook LCD Supply Powered from a2.5-V Rail\nVIN SW\nFBSUP\nDRVP\nFBP\nCPI\nVGH\nVCOMVI FDLY\nCOMP\nADJ\nDLY1\nDLY2100 nF\n2.2 nF\n22 pF\n10 nF\n10 nFDRVN\nFBN\nREFC7\n330 nF\nC3\n330 nF\nR3\n620 k\r\x03\nR4\n150 k\r\x03R2\n75 k\r\x03R1\n820 k\r\x03C2\n22 µF\nC14\n1 µFC15\n22 pF\nC16\n330 nF\nC4\n330 nF R5\n1 M\r\x03\nR6\n56 k\r\x03\nC5\n1 µFC1\n22 µFL1\n3.9 µH\nCTRL\nR8\n500 k\r\x03R7\n500 k\r\x03\nC6\n1 nFIN\nPGND GNDV(VGH)\n23 V, 20 mA\nV(VCOM)V(VS)\n13.5 V, 450 mAVI\n5 V\nV(VGL)\n±5 V, 20 mA\nV(VS)FLKC8\n220 nFD4\nD5D3D2\nC13\nC9\nC10\nC11\nC12\nGDD1\nCopyright © 2016, Texas Instruments Incorporated\n33TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedSystem Examples (continued)\nFigure 35.Monitor LCD Supply Powered from a5-VRail\nVIN SW\nFBSUP\nDRVP\nFBP\nCPI\nVGH\nVCOMVI FDLY\nCOMP\nADJ\nDLY1\nDLY2100 nF\n2.2 nF\n22 pF\n10 nF\n10 nFDRVN\nFBN\nREFC7\n330 nF\nC3\n330 nF\nR3\n620 k\r\x03\nR4\n150 k\r\x03R2\n75 k\r\x03R1\n820 k\r\x03C2\n22 µF\nC14\n1 µFC15\n22 pF\nC16\n330 nF\nC4\n330 nF R5\n1 M\r\x03\nR6\n56 k\r\x03\nC5\n1 µFC1\n22 µFL1\n3.9 µH\nCTRL\nR8\n500 k\r\x03R7\n500 k\r\x03\nC6\n1 nFIN\nPGND GNDV(VGH)\n23 V, 20 mA\nV(VCOM)V(VS)\n13.5 V, 450 mAVI\n5 V\nV(VGL)\n±5 V, 20 mA\nV(VS)FLKC8\n220 nFD4\nD5D3D2\nC13\nC9\nC10\nC11\nC12\nGDD1\nR7\n510 k\r\x03\nR8\n100 k\r\x03C17\n220 nFC13\n1 µFQ1\nSi2343\nCopyright © 2016, Texas Instruments Incorporated\n34TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedSystem Examples (continued)\nFigure 36.Typical Isolation andShort Circuit Protection Switch forV(VS)Using Q1andGate Drive Signal\n(GD)\n35TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated9Power Supply Recommendations\nThe TPS65150 device isdesigned tooperate with input supplies from 1.8Vto6V.Like most integrated circuits,\ntheinput supply should bestable andfree ofnoise ifthedevice\'s fullperformance istobeachieved. Iftheinput\nislocated more than afewcentimeters away from thedevice, additional bulk capacitance may berequired. The\ninput capacitance shown intheapplication schematics inthisdata sheet issufficient fortypical applications.\n10Layout\n10.1 Layout Guidelines\nThe PCB layout isanimportant step inthepower supply design. Anincorrect layout could cause converter\ninstability, load regulation problems, noise, andEMI issues. Especially with aswitching DC-DC converter athigh\nload currents, too-thin PCB traces can cause significant voltage spikes. Good grounding isalso important. If\npossible, TIrecommends using acommon ground plane tominimize ground shifts between analog ground\n(GND) andpower ground (PGND). Additionally, thefollowing PCB design layout guidelines arerecommended for\ntheTPS65150 device:\n1.Boost converter output capacitor, input capacitor and Power ground (PGND) should form astar ground or\nshould bedirectly connected together onacommon power ground plane.\n2.Place theinput capacitor directly from theinput pin(VIN) toground.\n3.Use abold PCB trace toconnect SUP totheoutput Vs.\n4.Place asmall bypass capacitor from theSUP pintoground.\n5.Use short traces forthecharge-pump drive pins (DRVN, DRVP) ofVGH and VGL because these traces\ncarry switching currents.\n6.Place thecharge pump flying capacitors asclose aspossible totheDRVP and DRVN pin,avoiding ahigh\nvoltage spikes atthese pins.\n7.Place theSchottky diodes asclose aspossible tothedevice andtotheflying capacitors connected toDRVP\nandDRVN.\n8.Carefully route thecharge pump traces toavoid interference with other circuits because they carry high\nvoltage switching currents .\n9.Place theoutput capacitor oftheVCOM buffer asclose aspossible totheoutput pin(VCOM).\n10.Thethermal padmust besoldered tothePCB forcorrect thermal performance.\nV(VS)V(VGL)GND\nCOMPFB\nDLY1\nDLY2\nVIN\nSW\nSW\nPGND\nSUP\nVGH\nADJ\nCTRL FBPINVCOMFBN\nGND\nCPIVI\nDRVPREFFDLY\nGD\nGND\nGNDV(VGH)\nV(CPI)\nV(VCOM)\nVia to inner / bottom signal layerPGND DRVN\nThermal via to copper pour on inner / bottom signal layer\n36TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated10.2 Layout Example\nFigure 37.PCB Layout Example\n37TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n24X0.3\n0.22.45 0.1\n24X0.5\n0.31 MAX\n(0.2) TYP0.05\n0.00\n20X 0.52X\n2.52X 2.5A4.1\n3.9B\n4.1\n3.90.3\n0.20.5\n0.3VQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A 05/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSED\nTHERMAL PAD\n25 SYMM\nSYMM\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\n38TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n(0.2) TYP\nVIA20X (0.5)(3.8)\n(3.8)(2.45)\n(R0.05)\nTYP\n(0.975) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A 05/2017SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271).\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\non this view. It is recommended that vias under paste be filled, plugged or tented.25\nSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASK\nOPENING\nNON SOLDER MASK\nSOLDER MASK DETAILSDEFINED\n(PREFERRED)EXPOSED\nMETAL\n39TPS65150\nwww.ti.com SLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.08)\n(0.64)\nTYP(0.64) TYP\n(R0.05) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A 05/2017\nNOTES: (continued)\n6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.25\nSYMMMETAL\nTYP\nBASED ON 0.125 mm THICK STENCILSOLDER PASTE EXAMPLE\nEXPOSED PAD 25\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\n40TPS65150\nSLVS576B –SEPTEMBER 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: TPS65150Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated\n\n\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS65150PWP ACTIVE HTSSOP PWP 2460RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65150Samples\nTPS65150PWPG4 ACTIVE HTSSOP PWP 2460RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65150Samples\nTPS65150PWPR ACTIVE HTSSOP PWP 242000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65150Samples\nTPS65150RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65150Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS65150 :\n•Automotive : TPS65150-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 29-Dec-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS65150PWPR HTSSOP PWP 242000 330.0 16.46.958.31.68.016.0 Q1\nTPS65150RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 29-Dec-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS65150PWPR HTSSOP PWP 242000 350.0 350.0 43.0\nTPS65150RGER VQFN RGE 243000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 29-Dec-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS65150PWP PWP HTSSOP 24 60 530 10.2 3600 3.5\nTPS65150PWPG4 PWP HTSSOP 24 60 530 10.2 3600 3.5\nPack Materials-Page 3\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS65150PWPR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.8 V to 6 V
  - Boost Converter Output Voltage (V(VS)): Up to 15 V
  - Positive Charge Pump Output Voltage (V(VGH)): Up to 30 V
  - Negative Charge Pump Output Voltage (V(VGL)): -2 V

- **Current Ratings:**
  - Maximum Output Current for Boost Converter: 2 A
  - Maximum Output Current for VCOM Buffer: 1.2 A
  - Charge Pump Output Current: 20 mA (both V(VGH) and V(VGL))

- **Power Consumption:**
  - Supply Current (VIN, device not switching): 14 µA to 25 µA
  - Supply Current (SUP, device not switching): 1.9 mA to 3 mA
  - VCOM Buffer Supply Current: 750 µA to 1500 µA

- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 150 °C
  - Ambient Temperature: -40 °C to 85 °C

- **Package Type:**
  - HTSSOP-24 or VQFN-24

- **Special Features:**
  - Integrated VCOM Buffer
  - Adjustable Power-On Sequencing
  - Overvoltage Protection
  - Thermal Shutdown
  - Adjustable Fault Detection Timing
  - Virtual-Synchronous Converter Technology
  - Gate-Voltage Shaping for V(VGH)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The TPS65150 is a low input voltage, compact LCD bias IC designed to provide all necessary voltages for thin-film transistor (TFT) LCD displays. It integrates a boost converter, positive and negative charge pumps, and a VCOM buffer, making it suitable for applications requiring multiple voltage levels from a single input supply. The device is optimized for use in portable devices such as notebooks and monitors, where it can operate from a 2.5 V or 3.3 V input rail.

#### Typical Applications:
- **TFT LCD Displays for Notebooks:** Provides the necessary bias voltages for driving the LCD panel.
- **TFT LCD Displays for Monitors:** Supplies the required voltages for source and gate driver ICs in monitor applications.
- **Car Navigation Displays:** Offers a compact power supply solution for automotive display systems.

The TPS65150 is particularly useful in applications where space is limited and efficiency is critical, as it minimizes the need for external components while ensuring reliable operation across a range of input voltages and load conditions.