// Seed: 1786871560
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wand id_2
);
  wire id_4;
  assign module_1.type_6 = 0;
  wire id_5;
  generate
    assign id_2 = 1 * id_4(1);
  endgenerate
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    output wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply0 id_13
);
  logic [7:0] id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_7
  );
  wire id_16;
  assign id_15[1'b0][1] = id_6;
endmodule
