Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2014/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 0b75518d290e41949c78df8d8a6d8c9b --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SimpleAlarmTb_behav xil_defaultlib.SimpleAlarmTb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Xilinx2014/Workspace/SimpleAlarm/SimpleAlarm.srcs/sources_1/new/SimpleAlarm.v" Line 1. Module SimpleAlarm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx2014/Workspace/SimpleAlarm/SimpleAlarm.srcs/sources_1/new/SimpleAlarm.v" Line 1. Module SimpleAlarm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SimpleAlarm
Compiling module xil_defaultlib.SimpleAlarmTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SimpleAlarmTb_behav
