0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.sim/sim_edo/synth/func/xsim/cleverRst_tb_func_synth.vhd,1677873629,vhdl,,,,demux;fsm;project_reti_logiche;reg_in,,,,,,,,
C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sim_edo/tbedo2_CleverResets.vhd,1677871935,vhdl,,,,cleverrst_tb,,,,,,,,
