-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 21:13:06 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v15
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     342   85167      85173            0  0        ? 
    Design Total:                                    342   85167      85173            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_0a37945888dd1e74de5ead9499a92e0360eb()        96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_537fa58b3c62ba07ee98ed4139c27adf70e3()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3          10 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050         11           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          2           2 
    mgc_add(4,0,1,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(6,0,2,1,7)                                        6.000     0.000      6.000            5.000 0.975          1           0 
    mgc_add(6,0,6,0,6)                                        6.000     0.000      6.000            5.000 0.975          1           1 
    mgc_add(7,0,7,0,7)                                        7.000     0.000      7.000            6.000 0.990          1           1 
    mgc_add(8,0,8,0,8)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          2           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         147 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          60 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          20 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           2 
    mgc_and(6,2)                                              6.000     0.000      6.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           2 
    mgc_mul(7,0,7,0,7)                                      608.000     1.000      0.000            0.000 3.594          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0          56 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           3 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           1 
    mgc_mux(3,1,2)                                            3.000     0.000      3.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0           9 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux(6,1,2)                                            6.000     0.000      6.000            0.000 0.080          0           3 
    mgc_mux1hot(1,10)                                         4.134     0.000      4.134            0.000 1.500          0           1 
    mgc_mux1hot(1,11)                                         4.519     0.000      4.519            0.000 1.500          0           1 
    mgc_mux1hot(1,12)                                         4.903     0.000      4.903            0.000 1.500          0           1 
    mgc_mux1hot(1,13)                                         5.287     0.000      5.287            0.000 1.500          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           2 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           2 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(10,4)                                        18.303     0.000     18.303            0.000 1.500          0           1 
    mgc_mux1hot(10,8)                                        33.664     0.000     33.664            0.000 1.500          0           1 
    mgc_mux1hot(3,6)                                          7.795     0.000      7.795            0.000 1.500          0           1 
    mgc_mux1hot(4,13)                                        21.146     0.000     21.146            0.000 1.500          0           1 
    mgc_mux1hot(4,3)                                          5.785     0.000      5.785            0.000 0.550          0           1 
    mgc_mux1hot(4,4)                                          7.321     0.000      7.321            0.000 1.500          0           1 
    mgc_mux1hot(5,3)                                          7.232     0.000      7.232            0.000 0.550          0           1 
    mgc_mux1hot(6,15)                                        36.328     0.000     36.328            0.000 1.500          0           1 
    mgc_mux1hot(6,5)                                         13.286     0.000     13.286            0.000 1.500          0           1 
    mgc_mux1hot(7,3)                                         10.124     0.000     10.124            0.000 0.550          0           3 
    mgc_mux1hot(7,6)                                         18.189     0.000     18.189            0.000 1.500          0           1 
    mgc_mux1hot(8,3)                                         11.571     0.000     11.571            0.000 0.550          0           1 
    mgc_mux1hot(8,6)                                         20.787     0.000     20.787            0.000 1.500          0           1 
    mgc_mux1hot(9,3)                                         13.017     0.000     13.017            0.000 0.550          0           2 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           7 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          34 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_nor(3,2)                                              3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         136 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(6)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(7)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,11)                                              2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(1,12)                                              3.000     0.000      3.000            0.000 1.500          0           2 
    mgc_or(1,16)                                              3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          38 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          12 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(3,2)                                               3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_or(4,2)                                               4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(6,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(7,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(8,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,6)                                      5.197     0.000      5.197            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,9)                                      7.870     0.000      7.870            0.000 0.550          0           1 
    mgc_xor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         9655.423     3.000   1378.000          201.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   7976.5          18199.9          9678.4        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           7976.5 (100%)   18176.9 (100%)   9655.4 (100%) 
      MUX:                 0.0           1008.3   (6%)    693.0   (7%) 
      FUNC:             7976.5 (100%)   16884.6  (93%)   8529.4  (88%) 
      LOGIC:               0.0            284.0   (2%)    433.0   (4%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             23.0   (0%)     23.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             23.0 (100%)     23.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                       32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                  COMP_LOOP:twiddle_f#10.sva                            
                                                                                  COMP_LOOP:twiddle_f#11.sva                            
                                                                                  COMP_LOOP:twiddle_f#12.sva                            
                                                                                  COMP_LOOP:twiddle_f#13.sva                            
                                                                                  COMP_LOOP:twiddle_f#14.sva                            
                                                                                  COMP_LOOP:twiddle_f#15.sva                            
                                                                                  COMP_LOOP:twiddle_f#2.sva                             
                                                                                  COMP_LOOP:twiddle_f#3.sva                             
                                                                                  COMP_LOOP:twiddle_f#4.sva                             
                                                                                  COMP_LOOP:twiddle_f#5.sva                             
                                                                                  COMP_LOOP:twiddle_f#6.sva                             
                                                                                  COMP_LOOP:twiddle_f#7.sva                             
                                                                                  COMP_LOOP:twiddle_f#8.sva                             
                                                                                  COMP_LOOP:twiddle_f#9.sva                             
                                                                                  COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                    32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                  COMP_LOOP:twiddle_help#10.sva                         
                                                                                  COMP_LOOP:twiddle_help#11.sva                         
                                                                                  COMP_LOOP:twiddle_help#12.sva                         
                                                                                  COMP_LOOP:twiddle_help#13.sva                         
                                                                                  COMP_LOOP:twiddle_help#14.sva                         
                                                                                  COMP_LOOP:twiddle_help#15.sva                         
                                                                                  COMP_LOOP:twiddle_help#2.sva                          
                                                                                  COMP_LOOP:twiddle_help#3.sva                          
                                                                                  COMP_LOOP:twiddle_help#4.sva                          
                                                                                  COMP_LOOP:twiddle_help#5.sva                          
                                                                                  COMP_LOOP:twiddle_help#6.sva                          
                                                                                  COMP_LOOP:twiddle_help#7.sva                          
                                                                                  COMP_LOOP:twiddle_help#8.sva                          
                                                                                  COMP_LOOP:twiddle_help#9.sva                          
                                                                                  COMP_LOOP:twiddle_help.sva                            
    p.sva                                           32         Y           Y      p.sva                                                 
    twiddle:rsci.qb_d.bfwt                          32         Y           Y      twiddle:rsci.qb_d.bfwt                                
    twiddle_h:rsci.qb_d.bfwt                        32         Y           Y      twiddle_h:rsci.qb_d.bfwt                              
    vec:rsci.qa_d.bfwt(31:0)                        32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                       32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                       11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0)#1.sva#1                        11         Y           Y      VEC_LOOP:j(10:0)#1.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#10.sva#1                             
                                                                                  VEC_LOOP:j(10:0)#11.sva#1                             
                                                                                  VEC_LOOP:j(10:0)#12.sva#1                             
                                                                                  VEC_LOOP:j(10:0)#13.sva#1                             
                                                                                  VEC_LOOP:j(10:0)#14.sva#1                             
                                                                                  VEC_LOOP:j(10:0)#15.sva#1                             
                                                                                  VEC_LOOP:j(10:0)#2.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#3.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#4.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#5.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#6.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#7.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#8.sva#1                              
                                                                                  VEC_LOOP:j(10:0)#9.sva#1                              
                                                                                  VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva           10         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP:twiddle_f:mul.cse#10.sva              10         Y           Y      COMP_LOOP:twiddle_f:mul.cse#10.sva                    
                                                                                  COMP_LOOP:twiddle_f:mul.cse#12.sva                    
                                                                                  COMP_LOOP:twiddle_f:mul.cse#14.sva                    
                                                                                  COMP_LOOP:twiddle_f:mul.cse#2.sva                     
                                                                                  COMP_LOOP:twiddle_f:mul.cse#4.sva                     
                                                                                  COMP_LOOP:twiddle_f:mul.cse#6.sva                     
                                                                                  COMP_LOOP:twiddle_f:mul.cse#8.sva                     
                                                                                  COMP_LOOP:twiddle_f:mul.cse.sva                       
    VEC_LOOP:acc#1.cse#10.sva                       10         Y           Y      VEC_LOOP:acc#1.cse#10.sva                             
                                                                                  VEC_LOOP:acc#1.cse#12.sva                             
                                                                                  VEC_LOOP:acc#1.cse#14.sva                             
                                                                                  VEC_LOOP:acc#1.cse#2.sva                              
                                                                                  VEC_LOOP:acc#1.cse#4.sva                              
                                                                                  VEC_LOOP:acc#1.cse#6.sva                              
                                                                                  VEC_LOOP:acc#1.cse#8.sva                              
                                                                                  VEC_LOOP:acc#1.cse.sva                                
                                                                                  VEC_LOOP:j(10:0)#1.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0)#9.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0)#10.sva(9:0)                          
                                                                                  VEC_LOOP:j(10:0)#12.sva(9:0)                          
                                                                                  VEC_LOOP:j(10:0)#14.sva(9:0)                          
                                                                                  VEC_LOOP:j(10:0)#2.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0)#4.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0)#6.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0)#8.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0).sva(9:0)                             
                                                                                  VEC_LOOP:j(10:0)#11.sva(9:0)                          
                                                                                  VEC_LOOP:j(10:0)#13.sva(9:0)                          
                                                                                  VEC_LOOP:j(10:0)#15.sva(9:0)                          
                                                                                  VEC_LOOP:j(10:0)#3.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0)#5.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0)#7.sva(9:0)                           
    VEC_LOOP:acc#10.cse#1.sva                       10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                  VEC_LOOP:acc#10.cse#10.sva                            
                                                                                  VEC_LOOP:acc#10.cse#11.sva                            
                                                                                  VEC_LOOP:acc#10.cse#12.sva                            
                                                                                  VEC_LOOP:acc#10.cse#13.sva                            
                                                                                  VEC_LOOP:acc#10.cse#14.sva                            
                                                                                  VEC_LOOP:acc#10.cse#15.sva                            
                                                                                  VEC_LOOP:acc#10.cse#2.sva                             
                                                                                  VEC_LOOP:acc#10.cse#3.sva                             
                                                                                  VEC_LOOP:acc#10.cse#4.sva                             
                                                                                  VEC_LOOP:acc#10.cse#5.sva                             
                                                                                  VEC_LOOP:acc#10.cse#6.sva                             
                                                                                  VEC_LOOP:acc#10.cse#7.sva                             
                                                                                  VEC_LOOP:acc#10.cse#8.sva                             
                                                                                  VEC_LOOP:acc#10.cse#9.sva                             
                                                                                  VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-11:twiddle_f:mul.psp.sva               9         Y           Y      COMP_LOOP-11:twiddle_f:mul.psp.sva                    
                                                                                  COMP_LOOP-15:twiddle_f:mul.psp.sva                    
                                                                                  COMP_LOOP-3:twiddle_f:mul.psp.sva                     
                                                                                  COMP_LOOP-7:twiddle_f:mul.psp.sva                     
                                                                                  VEC_LOOP:acc#11.psp.sva                               
                                                                                  VEC_LOOP:acc#13.psp.sva                               
                                                                                  VEC_LOOP:acc#15.psp.sva                               
                                                                                  VEC_LOOP:acc#17.psp.sva                               
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva            9         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva            8         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-9:twiddle_f:lshift.itm                 7         Y           Y      COMP_LOOP-9:twiddle_f:lshift.itm                      
                                                                                  COMP_LOOP-9:twiddle_f:mul.psp.sva                     
                                                                                  VEC_LOOP:acc#14.psp.sva                               
    COMP_LOOP-13:twiddle_f:mul.psp.sva(5:0)          6         Y           Y      COMP_LOOP-13:twiddle_f:mul.psp.sva                    
                                                                                  COMP_LOOP-5:twiddle_f:mul.psp.sva                     
                                                                                  VEC_LOOP:acc#12.psp.sva                               
                                                                                  VEC_LOOP:acc#16.psp.sva                               
                                                                                  COMP_LOOP-1:twiddle_f:mul.psp.sva                     
                                                                                  VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP:k(10:4).sva(5:0)                       6         Y           Y      COMP_LOOP:k(10:4).sva(5:0)                            
    COMP_LOOP-1:twiddle_f:acc.cse.sva                4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                            4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-13:twiddle_f:mul.psp.sva(7:6)          2         Y           Y      COMP_LOOP-13:twiddle_f:mul.psp.sva                    
                                                                                  COMP_LOOP-5:twiddle_f:mul.psp.sva                     
                                                                                  VEC_LOOP:acc#12.psp.sva                               
                                                                                  VEC_LOOP:acc#16.psp.sva                               
                                                                                  COMP_LOOP-1:twiddle_f:mul.psp.sva                     
                                                                                  VEC_LOOP:acc.psp.sva                                  
    complete:rsci.bcwt                               1                            complete:rsci.bcwt                                    
    core.wten.reg                                    1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                      1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                             1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                               1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                           1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                       1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                         1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                           1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                    1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                               1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                         1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                                1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                              1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                    1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                  1                            vec:rsci.bcwt#1                                       
                                                                                                                                        
    Total:                                         358            351         343 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  8.615601
      Slack:      1.3843990000000002
      
      Path                                                                                 Startpoint                                                                         Endpoint                                                          Delay  Slack  
      ------------------------------------------------------------------------------------ ---------------------------------------------------------------------------------- ----------------------------------------------------------------- ------ ------
      1                                                                                    inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                8.6156 1.3844 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                            0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                           0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2              mgc_not_1                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                               0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                                          0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                         0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                                          0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                         0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                           0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                                           0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                      0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                            0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                                          0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                 0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                         0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                                 0.0000 8.6156 
                                                                                                                                                                                                                                                              
      2                                                                                    inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                8.6156 1.3844 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                mgc_reg_pos_1_0_0_1_1_1_1                                                                                                                            0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                                          0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                         0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                                          0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                         0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                           0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                                           0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                      0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                            0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                                          0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                 0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                         0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                                 0.0000 8.6156 
                                                                                                                                                                                                                                                              
      3                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1 7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#263                                                mgc_and_1_3                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#224                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                               mgc_or_1_4                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm                                                                                                                                                                                0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1                  mgc_reg_pos_6_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      4                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1 7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#274                                                mgc_and_1_3                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14                              mgc_or_1_2                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14.itm                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1                  mgc_reg_pos_6_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      5                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1 7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#277                                                mgc_and_1_4                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#238                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14                              mgc_or_1_2                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14.itm                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1                  mgc_reg_pos_6_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      6                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1 7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#272                                                mgc_and_1_4                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#233                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                               mgc_or_1_4                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm                                                                                                                                                                                0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1                  mgc_reg_pos_6_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      7                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#263                                                mgc_and_1_3                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#224                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                               mgc_or_1_4                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm                                                                                                                                                                                0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)                    mgc_reg_pos_2_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      8                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#266                                                mgc_and_1_3                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#227                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1                               mgc_or_1_4                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm                                                                                                                                                                                0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)                    mgc_reg_pos_2_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      9                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#274                                                mgc_and_1_3                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14                              mgc_or_1_2                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14.itm                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)                    mgc_reg_pos_2_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      10                                                                                   inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)   7.9625 2.0375 
                                                                                                                                                                                                                                                              
        Instance                                                                           Component                                                                                                                                            Delta  Delay  
        --------                                                                           ---------                                                                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45                                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236                                                mgc_not_1                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#236.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#94                                                 mgc_and_1_2                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#92                                                                                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#262                                                mgc_and_1_3                                                                                                                                          0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#223                                                                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/and#277                                                mgc_and_1_4                                                                                                                                          0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#238                                                                                                                                                                                                0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14                              mgc_or_1_2                                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14.itm                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71                           mgc_mux1hot_10_4                                                                                                                                     1.5000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#71.itm                                                                                                                                                                            0.0000 3.7000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg                          mgc_mul_10_0_10_0_10                                                                                                                                 3.7125 7.4125 
        inPlaceNTT_DIF_precomp:core/z.out#2                                                                                                                                                                                                     0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0)                                                                                                                                                                       0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm                                                                                                                                                                   0.0000 7.4125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                           mgc_mux1hot_8_3                                                                                                                                      0.5500 7.9625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rgt                                                                                                                                                                            0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6)                                                                                                                                                                  0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6).itm                                                                                                                                                              0.0000 7.9625 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)                    mgc_reg_pos_2_0_0_0_0_1_1                                                                                                                            0.0000 7.9625 
                                                                                                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                           Port                                              Slack (Delay) Messages 
      -------------------------------------------------------------------------------------------------- ----------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                     VEC_LOOP:if:nor.itm                              8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                     not#376.itm                                      8.7400  1.2600          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                   and#29.rmff                                      8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                 and#96.rmff                                      8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                and#118.itm                                      6.6750  3.3250          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                          and#122.itm                                      8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                         mux#55.rmff                                      2.0944  7.9056          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                       and#125.rmff                                     7.4550  2.5450          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                 STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                8.2700  1.7300          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                 p:rsci.idat                                     10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                              run:rsci.ivld.mxwt                               9.6000  0.4000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                             z.out                                            7.5550  2.4450          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:4).sva(5:0))                                        COMP_LOOP:k:COMP_LOOP:k:and.itm                  6.2600  3.7400          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                 COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1          2.4225  7.5775          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                         COMP_LOOP-1:twiddle_f:acc.cse.sva#1              7.5550  2.4450          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift)                                      COMP_LOOP:twiddle_f:mux1h#23.itm                 3.4575  6.5425          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                           COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm  2.5075  7.4925          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)                                    slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(7-6).itm   2.0375  7.9625          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1                                  slc(COMP_LOOP:twiddle_f:mux1h#29.rgt)(5-0).itm   2.0375  7.9625          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                 z.out#6                                          3.3675  6.6325          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)                                    COMP_LOOP:twiddle_f:mux1h#35.itm                 2.0375  7.9625          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                          twiddle_h:rsci.qb_d.mxwt                         7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                             twiddle:rsci.qb_d.mxwt                           7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                    VEC_LOOP:and.itm                                 6.1350  3.8650          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0)#1)                                                z.out#3                                          5.6500  4.3500          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                   VEC_LOOP:mux1h#12.itm                            3.1300  6.8700          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)                                 COMP_LOOP:twiddle_f:slc(z.out#6)(7-0).itm        9.1300  0.8700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                if:nor.itm                                       6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                           run:rsci.ivld                                    9.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                        VEC_LOOP:nor.itm                                 6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                      VEC_LOOP:nor#2.itm                               6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm           7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm            7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)            COMP_LOOP:twiddle_f:nor.itm                      6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)       twiddle:rsci.qb_d                                7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)      COMP_LOOP:twiddle_help:nor.itm                   6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt) twiddle_h:rsci.qb_d                              7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                 if:nor#3.itm                                     6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                 not#1.itm                                        8.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                             run:rsc.rdy                                      9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adra                                     2.6300  7.3700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.da                                       7.7700  2.2300          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.wea                                      6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adrb                                     2.6300  7.3700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.db                                       7.7700  2.2300          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.web                                      6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.triosy.lz                                9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             p:rsc.triosy.lz                                  9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             r:rsc.triosy.lz                                  9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.adrb                                 5.8000  4.2000          
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.triosy.lz                            9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.adrb                               5.8000  4.2000          
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.triosy.lz                          9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             complete:rsc.vld                                 9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     1 
    -                                                         7     1 
    -                                                         6     1 
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        11     2 
    -                                                        10    10 
    and                                                               
    -                                                         6     1 
    -                                                         2     2 
    -                                                        10     1 
    -                                                         1   229 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         9     1 
    -                                                         6     1 
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_0a37945888dd1e74de5ead9499a92e0360eb                   
    -                                                        32     1 
    modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374                   
    -                                                        32     1 
    mul                                                               
    -                                                         7     1 
    -                                                        10     2 
    mult_537fa58b3c62ba07ee98ed4139c27adf70e3                         
    -                                                        32     1 
    mux                                                               
    -                                                         6     3 
    -                                                         4     2 
    -                                                        32     9 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        10     3 
    -                                                         1    56 
    mux1h                                                             
    -                                                         9     2 
    -                                                         8     2 
    -                                                         7     4 
    -                                                         6     2 
    -                                                         5     1 
    -                                                         4     3 
    -                                                         3     1 
    -                                                        10     2 
    -                                                         1    10 
    nand                                                              
    -                                                         1    11 
    nor                                                               
    -                                                         3     1 
    -                                                         1    56 
    not                                                               
    -                                                         8     1 
    -                                                         7     1 
    -                                                         6     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        10     2 
    -                                                         1   136 
    or                                                                
    -                                                         4     1 
    -                                                         3     1 
    -                                                         1    87 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         8     1 
    -                                                         7     1 
    -                                                         6     2 
    -                                                         4     2 
    -                                                        32     7 
    -                                                         2     1 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1    17 
    xor                                                               
    -                                                         1     1 
    
  End of Report
