

================================================================
== Vivado HLS Report for 'aes_mix_columns84142_2'
================================================================
* Date:           Sun Dec 12 23:30:49 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  497|  497|  497|  497|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  496|  496|       124|          -|          -|     4|    no    |
        | + Loop 1.1  |  120|  120|        30|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%multiplication_V_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %multiplication_V_offset)"   --->   Operation 35 'read' 'multiplication_V_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%constant_matrix_V_of = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %constant_matrix_V_offset)"   --->   Operation 36 'read' 'constant_matrix_V_of' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %constant_matrix_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %multiplication_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %constant_matrix_V_of to i64" [AES-XTS/main.cpp:105]   --->   Operation 39 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i31 %multiplication_V_off to i64" [AES-XTS/main.cpp:105]   --->   Operation 40 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:96]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%column_index_0 = phi i3 [ 0, %0 ], [ %column_index, %.loopexit.loopexit ]"   --->   Operation 42 'phi' 'column_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.13ns)   --->   "%icmp_ln96 = icmp eq i3 %column_index_0, -4" [AES-XTS/main.cpp:96]   --->   Operation 43 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%column_index = add i3 %column_index_0, 1" [AES-XTS/main.cpp:96]   --->   Operation 45 'add' 'column_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %3, label %arrayctor.loop.preheader" [AES-XTS/main.cpp:96]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %column_index_0 to i64" [AES-XTS/main.cpp:99]   --->   Operation 47 'zext' 'zext_ln99' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln99" [AES-XTS/main.cpp:99]   --->   Operation 48 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.96ns)   --->   "%xor_ln180 = xor i3 %column_index_0, -4" [AES-XTS/main.cpp:100]   --->   Operation 49 'xor' 'xor_ln180' <Predicate = (!icmp_ln96)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180_20 = zext i3 %xor_ln180 to i64" [AES-XTS/main.cpp:100]   --->   Operation 50 'zext' 'zext_ln180_20' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_5 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_20" [AES-XTS/main.cpp:100]   --->   Operation 51 'getelementptr' 'state_matrix_V_addr_5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:99]   --->   Operation 52 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln96)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:100]   --->   Operation 53 'load' 'state_matrix_V_load_1' <Predicate = (!icmp_ln96)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:113]   --->   Operation 54 'ret' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %column_index_0)" [AES-XTS/main.cpp:101]   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_6 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp" [AES-XTS/main.cpp:101]   --->   Operation 56 'getelementptr' 'state_matrix_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i3 %xor_ln180 to i4" [AES-XTS/main.cpp:102]   --->   Operation 57 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln180_21 = zext i4 %sext_ln180 to i64" [AES-XTS/main.cpp:102]   --->   Operation 58 'zext' 'zext_ln180_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_7 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_21" [AES-XTS/main.cpp:102]   --->   Operation 59 'getelementptr' 'state_matrix_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:99]   --->   Operation 60 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:100]   --->   Operation 61 'load' 'state_matrix_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2" [AES-XTS/main.cpp:101]   --->   Operation 62 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2" [AES-XTS/main.cpp:102]   --->   Operation 63 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %column_index_0 to i6" [AES-XTS/main.cpp:99]   --->   Operation 64 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2" [AES-XTS/main.cpp:101]   --->   Operation 65 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2" [AES-XTS/main.cpp:102]   --->   Operation 66 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i16 %state_matrix_V_load to i18" [AES-XTS/main.cpp:106]   --->   Operation 67 'sext' 'sext_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln544_1 = sext i16 %state_matrix_V_load_1 to i18" [AES-XTS/main.cpp:107]   --->   Operation 68 'sext' 'sext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln544_2 = sext i16 %state_matrix_V_load_2 to i18" [AES-XTS/main.cpp:108]   --->   Operation 69 'sext' 'sext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i16 %state_matrix_V_load_3 to i18" [AES-XTS/main.cpp:103]   --->   Operation 70 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:103]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.45>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %arrayctor.loop.preheader ], [ %row_index, %2 ]"   --->   Operation 72 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln103 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:103]   --->   Operation 73 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 74 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:103]   --->   Operation 75 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %.loopexit.loopexit, label %2" [AES-XTS/main.cpp:103]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:105]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln180_22 = zext i5 %tmp_s to i6" [AES-XTS/main.cpp:105]   --->   Operation 78 'zext' 'zext_ln180_22' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180_22, %zext_ln180" [AES-XTS/main.cpp:105]   --->   Operation 79 'add' 'add_ln180' <Predicate = (!icmp_ln103)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.96ns)   --->   "%xor_ln544 = xor i3 %row_index_0, -4" [AES-XTS/main.cpp:105]   --->   Operation 80 'xor' 'xor_ln544' <Predicate = (!icmp_ln103)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %xor_ln544, i2 0)" [AES-XTS/main.cpp:105]   --->   Operation 81 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln544_3 = sext i5 %tmp_1 to i64" [AES-XTS/main.cpp:105]   --->   Operation 82 'sext' 'sext_ln544_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %xor_ln544, i1 false)" [AES-XTS/main.cpp:105]   --->   Operation 83 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln544_4 = sext i4 %tmp_2 to i63" [AES-XTS/main.cpp:105]   --->   Operation 84 'sext' 'sext_ln544_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i63 %sext_ln544_4 to i64" [AES-XTS/main.cpp:105]   --->   Operation 85 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (3.49ns)   --->   "%add_ln544 = add i64 %zext_ln544, %zext_ln544_1" [AES-XTS/main.cpp:105]   --->   Operation 86 'add' 'add_ln544' <Predicate = (!icmp_ln103)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad = getelementptr i16* %constant_matrix_V, i64 %add_ln544" [AES-XTS/main.cpp:105]   --->   Operation 87 'getelementptr' 'constant_matrix_V_ad' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_1)   --->   "%or_ln544 = or i64 %sext_ln544_3, 1" [AES-XTS/main.cpp:106]   --->   Operation 88 'or' 'or_ln544' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_1)   --->   "%tmp_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %or_ln544, i32 1, i32 63)" [AES-XTS/main.cpp:106]   --->   Operation 89 'partselect' 'tmp_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_1)   --->   "%zext_ln544_2 = zext i63 %tmp_4 to i64" [AES-XTS/main.cpp:106]   --->   Operation 90 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (3.49ns) (out node of the LUT)   --->   "%add_ln544_1 = add i64 %zext_ln544, %zext_ln544_2" [AES-XTS/main.cpp:106]   --->   Operation 91 'add' 'add_ln544_1' <Predicate = (!icmp_ln103)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad_1 = getelementptr i16* %constant_matrix_V, i64 %add_ln544_1" [AES-XTS/main.cpp:106]   --->   Operation 92 'getelementptr' 'constant_matrix_V_ad_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_2)   --->   "%or_ln544_1 = or i64 %sext_ln544_3, 2" [AES-XTS/main.cpp:107]   --->   Operation 93 'or' 'or_ln544_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_2)   --->   "%tmp_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %or_ln544_1, i32 1, i32 63)" [AES-XTS/main.cpp:107]   --->   Operation 94 'partselect' 'tmp_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_2)   --->   "%zext_ln544_3 = zext i63 %tmp_5 to i64" [AES-XTS/main.cpp:107]   --->   Operation 95 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.49ns) (out node of the LUT)   --->   "%add_ln544_2 = add i64 %zext_ln544, %zext_ln544_3" [AES-XTS/main.cpp:107]   --->   Operation 96 'add' 'add_ln544_2' <Predicate = (!icmp_ln103)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad_2 = getelementptr i16* %constant_matrix_V, i64 %add_ln544_2" [AES-XTS/main.cpp:107]   --->   Operation 97 'getelementptr' 'constant_matrix_V_ad_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_3)   --->   "%or_ln544_2 = or i64 %sext_ln544_3, 3" [AES-XTS/main.cpp:108]   --->   Operation 98 'or' 'or_ln544_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_3)   --->   "%tmp_6 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %or_ln544_2, i32 1, i32 63)" [AES-XTS/main.cpp:108]   --->   Operation 99 'partselect' 'tmp_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_3)   --->   "%zext_ln544_4 = zext i63 %tmp_6 to i64" [AES-XTS/main.cpp:108]   --->   Operation 100 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (3.49ns) (out node of the LUT)   --->   "%add_ln544_3 = add i64 %zext_ln544, %zext_ln544_4" [AES-XTS/main.cpp:108]   --->   Operation 101 'add' 'add_ln544_3' <Predicate = (!icmp_ln103)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad_3 = getelementptr i16* %constant_matrix_V, i64 %add_ln544_3" [AES-XTS/main.cpp:108]   --->   Operation 102 'getelementptr' 'constant_matrix_V_ad_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 103 'br' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 104 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 104 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 105 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 105 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 106 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 106 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 107 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 107 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 108 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 108 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 109 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 109 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 110 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 110 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 111 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_4 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad)" [AES-XTS/main.cpp:105]   --->   Operation 111 'read' 'constant_matrix_V_ad_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln78 = shl i16 %constant_matrix_V_ad_4, 8" [AES-XTS/main.cpp:105]   --->   Operation 112 'shl' 'shl_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i16 %shl_ln78 to i18" [AES-XTS/main.cpp:105]   --->   Operation 113 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (2.07ns)   --->   "%add_ln78 = add i18 %zext_ln78_1, %sext_ln544" [AES-XTS/main.cpp:105]   --->   Operation 114 'add' 'add_ln78' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln78, i32 1, i32 17)" [AES-XTS/main.cpp:105]   --->   Operation 115 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i17 %tmp_3 to i63" [AES-XTS/main.cpp:105]   --->   Operation 116 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i63 %sext_ln78 to i64" [AES-XTS/main.cpp:105]   --->   Operation 117 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (3.49ns)   --->   "%add_ln78_2 = add i64 %zext_ln78, %zext_ln78_2" [AES-XTS/main.cpp:105]   --->   Operation 118 'add' 'add_ln78_2' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%multiplication_V_add = getelementptr i16* %multiplication_V, i64 %add_ln78_2" [AES-XTS/main.cpp:105]   --->   Operation 119 'getelementptr' 'multiplication_V_add' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_1, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 120 'readreq' 'constant_matrix_V_lo_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 121 [7/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 121 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 122 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_1, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 122 'readreq' 'constant_matrix_V_lo_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 123 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_2, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 123 'readreq' 'constant_matrix_V_lo_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 124 [6/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 124 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 125 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_1, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 125 'readreq' 'constant_matrix_V_lo_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 126 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_2, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 126 'readreq' 'constant_matrix_V_lo_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 127 [5/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 127 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 128 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_1, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 128 'readreq' 'constant_matrix_V_lo_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 129 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_2, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 129 'readreq' 'constant_matrix_V_lo_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 130 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_3, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 130 'readreq' 'constant_matrix_V_lo_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 131 [4/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 131 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 132 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_1, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 132 'readreq' 'constant_matrix_V_lo_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 133 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_2, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 133 'readreq' 'constant_matrix_V_lo_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 134 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_3, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 134 'readreq' 'constant_matrix_V_lo_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 135 [3/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 135 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 136 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_1, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 136 'readreq' 'constant_matrix_V_lo_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 137 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_2, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 137 'readreq' 'constant_matrix_V_lo_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 138 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_3, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 138 'readreq' 'constant_matrix_V_lo_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 139 [2/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 139 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 140 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_1, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 140 'readreq' 'constant_matrix_V_lo_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 141 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_2, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 141 'readreq' 'constant_matrix_V_lo_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 142 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_3, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 142 'readreq' 'constant_matrix_V_lo_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 143 [1/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 143 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 144 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_2, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 144 'readreq' 'constant_matrix_V_lo_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 145 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_3, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 145 'readreq' 'constant_matrix_V_lo_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 146 [1/1] (8.75ns)   --->   "%multiplication_V_add_1 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add)" [AES-XTS/main.cpp:105]   --->   Operation 146 'read' 'multiplication_V_add_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 147 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_5 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_1)" [AES-XTS/main.cpp:106]   --->   Operation 147 'read' 'constant_matrix_V_ad_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %constant_matrix_V_ad_5, i32 8, i32 15)" [AES-XTS/main.cpp:106]   --->   Operation 148 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_3, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 149 'readreq' 'constant_matrix_V_lo_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_8, i8 0)" [AES-XTS/main.cpp:106]   --->   Operation 150 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln719_1 = zext i16 %tmp_9 to i18" [AES-XTS/main.cpp:106]   --->   Operation 151 'zext' 'zext_ln719_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (2.07ns)   --->   "%add_ln719 = add i18 %zext_ln719_1, %sext_ln544_1" [AES-XTS/main.cpp:106]   --->   Operation 152 'add' 'add_ln719' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_10 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719, i32 1, i32 17)" [AES-XTS/main.cpp:106]   --->   Operation 153 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln719 = sext i17 %tmp_10 to i63" [AES-XTS/main.cpp:106]   --->   Operation 154 'sext' 'sext_ln719' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln719_2 = zext i63 %sext_ln719 to i64" [AES-XTS/main.cpp:106]   --->   Operation 155 'zext' 'zext_ln719_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (3.49ns)   --->   "%add_ln719_1 = add i64 %zext_ln78, %zext_ln719_2" [AES-XTS/main.cpp:106]   --->   Operation 156 'add' 'add_ln719_1' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%multiplication_V_add_2 = getelementptr i16* %multiplication_V, i64 %add_ln719_1" [AES-XTS/main.cpp:106]   --->   Operation 157 'getelementptr' 'multiplication_V_add_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_6 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_2)" [AES-XTS/main.cpp:107]   --->   Operation 158 'read' 'constant_matrix_V_ad_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 159 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_3, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 159 'readreq' 'constant_matrix_V_lo_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 160 [7/7] (8.75ns)   --->   "%multiplication_V_loa_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_2, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 160 'readreq' 'multiplication_V_loa_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln719 = shl i16 %constant_matrix_V_ad_6, 8" [AES-XTS/main.cpp:107]   --->   Operation 161 'shl' 'shl_ln719' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln719_3 = zext i16 %shl_ln719 to i18" [AES-XTS/main.cpp:107]   --->   Operation 162 'zext' 'zext_ln719_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (2.07ns)   --->   "%add_ln719_2 = add i18 %zext_ln719_3, %sext_ln544_2" [AES-XTS/main.cpp:107]   --->   Operation 163 'add' 'add_ln719_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_12 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719_2, i32 1, i32 17)" [AES-XTS/main.cpp:107]   --->   Operation 164 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln719_1 = sext i17 %tmp_12 to i63" [AES-XTS/main.cpp:107]   --->   Operation 165 'sext' 'sext_ln719_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln719_4 = zext i63 %sext_ln719_1 to i64" [AES-XTS/main.cpp:107]   --->   Operation 166 'zext' 'zext_ln719_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (3.49ns)   --->   "%add_ln719_3 = add i64 %zext_ln78, %zext_ln719_4" [AES-XTS/main.cpp:107]   --->   Operation 167 'add' 'add_ln719_3' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%multiplication_V_add_4 = getelementptr i16* %multiplication_V, i64 %add_ln719_3" [AES-XTS/main.cpp:107]   --->   Operation 168 'getelementptr' 'multiplication_V_add_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_7 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_3)" [AES-XTS/main.cpp:108]   --->   Operation 169 'read' 'constant_matrix_V_ad_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %constant_matrix_V_ad_7, i32 8, i32 15)" [AES-XTS/main.cpp:108]   --->   Operation 170 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 171 [6/7] (8.75ns)   --->   "%multiplication_V_loa_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_2, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 171 'readreq' 'multiplication_V_loa_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 172 [7/7] (8.75ns)   --->   "%multiplication_V_loa_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_4, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 172 'readreq' 'multiplication_V_loa_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_15 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_14, i8 0)" [AES-XTS/main.cpp:108]   --->   Operation 173 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln719_5 = zext i16 %tmp_15 to i18" [AES-XTS/main.cpp:108]   --->   Operation 174 'zext' 'zext_ln719_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (2.07ns)   --->   "%add_ln719_4 = add i18 %zext_ln719_5, %sext_ln103" [AES-XTS/main.cpp:108]   --->   Operation 175 'add' 'add_ln719_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_16 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719_4, i32 1, i32 17)" [AES-XTS/main.cpp:108]   --->   Operation 176 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln719_2 = sext i17 %tmp_16 to i63" [AES-XTS/main.cpp:108]   --->   Operation 177 'sext' 'sext_ln719_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln719_6 = zext i63 %sext_ln719_2 to i64" [AES-XTS/main.cpp:108]   --->   Operation 178 'zext' 'zext_ln719_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (3.49ns)   --->   "%add_ln719_5 = add i64 %zext_ln78, %zext_ln719_6" [AES-XTS/main.cpp:108]   --->   Operation 179 'add' 'add_ln719_5' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%multiplication_V_add_6 = getelementptr i16* %multiplication_V, i64 %add_ln719_5" [AES-XTS/main.cpp:108]   --->   Operation 180 'getelementptr' 'multiplication_V_add_6' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 181 [5/7] (8.75ns)   --->   "%multiplication_V_loa_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_2, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 181 'readreq' 'multiplication_V_loa_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 182 [6/7] (8.75ns)   --->   "%multiplication_V_loa_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_4, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 182 'readreq' 'multiplication_V_loa_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 183 [7/7] (8.75ns)   --->   "%multiplication_V_loa_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_6, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 183 'readreq' 'multiplication_V_loa_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 184 [4/7] (8.75ns)   --->   "%multiplication_V_loa_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_2, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 184 'readreq' 'multiplication_V_loa_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 185 [5/7] (8.75ns)   --->   "%multiplication_V_loa_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_4, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 185 'readreq' 'multiplication_V_loa_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 186 [6/7] (8.75ns)   --->   "%multiplication_V_loa_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_6, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 186 'readreq' 'multiplication_V_loa_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 187 [3/7] (8.75ns)   --->   "%multiplication_V_loa_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_2, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 187 'readreq' 'multiplication_V_loa_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 188 [4/7] (8.75ns)   --->   "%multiplication_V_loa_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_4, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 188 'readreq' 'multiplication_V_loa_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 189 [5/7] (8.75ns)   --->   "%multiplication_V_loa_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_6, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 189 'readreq' 'multiplication_V_loa_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 190 [2/7] (8.75ns)   --->   "%multiplication_V_loa_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_2, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 190 'readreq' 'multiplication_V_loa_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 191 [3/7] (8.75ns)   --->   "%multiplication_V_loa_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_4, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 191 'readreq' 'multiplication_V_loa_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 192 [4/7] (8.75ns)   --->   "%multiplication_V_loa_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_6, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 192 'readreq' 'multiplication_V_loa_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 193 [1/7] (8.75ns)   --->   "%multiplication_V_loa_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_2, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 193 'readreq' 'multiplication_V_loa_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 194 [2/7] (8.75ns)   --->   "%multiplication_V_loa_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_4, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 194 'readreq' 'multiplication_V_loa_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 195 [3/7] (8.75ns)   --->   "%multiplication_V_loa_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_6, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 195 'readreq' 'multiplication_V_loa_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 196 [1/1] (8.75ns)   --->   "%multiplication_V_add_3 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_2)" [AES-XTS/main.cpp:106]   --->   Operation 196 'read' 'multiplication_V_add_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 197 [1/7] (8.75ns)   --->   "%multiplication_V_loa_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_4, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 197 'readreq' 'multiplication_V_loa_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 198 [2/7] (8.75ns)   --->   "%multiplication_V_loa_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_6, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 198 'readreq' 'multiplication_V_loa_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 199 [1/1] (2.07ns)   --->   "%add_ln78_3 = add i16 %state_matrix_V_load, %shl_ln78" [AES-XTS/main.cpp:105]   --->   Operation 199 'add' 'add_ln78_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%empty_38 = trunc i16 %add_ln78_3 to i1" [AES-XTS/main.cpp:105]   --->   Operation 200 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_38, i3 0)" [AES-XTS/main.cpp:105]   --->   Operation 201 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_28 = zext i4 %tmp_7 to i16" [AES-XTS/main.cpp:105]   --->   Operation 202 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%lshr_ln78 = lshr i16 %multiplication_V_add_1, %tmp_28" [AES-XTS/main.cpp:105]   --->   Operation 203 'lshr' 'lshr_ln78' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%trunc_ln78 = trunc i16 %lshr_ln78 to i8" [AES-XTS/main.cpp:105]   --->   Operation 204 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (2.07ns)   --->   "%add_ln719_6 = add i16 %state_matrix_V_load_1, %tmp_9" [AES-XTS/main.cpp:106]   --->   Operation 205 'add' 'add_ln719_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%empty_39 = trunc i16 %add_ln719_6 to i1" [AES-XTS/main.cpp:106]   --->   Operation 206 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_39, i3 0)" [AES-XTS/main.cpp:106]   --->   Operation 207 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_33 = zext i4 %tmp_11 to i16" [AES-XTS/main.cpp:106]   --->   Operation 208 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%lshr_ln719 = lshr i16 %multiplication_V_add_3, %tmp_33" [AES-XTS/main.cpp:106]   --->   Operation 209 'lshr' 'lshr_ln719' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%trunc_ln719 = trunc i16 %lshr_ln719 to i8" [AES-XTS/main.cpp:106]   --->   Operation 210 'trunc' 'trunc_ln719' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (8.75ns)   --->   "%multiplication_V_add_5 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_4)" [AES-XTS/main.cpp:107]   --->   Operation 211 'read' 'multiplication_V_add_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 212 [1/7] (8.75ns)   --->   "%multiplication_V_loa_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_6, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 212 'readreq' 'multiplication_V_loa_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 213 [1/1] (3.98ns) (out node of the LUT)   --->   "%xor_ln719 = xor i8 %trunc_ln719, %trunc_ln78" [AES-XTS/main.cpp:108]   --->   Operation 213 'xor' 'xor_ln719' <Predicate = true> <Delay = 3.98> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 214 [1/1] (8.75ns)   --->   "%multiplication_V_add_7 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_6)" [AES-XTS/main.cpp:108]   --->   Operation 214 'read' 'multiplication_V_add_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.38>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln180_23 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:105]   --->   Operation 215 'zext' 'zext_ln180_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_8 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_23" [AES-XTS/main.cpp:105]   --->   Operation 216 'getelementptr' 'state_matrix_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln719_7 = add i16 %state_matrix_V_load_2, %shl_ln719" [AES-XTS/main.cpp:107]   --->   Operation 217 'add' 'add_ln719_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%empty_40 = trunc i16 %add_ln719_7 to i1" [AES-XTS/main.cpp:107]   --->   Operation 218 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_40, i3 0)" [AES-XTS/main.cpp:107]   --->   Operation 219 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_38 = zext i4 %tmp_13 to i16" [AES-XTS/main.cpp:107]   --->   Operation 220 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%lshr_ln719_1 = lshr i16 %multiplication_V_add_5, %tmp_38" [AES-XTS/main.cpp:107]   --->   Operation 221 'lshr' 'lshr_ln719_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%trunc_ln719_1 = trunc i16 %lshr_ln719_1 to i8" [AES-XTS/main.cpp:107]   --->   Operation 222 'trunc' 'trunc_ln719_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 223 [1/1] (2.07ns)   --->   "%add_ln719_8 = add i16 %state_matrix_V_load_3, %tmp_15" [AES-XTS/main.cpp:108]   --->   Operation 223 'add' 'add_ln719_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%empty_41 = trunc i16 %add_ln719_8 to i1" [AES-XTS/main.cpp:108]   --->   Operation 224 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_41, i3 0)" [AES-XTS/main.cpp:108]   --->   Operation 225 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_43 = zext i4 %tmp_17 to i16" [AES-XTS/main.cpp:108]   --->   Operation 226 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%lshr_ln719_2 = lshr i16 %multiplication_V_add_7, %tmp_43" [AES-XTS/main.cpp:108]   --->   Operation 227 'lshr' 'lshr_ln719_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%trunc_ln719_2 = trunc i16 %lshr_ln719_2 to i8" [AES-XTS/main.cpp:108]   --->   Operation 228 'trunc' 'trunc_ln719_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%xor_ln719_1 = xor i8 %trunc_ln719_1, %trunc_ln719_2" [AES-XTS/main.cpp:108]   --->   Operation 229 'xor' 'xor_ln719_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 230 [1/1] (3.98ns) (out node of the LUT)   --->   "%xor_ln719_2 = xor i8 %xor_ln719_1, %xor_ln719" [AES-XTS/main.cpp:108]   --->   Operation 230 'xor' 'xor_ln719_2' <Predicate = true> <Delay = 3.98> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i8 %xor_ln719_2 to i16" [AES-XTS/main.cpp:108]   --->   Operation 231 'zext' 'zext_ln719' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 232 [1/1] (2.32ns)   --->   "store i16 %zext_ln719, i16* %state_matrix_V_addr_8, align 2" [AES-XTS/main.cpp:108]   --->   Operation 232 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:103]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('column_index') with incoming values : ('column_index', AES-XTS/main.cpp:96) [14]  (1.77 ns)

 <State 2>: 3.29ns
The critical path consists of the following:
	'phi' operation ('column_index') with incoming values : ('column_index', AES-XTS/main.cpp:96) [14]  (0 ns)
	'xor' operation ('xor_ln180', AES-XTS/main.cpp:100) [23]  (0.965 ns)
	'getelementptr' operation ('state_matrix_V_addr_5', AES-XTS/main.cpp:100) [25]  (0 ns)
	'load' operation ('state_matrix_V_load_1', AES-XTS/main.cpp:100) on array 'state_matrix_V' [32]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_matrix_V_addr_6', AES-XTS/main.cpp:101) [27]  (0 ns)
	'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:101) on array 'state_matrix_V' [33]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:101) on array 'state_matrix_V' [33]  (2.32 ns)

 <State 5>: 4.46ns
The critical path consists of the following:
	'phi' operation ('row_index') with incoming values : ('row_index', AES-XTS/main.cpp:103) [41]  (0 ns)
	'xor' operation ('xor_ln544', AES-XTS/main.cpp:105) [52]  (0.965 ns)
	'add' operation ('add_ln544', AES-XTS/main.cpp:105) [58]  (3.49 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [75]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [75]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [75]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [75]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [75]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [75]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [75]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [76]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:106) [93]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [89]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [89]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [89]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [89]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [89]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [89]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [89]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:105) [90]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'constant_matrix_V' (AES-XTS/main.cpp:107) [113]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [108]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [108]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [108]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [108]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [108]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [108]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [108]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:106) [109]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:107) [127]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:108) [146]  (8.75 ns)

 <State 34>: 8.39ns
The critical path consists of the following:
	'add' operation ('add_ln719_7', AES-XTS/main.cpp:107) [116]  (2.08 ns)
	'lshr' operation ('lshr_ln719_1', AES-XTS/main.cpp:107) [128]  (0 ns)
	'xor' operation ('xor_ln719_1', AES-XTS/main.cpp:108) [150]  (0 ns)
	'xor' operation ('xor_ln719_2', AES-XTS/main.cpp:108) [151]  (3.99 ns)
	'store' operation ('store_ln108', AES-XTS/main.cpp:108) of variable 'zext_ln719', AES-XTS/main.cpp:108 on array 'state_matrix_V' [153]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
