Analysis & Synthesis report for Relogio
Mon Oct 07 22:42:54 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Oct 07 22:42:54 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Relogio                                     ;
; Top-level Entity Name              ; Relogio                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Relogio            ; Relogio            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 07 22:42:40 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/ula.vhd
    Info (12022): Found design unit 1: ula-Arch File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd Line: 35
    Info (12023): Found entity 1: ula File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/uc.vhd
    Info (12022): Found design unit 1: uc-Arch File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd Line: 44
    Info (12023): Found entity 1: uc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/somador.vhd
    Info (12022): Found design unit 1: somador-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd Line: 20
    Info (12023): Found entity 1: somador File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/relogio.vhd
    Info (12022): Found design unit 1: relogio-estrutural File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd Line: 30
    Info (12023): Found entity 1: relogio File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/pc.vhd
    Info (12022): Found design unit 1: pc-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd Line: 18
    Info (12023): Found entity 1: pc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd Line: 5
Warning (12090): Entity "mux" obtained from "../Relogio_Quartus/mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/mux.vhd
    Info (12022): Found design unit 1: mux-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd Line: 22
    Info (12023): Found entity 1: mux File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/leds.vhd
    Info (12023): Found entity 1: leds File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/flipflop.vhd
    Info (12022): Found design unit 1: Reg_FlipFlop-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd Line: 13
    Info (12023): Found entity 1: Reg_FlipFlop File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd Line: 4
Info (12021): Found 4 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/divisorgenerico.vhd
    Info (12022): Found design unit 1: divisorGenerico-divPor2 File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd Line: 16
    Info (12022): Found design unit 2: divisorGenerico-divPotenciaDe2 File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd Line: 31
    Info (12022): Found design unit 3: divisorGenerico-divInteiro File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd Line: 46
    Info (12023): Found entity 1: divisorGenerico File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/display7seg.vhd
    Info (12023): Found entity 1: display7Seg File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/decoder.vhd
    Info (12022): Found design unit 1: decoder-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd Line: 23
    Info (12023): Found entity 1: decoder File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd Line: 5
Critical Warning (12048): Ignored duplicate design unit "relogio-estrutural" in file ../Relogio_Quartus/Relogio.vhd File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/cpu.vhd
    Info (12022): Found design unit 1: relogio-estrutural File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd Line: 20
    Info (12023): Found entity 1: cpu File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/conversorhex7segdisplay.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd Line: 18
    Info (12023): Found entity 1: conversorHex7Seg File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/chaves.vhd
    Info (12023): Found entity 1: chaves File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/bancodregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd Line: 27
    Info (12023): Found entity 1: bancoRegistradores File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd Line: 7
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodRegistradores.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file bancodregistradores.vhd
Error (10430): VHDL Primary Unit Declaration error at chaves.vhd(4): primary unit "chaves" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/chaves.vhd Line: 4
Error (10784): HDL error at chaves.vhd(4): see declaration for object "chaves" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file chaves.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/conversorHex7SegDisplay.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file conversorhex7segdisplay.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/CPU.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file cpu.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/display7Seg.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file display7seg.vhd
Error (10430): VHDL Primary Unit Declaration error at divisorGenerico.vhd(5): primary unit "divisorGenerico" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/divisorGenerico.vhd Line: 5
Error (10784): HDL error at divisorGenerico.vhd(5): see declaration for object "divisorGenerico" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file divisorgenerico.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/flipflop.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file flipflop.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/leds.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file leds.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/mux.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file mux.vhd
Error (10430): VHDL Primary Unit Declaration error at pc.vhd(5): primary unit "pc" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/pc.vhd Line: 5
Error (10784): HDL error at pc.vhd(5): see declaration for object "pc" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file pc.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/somador.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file somador.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/ula.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file ula.vhd
Info (15248): File "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/UC.vhd" is a duplicate of already analyzed file "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file uc.vhd
Error (10430): VHDL Primary Unit Declaration error at Relogio.vhd(4): primary unit "relogio" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/Relogio.vhd Line: 4
Error (10784): HDL error at Relogio.vhd(4): see declaration for object "relogio" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file relogio.vhd
Error (10430): VHDL Primary Unit Declaration error at decoder.vhd(5): primary unit "decoder" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/decoder.vhd Line: 5
Error (10784): HDL error at decoder.vhd(5): see declaration for object "decoder" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file decoder.vhd
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: romMif-initFileROM File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/rom.vhd Line: 19
    Info (12023): Found entity 1: romMif File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/rom.vhd Line: 5
Error (10430): VHDL Primary Unit Declaration error at BancodeRegistradores.vhd(7): primary unit "bancoRegistradores" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodeRegistradores.vhd Line: 7
Error (10784): HDL error at BancodRegistradores.vhd(7): see declaration for object "bancoRegistradores" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file bancoderegistradores.vhd
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings
    Error: Peak virtual memory: 4783 megabytes
    Error: Processing ended: Mon Oct 07 22:42:54 2019
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:30


