// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_boundary_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_7_x019_dout,
        fifo_B_B_IO_L2_in_7_x019_empty_n,
        fifo_B_B_IO_L2_in_7_x019_read,
        fifo_B_PE_0_7_x0155_din,
        fifo_B_PE_0_7_x0155_full_n,
        fifo_B_PE_0_7_x0155_write
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_B_B_IO_L2_in_7_x019_dout;
input   fifo_B_B_IO_L2_in_7_x019_empty_n;
output   fifo_B_B_IO_L2_in_7_x019_read;
output  [511:0] fifo_B_PE_0_7_x0155_din;
input   fifo_B_PE_0_7_x0155_full_n;
output   fifo_B_PE_0_7_x0155_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_7_x019_read;
reg[511:0] fifo_B_PE_0_7_x0155_din;
reg fifo_B_PE_0_7_x0155_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_7_x019_blk_n;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state11;
reg    fifo_B_PE_0_7_x0155_blk_n;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln890_1371_fu_426_p2;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln890_1370_fu_454_p2;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln890_1364_fu_483_p2;
wire   [511:0] local_B_ping_V_0_q0;
reg   [511:0] reg_323;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state15;
wire   [4:0] add_ln691_fu_328_p2;
reg   [4:0] add_ln691_reg_489;
wire    ap_CS_fsm_state2;
wire   [4:0] add_ln691_1493_fu_340_p2;
reg   [4:0] add_ln691_1493_reg_497;
wire    ap_CS_fsm_state3;
wire   [5:0] add_ln691_1496_fu_352_p2;
reg   [5:0] add_ln691_1496_reg_505;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln691_1495_fu_364_p2;
reg   [3:0] add_ln691_1495_reg_513;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln890_198_fu_370_p1;
reg   [63:0] zext_ln890_198_reg_518;
wire   [3:0] add_ln691_1499_fu_380_p2;
reg   [3:0] add_ln691_1499_reg_526;
wire    ap_CS_fsm_state7;
reg   [0:0] arb_2_reg_223;
reg   [0:0] intra_trans_en_4_reg_210;
wire   [0:0] icmp_ln890_1369_fu_391_p2;
wire   [3:0] add_ln691_1497_fu_397_p2;
reg   [3:0] add_ln691_1497_reg_539;
wire   [0:0] icmp_ln890_1368_fu_408_p2;
wire   [0:0] arb_fu_414_p2;
wire   [3:0] add_ln691_1500_fu_420_p2;
reg    ap_block_state9;
wire   [3:0] add_ln691_1494_fu_432_p2;
reg   [3:0] add_ln691_1494_reg_565;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln890_197_fu_438_p1;
reg   [63:0] zext_ln890_197_reg_570;
wire   [511:0] local_B_pong_V_0_q0;
reg   [511:0] local_B_pong_V_0_load_reg_578;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln691_1498_fu_448_p2;
reg    ap_block_state13;
wire   [3:0] add_ln691_1491_fu_460_p2;
reg   [3:0] add_ln691_1491_reg_591;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln890_1362_fu_471_p2;
wire   [3:0] add_ln691_1492_fu_477_p2;
reg    ap_block_state16;
reg   [2:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [2:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [4:0] c0_V_reg_150;
wire   [0:0] icmp_ln890_1363_fu_346_p2;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_161;
reg   [4:0] c1_V_reg_175;
wire   [0:0] icmp_ln890_1365_fu_358_p2;
wire   [0:0] icmp_ln890_fu_334_p2;
reg   [0:0] intra_trans_en_3_reg_186;
reg   [5:0] c2_V_reg_199;
wire   [0:0] ap_phi_mux_arb_2_phi_fu_227_p4;
reg   [3:0] c4_V_16_reg_235;
reg   [3:0] c6_V_4_reg_246;
wire   [0:0] icmp_ln890_1367_fu_374_p2;
reg   [3:0] c6_V_3_reg_257;
wire   [0:0] icmp_ln890_1366_fu_442_p2;
reg   [3:0] c7_V_4_reg_268;
reg   [3:0] c4_V_reg_279;
reg   [3:0] c7_V_3_reg_290;
reg   [3:0] c6_V_reg_301;
reg   [3:0] c7_V_reg_312;
wire   [63:0] zext_ln890_200_fu_386_p1;
wire   [63:0] zext_ln890_199_fu_403_p1;
wire   [63:0] zext_ln890_fu_466_p1;
reg   [15:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
end

top_B_IO_L2_in_boundary_x0_local_B_ping_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_7_x019_dout),
    .q0(local_B_ping_V_0_q0)
);

top_B_IO_L2_in_boundary_x0_local_B_ping_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_7_x019_dout),
    .q0(local_B_pong_V_0_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1362_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_4_reg_210 == 1'd0) | ((icmp_ln890_1368_fu_408_p2 == 1'd1) & (arb_2_reg_223 == 1'd1))) | ((icmp_ln890_1369_fu_391_p2 == 1'd1) & (arb_2_reg_223 == 1'd0))))) begin
        arb_2_reg_223 <= arb_fu_414_p2;
    end else if (((icmp_ln890_1363_fu_346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        arb_2_reg_223 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_150 <= 5'd0;
    end else if (((icmp_ln890_1363_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_150 <= add_ln691_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_334_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_175 <= 5'd0;
    end else if (((icmp_ln890_1365_fu_358_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_175 <= add_ln691_1493_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_4_reg_210 == 1'd0) | ((icmp_ln890_1368_fu_408_p2 == 1'd1) & (arb_2_reg_223 == 1'd1))) | ((icmp_ln890_1369_fu_391_p2 == 1'd1) & (arb_2_reg_223 == 1'd0))))) begin
        c2_V_reg_199 <= add_ln691_1496_reg_505;
    end else if (((icmp_ln890_1363_fu_346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c2_V_reg_199 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_2_phi_fu_227_p4 == 1'd0) & (icmp_ln890_1365_fu_358_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_16_reg_235 <= 4'd0;
    end else if (((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_16_reg_235 <= add_ln691_1495_reg_513;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_2_phi_fu_227_p4 == 1'd1) & (icmp_ln890_1365_fu_358_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_reg_279 <= 4'd0;
    end else if (((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        c4_V_reg_279 <= add_ln691_1494_reg_565;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1366_fu_442_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (intra_trans_en_4_reg_210 == 1'd1))) begin
        c6_V_3_reg_257 <= 4'd0;
    end else if ((~((icmp_ln890_1370_fu_454_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1370_fu_454_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_3_reg_257 <= add_ln691_1497_reg_539;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1367_fu_374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (intra_trans_en_4_reg_210 == 1'd1))) begin
        c6_V_4_reg_246 <= 4'd0;
    end else if ((~((icmp_ln890_1371_fu_426_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1371_fu_426_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        c6_V_4_reg_246 <= add_ln691_1499_reg_526;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_334_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c6_V_reg_301 <= 4'd0;
    end else if ((~((icmp_ln890_1364_fu_483_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1364_fu_483_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c6_V_reg_301 <= add_ln691_1491_reg_591;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c7_V_3_reg_290 <= 4'd0;
    end else if ((~((icmp_ln890_1370_fu_454_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1370_fu_454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        c7_V_3_reg_290 <= add_ln691_1498_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c7_V_4_reg_268 <= 4'd0;
    end else if ((~((icmp_ln890_1371_fu_426_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1371_fu_426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        c7_V_4_reg_268 <= add_ln691_1500_fu_420_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        c7_V_reg_312 <= 4'd0;
    end else if ((~((icmp_ln890_1364_fu_483_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1364_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        c7_V_reg_312 <= add_ln691_1492_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_334_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_3_reg_186 <= intra_trans_en_reg_161;
    end else if (((icmp_ln890_1365_fu_358_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_3_reg_186 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_4_reg_210 == 1'd0) | ((icmp_ln890_1368_fu_408_p2 == 1'd1) & (arb_2_reg_223 == 1'd1))) | ((icmp_ln890_1369_fu_391_p2 == 1'd1) & (arb_2_reg_223 == 1'd0))))) begin
        intra_trans_en_4_reg_210 <= 1'd1;
    end else if (((icmp_ln890_1363_fu_346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        intra_trans_en_4_reg_210 <= intra_trans_en_3_reg_186;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_161 <= 1'd0;
    end else if (((icmp_ln890_1363_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        intra_trans_en_reg_161 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_1491_reg_591 <= add_ln691_1491_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1493_reg_497 <= add_ln691_1493_fu_340_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_1494_reg_565 <= add_ln691_1494_fu_432_p2;
        zext_ln890_197_reg_570[3 : 0] <= zext_ln890_197_fu_438_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1495_reg_513 <= add_ln691_1495_fu_364_p2;
        zext_ln890_198_reg_518[3 : 0] <= zext_ln890_198_fu_370_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_1496_reg_505 <= add_ln691_1496_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (intra_trans_en_4_reg_210 == 1'd1) & (arb_2_reg_223 == 1'd1))) begin
        add_ln691_1497_reg_539 <= add_ln691_1497_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (intra_trans_en_4_reg_210 == 1'd1) & (arb_2_reg_223 == 1'd0))) begin
        add_ln691_1499_reg_526 <= add_ln691_1499_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_489 <= add_ln691_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        local_B_pong_V_0_load_reg_578 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_323 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1362_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1362_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        fifo_B_B_IO_L2_in_7_x019_blk_n = fifo_B_B_IO_L2_in_7_x019_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_7_x019_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_B_B_IO_L2_in_7_x019_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_7_x019_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln890_1364_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln890_1370_fu_454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln890_1371_fu_426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        fifo_B_PE_0_7_x0155_blk_n = fifo_B_PE_0_7_x0155_full_n;
    end else begin
        fifo_B_PE_0_7_x0155_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln890_1370_fu_454_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1370_fu_454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_B_PE_0_7_x0155_din = local_B_pong_V_0_load_reg_578;
    end else if (((~((icmp_ln890_1364_fu_483_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1364_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)) | (~((icmp_ln890_1371_fu_426_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1371_fu_426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        fifo_B_PE_0_7_x0155_din = reg_323;
    end else begin
        fifo_B_PE_0_7_x0155_din = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln890_1364_fu_483_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1364_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)) | (~((icmp_ln890_1370_fu_454_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1370_fu_454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | (~((icmp_ln890_1371_fu_426_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1371_fu_426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        fifo_B_PE_0_7_x0155_write = 1'b1;
    end else begin
        fifo_B_PE_0_7_x0155_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_466_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        local_B_ping_V_0_address0 = zext_ln890_197_reg_570;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        local_B_ping_V_0_address0 = zext_ln890_200_fu_386_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | ((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        local_B_pong_V_0_address0 = zext_ln890_199_fu_403_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_198_reg_518;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_334_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_1363_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_1365_fu_358_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_2_phi_fu_227_p4 == 1'd1) & (icmp_ln890_1365_fu_358_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1367_fu_374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_4_reg_210 == 1'd0) | ((icmp_ln890_1368_fu_408_p2 == 1'd1) & (arb_2_reg_223 == 1'd1))) | ((icmp_ln890_1369_fu_391_p2 == 1'd1) & (arb_2_reg_223 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_1368_fu_408_p2 == 1'd0) & (intra_trans_en_4_reg_210 == 1'd1) & (arb_2_reg_223 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((icmp_ln890_1371_fu_426_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1371_fu_426_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((icmp_ln890_1371_fu_426_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1371_fu_426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1366_fu_442_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((fifo_B_B_IO_L2_in_7_x019_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if ((~((icmp_ln890_1370_fu_454_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1370_fu_454_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((icmp_ln890_1370_fu_454_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1370_fu_454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_1362_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if ((~((icmp_ln890_1364_fu_483_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1364_fu_483_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~((icmp_ln890_1364_fu_483_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0)) & (icmp_ln890_1364_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_1491_fu_460_p2 = (c6_V_reg_301 + 4'd1);

assign add_ln691_1492_fu_477_p2 = (c7_V_reg_312 + 4'd1);

assign add_ln691_1493_fu_340_p2 = (c1_V_reg_175 + 5'd1);

assign add_ln691_1494_fu_432_p2 = (c4_V_reg_279 + 4'd1);

assign add_ln691_1495_fu_364_p2 = (c4_V_16_reg_235 + 4'd1);

assign add_ln691_1496_fu_352_p2 = (c2_V_reg_199 + 6'd1);

assign add_ln691_1497_fu_397_p2 = (c6_V_3_reg_257 + 4'd1);

assign add_ln691_1498_fu_448_p2 = (c7_V_3_reg_290 + 4'd1);

assign add_ln691_1499_fu_380_p2 = (c6_V_4_reg_246 + 4'd1);

assign add_ln691_1500_fu_420_p2 = (c7_V_4_reg_268 + 4'd1);

assign add_ln691_fu_328_p2 = (c0_V_reg_150 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((icmp_ln890_1370_fu_454_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((icmp_ln890_1364_fu_483_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((icmp_ln890_1371_fu_426_p2 == 1'd0) & (fifo_B_PE_0_7_x0155_full_n == 1'b0));
end

assign ap_phi_mux_arb_2_phi_fu_227_p4 = arb_2_reg_223;

assign arb_fu_414_p2 = (arb_2_reg_223 ^ 1'd1);

assign icmp_ln890_1362_fu_471_p2 = ((c6_V_reg_301 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1363_fu_346_p2 = ((c1_V_reg_175 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1364_fu_483_p2 = ((c7_V_reg_312 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1365_fu_358_p2 = ((c2_V_reg_199 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1366_fu_442_p2 = ((c4_V_reg_279 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1367_fu_374_p2 = ((c4_V_16_reg_235 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1368_fu_408_p2 = ((c6_V_3_reg_257 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1369_fu_391_p2 = ((c6_V_4_reg_246 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1370_fu_454_p2 = ((c7_V_3_reg_290 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1371_fu_426_p2 = ((c7_V_4_reg_268 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_334_p2 = ((c0_V_reg_150 == 5'd16) ? 1'b1 : 1'b0);

assign zext_ln890_197_fu_438_p1 = c4_V_reg_279;

assign zext_ln890_198_fu_370_p1 = c4_V_16_reg_235;

assign zext_ln890_199_fu_403_p1 = c6_V_3_reg_257;

assign zext_ln890_200_fu_386_p1 = c6_V_4_reg_246;

assign zext_ln890_fu_466_p1 = c6_V_reg_301;

always @ (posedge ap_clk) begin
    zext_ln890_198_reg_518[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln890_197_reg_570[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_B_IO_L2_in_boundary_x0
