Flow report for AD7864Drv
Mon Oct 04 23:36:20 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. EDA Netlist Writer Summary
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log
  9. Flow Messages
 10. Flow Suppressed Messages



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Mon Oct 04 23:36:20 2021 ;
; Revision Name             ; AD7864Drv                             ;
; Top-level Entity Name     ; basicfunctions                        ;
; Family                    ; Cyclone                               ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------+--------------------------------------------------+
; Flow Status               ; Successful - Mon Oct 04 23:36:20 2021            ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name             ; AD7864Drv                                        ;
; Top-level Entity Name     ; basicfunctions                                   ;
; Family                    ; Cyclone                                          ;
; Device                    ; EP1C3T100C8                                      ;
; Timing Models             ; Final                                            ;
; Total logic elements      ; 125 / 2,910 ( 4 % )                              ;
; Total pins                ; 41 / 65 ( 63 % )                                 ;
; Total virtual pins        ; 0                                                ;
; Total memory bits         ; 0 / 59,904 ( 0 % )                               ;
; Total PLLs                ; 1 / 1 ( 100 % )                                  ;
+---------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/04/2021 23:35:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; AD7864Drv           ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                            ;
+---------------------------------------------------+---------------------------------+---------------+----------------+----------------------+
; Assignment Name                                   ; Value                           ; Default Value ; Entity Name    ; Section Id           ;
+---------------------------------------------------+---------------------------------+---------------+----------------+----------------------+
; COMPILER_SIGNATURE_ID                             ; 145851865909192.163340135014308 ; --            ; --             ; --                   ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                    ; Speed                           ; Balanced      ; --             ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                   ; Design Compiler                 ; <None>        ; --             ; --                   ;
; EDA_DESIGN_INSTANCE_NAME                          ; NA                              ; --            ; --             ; mytestbench          ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; On                              ; --            ; --             ; eda_simulation       ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT ; On                              ; --            ; --             ; eda_simulation       ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT        ; On                              ; --            ; --             ; eda_simulation       ;
; EDA_INPUT_DATA_FORMAT                             ; Verilog Hdl                     ; --            ; --             ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME                                ; Vdd                             ; --            ; --             ; eda_design_synthesis ;
; EDA_LMF_FILE                                      ; altsyn.lmf                      ; --            ; --             ; eda_design_synthesis ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH              ; mytestbench                     ; --            ; --             ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT                            ; Verilog Hdl                     ; --            ; --             ; eda_simulation       ;
; EDA_RUN_TOOL_AUTOMATICALLY                        ; Off                             ; --            ; --             ; eda_simulation       ;
; EDA_SIMULATION_TOOL                               ; ModelSim-Altera (Verilog)       ; <None>        ; --             ; --                   ;
; EDA_TEST_BENCH_ENABLE_STATUS                      ; TEST_BENCH_MODE                 ; --            ; --             ; eda_simulation       ;
; EDA_TEST_BENCH_FILE                               ; testbench.v                     ; --            ; --             ; mytestbench          ;
; EDA_TEST_BENCH_MODULE_NAME                        ; mytestbench                     ; --            ; --             ; mytestbench          ;
; EDA_TEST_BENCH_NAME                               ; mytestbench                     ; --            ; --             ; eda_simulation       ;
; EDA_TIME_SCALE                                    ; 10 ps                           ; --            ; --             ; eda_simulation       ;
; IP_TOOL_NAME                                      ; ALTPLL                          ; --            ; --             ; --                   ;
; IP_TOOL_NAME                                      ; LPM_COUNTER                     ; --            ; --             ; --                   ;
; IP_TOOL_VERSION                                   ; 13.0                            ; --            ; --             ; --                   ;
; IP_TOOL_VERSION                                   ; 13.0                            ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll.bsf                         ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll_inst.v                      ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll_bb.v                        ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll.ppf                         ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll_syn.v                       ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0.bsf                ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0_inst.v             ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0_bb.v               ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0_syn.v              ; --            ; --             ; --                   ;
; PARTITION_COLOR                                   ; 16764057                        ; --            ; basicfunctions ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; PLACEMENT_AND_ROUTING           ; --            ; basicfunctions ; Top                  ;
; PARTITION_NETLIST_TYPE                            ; SOURCE                          ; --            ; basicfunctions ; Top                  ;
; PROJECT_OUTPUT_DIRECTORY                          ; output_files                    ; --            ; --             ; --                   ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                     ; Off                             ; --            ; --             ; --                   ;
; TOP_LEVEL_ENTITY                                  ; basicfunctions                  ; AD7864Drv     ; --             ; --                   ;
+---------------------------------------------------+---------------------------------+---------------+----------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:04     ; 1.0                     ; 4565 MB             ; 00:00:03                           ;
; Fitter                    ; 00:00:06     ; 1.0                     ; 4941 MB             ; 00:00:05                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 4520 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4537 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:09     ; 1.0                     ; 4511 MB             ; 00:00:05                           ;
; Total                     ; 00:00:23     ; --                      ; --                  ; 00:00:16                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off AD7864Drv -c AD7864Drv
quartus_fit --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv
quartus_asm --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv
quartus_sta AD7864Drv -c AD7864Drv
quartus_eda --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv



