
Cansat_final_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b148  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000704  0800b2e8  0800b2e8  0001b2e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9ec  0800b9ec  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9ec  0800b9ec  0001b9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9f4  0800b9f4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9f4  0800b9f4  0001b9f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9f8  0800b9f8  0001b9f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b9fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004618  200001e8  0800bbe0  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004800  0800bbe0  00024800  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019be5  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035dd  00000000  00000000  00039df9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  0003d3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e8  00000000  00000000  0003e900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a245  00000000  00000000  0003fce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019699  00000000  00000000  00059f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c033  00000000  00000000  000735c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010f5f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b80  00000000  00000000  0010f64c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b2d0 	.word	0x0800b2d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800b2d0 	.word	0x0800b2d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c30:	f000 b9aa 	b.w	8000f88 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f83c 	bl	8000cb8 <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__aeabi_d2lz>:
 8000c4c:	b538      	push	{r3, r4, r5, lr}
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2300      	movs	r3, #0
 8000c52:	4604      	mov	r4, r0
 8000c54:	460d      	mov	r5, r1
 8000c56:	f7ff ff49 	bl	8000aec <__aeabi_dcmplt>
 8000c5a:	b928      	cbnz	r0, 8000c68 <__aeabi_d2lz+0x1c>
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	4629      	mov	r1, r5
 8000c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c64:	f000 b80a 	b.w	8000c7c <__aeabi_d2ulz>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c6e:	f000 f805 	bl	8000c7c <__aeabi_d2ulz>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop

08000c7c <__aeabi_d2ulz>:
 8000c7c:	b5d0      	push	{r4, r6, r7, lr}
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <__aeabi_d2ulz+0x34>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fcbf 	bl	8000608 <__aeabi_dmul>
 8000c8a:	f7ff ff57 	bl	8000b3c <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc40 	bl	8000514 <__aeabi_ui2d>
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <__aeabi_d2ulz+0x38>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	f7ff fcb6 	bl	8000608 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff faf8 	bl	8000298 <__aeabi_dsub>
 8000ca8:	f7ff ff48 	bl	8000b3c <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <Init>:
	 * et elle configure ce dernier pour qu'il réalise des mesures en continu.
	 * @param p_hi2c1 Pointeur vers une structure I2C qui contient l'information de configuration pour un i2c particulier
	 * @retval None
	 */
void Init(I2C_HandleTypeDef* p_hi2c1)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af04      	add	r7, sp, #16
 8000f92:	6078      	str	r0, [r7, #4]

	uint8_t buff[6];
	buff[0] = 0x80;
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD,  PWR_MGMT_1,  1, &buff[0], 1, 10);
 8000f98:	230a      	movs	r3, #10
 8000f9a:	9302      	str	r3, [sp, #8]
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	f107 0308 	add.w	r3, r7, #8
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	226b      	movs	r2, #107	; 0x6b
 8000faa:	21d0      	movs	r1, #208	; 0xd0
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f002 f8b7 	bl	8003120 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8000fb2:	2064      	movs	r0, #100	; 0x64
 8000fb4:	f001 f916 	bl	80021e4 <HAL_Delay>
	buff[0] = 0x1;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD, PWR_MGMT_1,  1, &buff[0], 1, 10);
 8000fbc:	230a      	movs	r3, #10
 8000fbe:	9302      	str	r3, [sp, #8]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	9301      	str	r3, [sp, #4]
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	226b      	movs	r2, #107	; 0x6b
 8000fce:	21d0      	movs	r1, #208	; 0xd0
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f002 f8a5 	bl	8003120 <HAL_I2C_Mem_Write>


	/********* changement de la sensibilité de l'accélérometre  00=2g 01=4g 10=8g 11=16g *********/
	HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD,  ACCEL_CONFIG,  1, &buff[0], 1, 10);
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	9302      	str	r3, [sp, #8]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	221c      	movs	r2, #28
 8000fe8:	21d0      	movs	r1, #208	; 0xd0
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f002 f992 	bl	8003314 <HAL_I2C_Mem_Read>

	//Pour mettre 00
	buff[0] =(buff[0] & (0b11100111)) ;
 8000ff0:	7a3b      	ldrb	r3, [r7, #8]
 8000ff2:	f023 0318 	bic.w	r3, r3, #24
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	723b      	strb	r3, [r7, #8]
	//buff[0] =(buff[0] & (0b11110111)) ;
	//buff[0] =(buff[0] | (0b00010000)) ;
	//Pour mettre 11
	//buff[0] =(buff[0] | (0b00011000)) ;

	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD,  ACCEL_CONFIG,  1, &buff[0], 1, 10);
 8000ffa:	230a      	movs	r3, #10
 8000ffc:	9302      	str	r3, [sp, #8]
 8000ffe:	2301      	movs	r3, #1
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2301      	movs	r3, #1
 800100a:	221c      	movs	r2, #28
 800100c:	21d0      	movs	r1, #208	; 0xd0
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f002 f886 	bl	8003120 <HAL_I2C_Mem_Write>


	buff[0]=0x2; // Bypass pour activer le magnétomètre
 8001014:	2302      	movs	r3, #2
 8001016:	723b      	strb	r3, [r7, #8]
		  if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,INT_PIN_CFG,1,&buff[0],1,10)!=HAL_OK){
 8001018:	230a      	movs	r3, #10
 800101a:	9302      	str	r3, [sp, #8]
 800101c:	2301      	movs	r3, #1
 800101e:	9301      	str	r3, [sp, #4]
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2301      	movs	r3, #1
 8001028:	2237      	movs	r2, #55	; 0x37
 800102a:	21d0      	movs	r1, #208	; 0xd0
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f002 f877 	bl	8003120 <HAL_I2C_Mem_Write>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d004      	beq.n	8001042 <Init+0xb6>
			  printf("probleme activation magnetometre --> fct Init \r\n");
 8001038:	4851      	ldr	r0, [pc, #324]	; (8001180 <Init+0x1f4>)
 800103a:	f007 fbb7 	bl	80087ac <puts>
		  	  Error_Handler();
 800103e:	f000 fd65 	bl	8001b0c <Error_Handler>
		  }
	buff[0]=0x16; // configuration mesure en continu du magnétomètre
 8001042:	2316      	movs	r3, #22
 8001044:	723b      	strb	r3, [r7, #8]
		 	  if(HAL_I2C_Mem_Write(p_hi2c1,MAGNETO_ADD,AK8963_CNTL,1,&buff[0],1,10)!=HAL_OK){
 8001046:	230a      	movs	r3, #10
 8001048:	9302      	str	r3, [sp, #8]
 800104a:	2301      	movs	r3, #1
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2301      	movs	r3, #1
 8001056:	220a      	movs	r2, #10
 8001058:	2118      	movs	r1, #24
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f002 f860 	bl	8003120 <HAL_I2C_Mem_Write>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d004      	beq.n	8001070 <Init+0xe4>
		 		  printf("probleme configuration mesure magnetometre --> fct Init \r\n");
 8001066:	4847      	ldr	r0, [pc, #284]	; (8001184 <Init+0x1f8>)
 8001068:	f007 fba0 	bl	80087ac <puts>
		 	  	  Error_Handler();
 800106c:	f000 fd4e 	bl	8001b0c <Error_Handler>

		 	  }

	/********** Réglage de la bande passante **********/

	buff[0]=0x3;
 8001070:	2303      	movs	r3, #3
 8001072:	723b      	strb	r3, [r7, #8]
	if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,CONFIG,1,&buff[0],1,10)!=HAL_OK){
 8001074:	230a      	movs	r3, #10
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2301      	movs	r3, #1
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	f107 0308 	add.w	r3, r7, #8
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	221a      	movs	r2, #26
 8001086:	21d0      	movs	r1, #208	; 0xd0
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f002 f849 	bl	8003120 <HAL_I2C_Mem_Write>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d004      	beq.n	800109e <Init+0x112>
		printf("probleme bande passante --> fct Init \r\n");
 8001094:	483c      	ldr	r0, [pc, #240]	; (8001188 <Init+0x1fc>)
 8001096:	f007 fb89 	bl	80087ac <puts>
		Error_Handler();
 800109a:	f000 fd37 	bl	8001b0c <Error_Handler>
			Error_Handler();
		}
*/

	// bande passante à 250Hz : FCHOICE = 11 => FCHOICE_b = 00, DLPF_CFG = 000
		HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD,  GYRO_CONFIG,  1, &buff[0], 1, 10);
 800109e:	230a      	movs	r3, #10
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2301      	movs	r3, #1
 80010ae:	221b      	movs	r2, #27
 80010b0:	21d0      	movs	r1, #208	; 0xd0
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f002 f92e 	bl	8003314 <HAL_I2C_Mem_Read>
		//Pour mettre 00 dans FCHOICE_b
		buff[0] =(buff[0] & (0b11111100)) ;
 80010b8:	7a3b      	ldrb	r3, [r7, #8]
 80010ba:	f023 0303 	bic.w	r3, r3, #3
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	723b      	strb	r3, [r7, #8]
		if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,GYRO_CONFIG,1,&buff[0],1,10)!=HAL_OK){
 80010c2:	230a      	movs	r3, #10
 80010c4:	9302      	str	r3, [sp, #8]
 80010c6:	2301      	movs	r3, #1
 80010c8:	9301      	str	r3, [sp, #4]
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	221b      	movs	r2, #27
 80010d4:	21d0      	movs	r1, #208	; 0xd0
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f002 f822 	bl	8003120 <HAL_I2C_Mem_Write>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <Init+0x15a>
				Error_Handler(); }
 80010e2:	f000 fd13 	bl	8001b0c <Error_Handler>
		//Pour mettre 000 dans DLPF_CFG
		HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD, CONFIG,  1, &buff[0], 1, 10);
 80010e6:	230a      	movs	r3, #10
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	2301      	movs	r3, #1
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	f107 0308 	add.w	r3, r7, #8
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2301      	movs	r3, #1
 80010f6:	221a      	movs	r2, #26
 80010f8:	21d0      	movs	r1, #208	; 0xd0
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f002 f90a 	bl	8003314 <HAL_I2C_Mem_Read>
		buff[0] =(buff[0] & (0b11111000)) ;
 8001100:	7a3b      	ldrb	r3, [r7, #8]
 8001102:	f023 0307 	bic.w	r3, r3, #7
 8001106:	b2db      	uxtb	r3, r3
 8001108:	723b      	strb	r3, [r7, #8]
		if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,CONFIG,1,&buff[0],1,10)!=HAL_OK){
 800110a:	230a      	movs	r3, #10
 800110c:	9302      	str	r3, [sp, #8]
 800110e:	2301      	movs	r3, #1
 8001110:	9301      	str	r3, [sp, #4]
 8001112:	f107 0308 	add.w	r3, r7, #8
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2301      	movs	r3, #1
 800111a:	221a      	movs	r2, #26
 800111c:	21d0      	movs	r1, #208	; 0xd0
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f001 fffe 	bl	8003120 <HAL_I2C_Mem_Write>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <Init+0x1a2>
				Error_Handler();
 800112a:	f000 fcef 	bl	8001b0c <Error_Handler>
		}
*/

	/*********** Réglage de la fréquence d'échantillonnage **********/

	buff[0]=0xFF;
 800112e:	23ff      	movs	r3, #255	; 0xff
 8001130:	723b      	strb	r3, [r7, #8]
	if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,SMPLRT_DIV,1,&buff[0],1,10)!=HAL_OK){
 8001132:	230a      	movs	r3, #10
 8001134:	9302      	str	r3, [sp, #8]
 8001136:	2301      	movs	r3, #1
 8001138:	9301      	str	r3, [sp, #4]
 800113a:	f107 0308 	add.w	r3, r7, #8
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	2219      	movs	r2, #25
 8001144:	21d0      	movs	r1, #208	; 0xd0
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f001 ffea 	bl	8003120 <HAL_I2C_Mem_Write>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <Init+0x1d0>
		printf("probleme reglage frequence echantillonnage --> Init \r\n");
 8001152:	480e      	ldr	r0, [pc, #56]	; (800118c <Init+0x200>)
 8001154:	f007 fb2a 	bl	80087ac <puts>
		Error_Handler();
 8001158:	f000 fcd8 	bl	8001b0c <Error_Handler>
	}
	HAL_I2C_Mem_Read(p_hi2c1,MPU_ADD,LP_ACCEL_ODR,1,&buff[0],1,10);
 800115c:	230a      	movs	r3, #10
 800115e:	9302      	str	r3, [sp, #8]
 8001160:	2301      	movs	r3, #1
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	f107 0308 	add.w	r3, r7, #8
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	2301      	movs	r3, #1
 800116c:	221e      	movs	r2, #30
 800116e:	21d0      	movs	r1, #208	; 0xd0
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f002 f8cf 	bl	8003314 <HAL_I2C_Mem_Read>
	// a faire : changer la valeur de DLPF_CFG à 2 par exemple et voir en mode debug si la valeur des 4 derniers bits de LP_ACCEL_ODR est à 4.

}
 8001176:	bf00      	nop
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	0800b2e8 	.word	0x0800b2e8
 8001184:	0800b318 	.word	0x0800b318
 8001188:	0800b354 	.word	0x0800b354
 800118c:	0800b37c 	.word	0x0800b37c

08001190 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	4a07      	ldr	r2, [pc, #28]	; (80011bc <vApplicationGetIdleTaskMemory+0x2c>)
 80011a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	4a06      	ldr	r2, [pc, #24]	; (80011c0 <vApplicationGetIdleTaskMemory+0x30>)
 80011a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2280      	movs	r2, #128	; 0x80
 80011ac:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80011ae:	bf00      	nop
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	20000204 	.word	0x20000204
 80011c0:	200002b8 	.word	0x200002b8

080011c4 <GPS_data_reading>:





void GPS_data_reading(){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08c      	sub	sp, #48	; 0x30
 80011c8:	af00      	add	r7, sp, #0





	  		if(data_rdy == 1){
 80011ca:	4ba3      	ldr	r3, [pc, #652]	; (8001458 <GPS_data_reading+0x294>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	f040 80ee 	bne.w	80013b0 <GPS_data_reading+0x1ec>
	  				for(int j = 0; j<=47;j++){
 80011d4:	2300      	movs	r3, #0
 80011d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011d8:	e00b      	b.n	80011f2 <GPS_data_reading+0x2e>
	  					position[j] = coordonnees[j+18]; //position[] comprend la latitude et la longitude telles que sur la trame reçue
 80011da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011dc:	3312      	adds	r3, #18
 80011de:	4a9f      	ldr	r2, [pc, #636]	; (800145c <GPS_data_reading+0x298>)
 80011e0:	5cd1      	ldrb	r1, [r2, r3]
 80011e2:	4a9f      	ldr	r2, [pc, #636]	; (8001460 <GPS_data_reading+0x29c>)
 80011e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e6:	4413      	add	r3, r2
 80011e8:	460a      	mov	r2, r1
 80011ea:	701a      	strb	r2, [r3, #0]
	  				for(int j = 0; j<=47;j++){
 80011ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ee:	3301      	adds	r3, #1
 80011f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f4:	2b2f      	cmp	r3, #47	; 0x2f
 80011f6:	ddf0      	ble.n	80011da <GPS_data_reading+0x16>
	  					//En effet, les coordonnes sont d'abord de cette forme : "$GNGGA,121933.000,4902.36627,N,00204.31287,E,1,05,13.3,0.0,M,0.0,M,,*4D"
	  					//On sélectionne donc la partie qui est après l'identifieur et l'heure mais avant le ",E,".
	  				}

	  				for(int k = 0; k<=9;k++){
 80011f8:	2300      	movs	r3, #0
 80011fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80011fc:	e00b      	b.n	8001216 <GPS_data_reading+0x52>
	  					latitude_data[k] = position[k+1]; //latitude non convertie
 80011fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001200:	3301      	adds	r3, #1
 8001202:	4a97      	ldr	r2, [pc, #604]	; (8001460 <GPS_data_reading+0x29c>)
 8001204:	5cd1      	ldrb	r1, [r2, r3]
 8001206:	4a97      	ldr	r2, [pc, #604]	; (8001464 <GPS_data_reading+0x2a0>)
 8001208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800120a:	4413      	add	r3, r2
 800120c:	460a      	mov	r2, r1
 800120e:	701a      	strb	r2, [r3, #0]
	  				for(int k = 0; k<=9;k++){
 8001210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001212:	3301      	adds	r3, #1
 8001214:	62bb      	str	r3, [r7, #40]	; 0x28
 8001216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001218:	2b09      	cmp	r3, #9
 800121a:	ddf0      	ble.n	80011fe <GPS_data_reading+0x3a>
	  				}
	  				for(int l = 0; l<=10;l++){
 800121c:	2300      	movs	r3, #0
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
 8001220:	e00b      	b.n	800123a <GPS_data_reading+0x76>
	  					longitude_data[l] = position[l+14]; //longitude non convertie
 8001222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001224:	330e      	adds	r3, #14
 8001226:	4a8e      	ldr	r2, [pc, #568]	; (8001460 <GPS_data_reading+0x29c>)
 8001228:	5cd1      	ldrb	r1, [r2, r3]
 800122a:	4a8f      	ldr	r2, [pc, #572]	; (8001468 <GPS_data_reading+0x2a4>)
 800122c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122e:	4413      	add	r3, r2
 8001230:	460a      	mov	r2, r1
 8001232:	701a      	strb	r2, [r3, #0]
	  				for(int l = 0; l<=10;l++){
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001236:	3301      	adds	r3, #1
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
 800123a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123c:	2b0a      	cmp	r3, #10
 800123e:	ddf0      	ble.n	8001222 <GPS_data_reading+0x5e>
	  				}
	  				for(int h = 0; h<=4; h++){
 8001240:	2300      	movs	r3, #0
 8001242:	623b      	str	r3, [r7, #32]
 8001244:	e00b      	b.n	800125e <GPS_data_reading+0x9a>
	  					altitude_data[h] = position[h+37]; //altitude non convertie
 8001246:	6a3b      	ldr	r3, [r7, #32]
 8001248:	3325      	adds	r3, #37	; 0x25
 800124a:	4a85      	ldr	r2, [pc, #532]	; (8001460 <GPS_data_reading+0x29c>)
 800124c:	5cd1      	ldrb	r1, [r2, r3]
 800124e:	4a87      	ldr	r2, [pc, #540]	; (800146c <GPS_data_reading+0x2a8>)
 8001250:	6a3b      	ldr	r3, [r7, #32]
 8001252:	4413      	add	r3, r2
 8001254:	460a      	mov	r2, r1
 8001256:	701a      	strb	r2, [r3, #0]
	  				for(int h = 0; h<=4; h++){
 8001258:	6a3b      	ldr	r3, [r7, #32]
 800125a:	3301      	adds	r3, #1
 800125c:	623b      	str	r3, [r7, #32]
 800125e:	6a3b      	ldr	r3, [r7, #32]
 8001260:	2b04      	cmp	r3, #4
 8001262:	ddf0      	ble.n	8001246 <GPS_data_reading+0x82>
	  				}

	  				lat2[0] = latitude_data[0];
 8001264:	4b7f      	ldr	r3, [pc, #508]	; (8001464 <GPS_data_reading+0x2a0>)
 8001266:	781a      	ldrb	r2, [r3, #0]
 8001268:	4b81      	ldr	r3, [pc, #516]	; (8001470 <GPS_data_reading+0x2ac>)
 800126a:	701a      	strb	r2, [r3, #0]
	  				lat2[1] = latitude_data[1]; //lat2 -> les deux digits avant la virgue du degré de la lat.
 800126c:	4b7d      	ldr	r3, [pc, #500]	; (8001464 <GPS_data_reading+0x2a0>)
 800126e:	785a      	ldrb	r2, [r3, #1]
 8001270:	4b7f      	ldr	r3, [pc, #508]	; (8001470 <GPS_data_reading+0x2ac>)
 8001272:	705a      	strb	r2, [r3, #1]

	  				for(int m = 0; m<=6;m++){
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
 8001278:	e00b      	b.n	8001292 <GPS_data_reading+0xce>
	  					lat7[m] = latitude_data[m+2]; //lat 7 -> ce qui reste après la virgule de la lat.
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3302      	adds	r3, #2
 800127e:	4a79      	ldr	r2, [pc, #484]	; (8001464 <GPS_data_reading+0x2a0>)
 8001280:	5cd1      	ldrb	r1, [r2, r3]
 8001282:	4a7c      	ldr	r2, [pc, #496]	; (8001474 <GPS_data_reading+0x2b0>)
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	4413      	add	r3, r2
 8001288:	460a      	mov	r2, r1
 800128a:	701a      	strb	r2, [r3, #0]
	  				for(int m = 0; m<=6;m++){
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	3301      	adds	r3, #1
 8001290:	61fb      	str	r3, [r7, #28]
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	2b06      	cmp	r3, #6
 8001296:	ddf0      	ble.n	800127a <GPS_data_reading+0xb6>
	  				}

	  				long3[0] = longitude_data[0];
 8001298:	4b73      	ldr	r3, [pc, #460]	; (8001468 <GPS_data_reading+0x2a4>)
 800129a:	781a      	ldrb	r2, [r3, #0]
 800129c:	4b76      	ldr	r3, [pc, #472]	; (8001478 <GPS_data_reading+0x2b4>)
 800129e:	701a      	strb	r2, [r3, #0]
	  				long3[1] = longitude_data[1];
 80012a0:	4b71      	ldr	r3, [pc, #452]	; (8001468 <GPS_data_reading+0x2a4>)
 80012a2:	785a      	ldrb	r2, [r3, #1]
 80012a4:	4b74      	ldr	r3, [pc, #464]	; (8001478 <GPS_data_reading+0x2b4>)
 80012a6:	705a      	strb	r2, [r3, #1]
	  				long3[2] = longitude_data[2]; //long3 -> les trois digits avant la virgule du degré de la long.
 80012a8:	4b6f      	ldr	r3, [pc, #444]	; (8001468 <GPS_data_reading+0x2a4>)
 80012aa:	789a      	ldrb	r2, [r3, #2]
 80012ac:	4b72      	ldr	r3, [pc, #456]	; (8001478 <GPS_data_reading+0x2b4>)
 80012ae:	709a      	strb	r2, [r3, #2]

	  				for(int n = 0; n<=6;n++){
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
 80012b4:	e00b      	b.n	80012ce <GPS_data_reading+0x10a>
	  					long7[n] = longitude_data[n+3]; //long7 -> ce qui reste après la virgule de la long.
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	3303      	adds	r3, #3
 80012ba:	4a6b      	ldr	r2, [pc, #428]	; (8001468 <GPS_data_reading+0x2a4>)
 80012bc:	5cd1      	ldrb	r1, [r2, r3]
 80012be:	4a6f      	ldr	r2, [pc, #444]	; (800147c <GPS_data_reading+0x2b8>)
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	4413      	add	r3, r2
 80012c4:	460a      	mov	r2, r1
 80012c6:	701a      	strb	r2, [r3, #0]
	  				for(int n = 0; n<=6;n++){
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	3301      	adds	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	2b06      	cmp	r3, #6
 80012d2:	ddf0      	ble.n	80012b6 <GPS_data_reading+0xf2>
	  				}

	  				float deg_lat = atof(lat2);
 80012d4:	4866      	ldr	r0, [pc, #408]	; (8001470 <GPS_data_reading+0x2ac>)
 80012d6:	f007 f811 	bl	80082fc <atof>
 80012da:	ec53 2b10 	vmov	r2, r3, d0
 80012de:	4610      	mov	r0, r2
 80012e0:	4619      	mov	r1, r3
 80012e2:	f7ff fc4b 	bl	8000b7c <__aeabi_d2f>
 80012e6:	4603      	mov	r3, r0
 80012e8:	613b      	str	r3, [r7, #16]
	  				float reste_lat = atof(lat7); //conversion du char[lat] en float[lat]
 80012ea:	4862      	ldr	r0, [pc, #392]	; (8001474 <GPS_data_reading+0x2b0>)
 80012ec:	f007 f806 	bl	80082fc <atof>
 80012f0:	ec53 2b10 	vmov	r2, r3, d0
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	f7ff fc40 	bl	8000b7c <__aeabi_d2f>
 80012fc:	4603      	mov	r3, r0
 80012fe:	60fb      	str	r3, [r7, #12]

	  				float deg_long = atof(long3);
 8001300:	485d      	ldr	r0, [pc, #372]	; (8001478 <GPS_data_reading+0x2b4>)
 8001302:	f006 fffb 	bl	80082fc <atof>
 8001306:	ec53 2b10 	vmov	r2, r3, d0
 800130a:	4610      	mov	r0, r2
 800130c:	4619      	mov	r1, r3
 800130e:	f7ff fc35 	bl	8000b7c <__aeabi_d2f>
 8001312:	4603      	mov	r3, r0
 8001314:	60bb      	str	r3, [r7, #8]
	  				float reste_long = atof(long7); //conversion du char[long] en float[long]
 8001316:	4859      	ldr	r0, [pc, #356]	; (800147c <GPS_data_reading+0x2b8>)
 8001318:	f006 fff0 	bl	80082fc <atof>
 800131c:	ec53 2b10 	vmov	r2, r3, d0
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	f7ff fc2a 	bl	8000b7c <__aeabi_d2f>
 8001328:	4603      	mov	r3, r0
 800132a:	607b      	str	r3, [r7, #4]

	  				latitude = deg_lat + (reste_lat/60); //latitude convertie
 800132c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001330:	eddf 6a53 	vldr	s13, [pc, #332]	; 8001480 <GPS_data_reading+0x2bc>
 8001334:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001338:	edd7 7a04 	vldr	s15, [r7, #16]
 800133c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001340:	ee17 0a90 	vmov	r0, s15
 8001344:	f7ff f908 	bl	8000558 <__aeabi_f2d>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	494d      	ldr	r1, [pc, #308]	; (8001484 <GPS_data_reading+0x2c0>)
 800134e:	e9c1 2300 	strd	r2, r3, [r1]
	  				longitude = deg_long + (reste_long/60); //longitude convertie
 8001352:	edd7 7a01 	vldr	s15, [r7, #4]
 8001356:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8001480 <GPS_data_reading+0x2bc>
 800135a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800135e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001366:	ee17 0a90 	vmov	r0, s15
 800136a:	f7ff f8f5 	bl	8000558 <__aeabi_f2d>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4945      	ldr	r1, [pc, #276]	; (8001488 <GPS_data_reading+0x2c4>)
 8001374:	e9c1 2300 	strd	r2, r3, [r1]
	  				altitude = atof(altitude_data); // altitude convertie
 8001378:	483c      	ldr	r0, [pc, #240]	; (800146c <GPS_data_reading+0x2a8>)
 800137a:	f006 ffbf 	bl	80082fc <atof>
 800137e:	eeb0 7a40 	vmov.f32	s14, s0
 8001382:	eef0 7a60 	vmov.f32	s15, s1
 8001386:	4b41      	ldr	r3, [pc, #260]	; (800148c <GPS_data_reading+0x2c8>)
 8001388:	ed83 7b00 	vstr	d7, [r3]

	  				//nombre de satellites
	  				for(int k = 0; k<2;k++){
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	e00b      	b.n	80013aa <GPS_data_reading+0x1e6>
	  				satellites[k] = coordonnees[k+45]; //satellites[] indique le nombre de satellites captés
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	332d      	adds	r3, #45	; 0x2d
 8001396:	4a31      	ldr	r2, [pc, #196]	; (800145c <GPS_data_reading+0x298>)
 8001398:	5cd1      	ldrb	r1, [r2, r3]
 800139a:	4a3d      	ldr	r2, [pc, #244]	; (8001490 <GPS_data_reading+0x2cc>)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	4413      	add	r3, r2
 80013a0:	460a      	mov	r2, r1
 80013a2:	701a      	strb	r2, [r3, #0]
	  				for(int k = 0; k<2;k++){
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	3301      	adds	r3, #1
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	ddf0      	ble.n	8001392 <GPS_data_reading+0x1ce>
	  				}
	  		}
	  		if(uart_gps_rx[0]==10){
 80013b0:	4b38      	ldr	r3, [pc, #224]	; (8001494 <GPS_data_reading+0x2d0>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b0a      	cmp	r3, #10
 80013b6:	d107      	bne.n	80013c8 <GPS_data_reading+0x204>
	  			HAL_UART_Transmit(&huart2, "\r\n", 2, HAL_MAX_DELAY); //Arrangement de la trame
 80013b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013bc:	2202      	movs	r2, #2
 80013be:	4936      	ldr	r1, [pc, #216]	; (8001498 <GPS_data_reading+0x2d4>)
 80013c0:	4836      	ldr	r0, [pc, #216]	; (800149c <GPS_data_reading+0x2d8>)
 80013c2:	f004 fd64 	bl	8005e8e <HAL_UART_Transmit>
 80013c6:	e700      	b.n	80011ca <GPS_data_reading+0x6>
	  		}
	  		else{
	  			uart_pc_tx[0]=uart_gps_rx[0];
 80013c8:	4b32      	ldr	r3, [pc, #200]	; (8001494 <GPS_data_reading+0x2d0>)
 80013ca:	781a      	ldrb	r2, [r3, #0]
 80013cc:	4b34      	ldr	r3, [pc, #208]	; (80014a0 <GPS_data_reading+0x2dc>)
 80013ce:	701a      	strb	r2, [r3, #0]
	  			HAL_UART_Transmit(&huart2, uart_pc_tx, 1, HAL_MAX_DELAY);
 80013d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013d4:	2201      	movs	r2, #1
 80013d6:	4932      	ldr	r1, [pc, #200]	; (80014a0 <GPS_data_reading+0x2dc>)
 80013d8:	4830      	ldr	r0, [pc, #192]	; (800149c <GPS_data_reading+0x2d8>)
 80013da:	f004 fd58 	bl	8005e8e <HAL_UART_Transmit>
	  			coordonnees[i] = uart_pc_tx[0]; //On copie ce qui passe dans l'UART dans un tableau coordonnees[i].
 80013de:	4b31      	ldr	r3, [pc, #196]	; (80014a4 <GPS_data_reading+0x2e0>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a2f      	ldr	r2, [pc, #188]	; (80014a0 <GPS_data_reading+0x2dc>)
 80013e4:	7811      	ldrb	r1, [r2, #0]
 80013e6:	4a1d      	ldr	r2, [pc, #116]	; (800145c <GPS_data_reading+0x298>)
 80013e8:	54d1      	strb	r1, [r2, r3]
	  			if(i >= 4){
 80013ea:	4b2e      	ldr	r3, [pc, #184]	; (80014a4 <GPS_data_reading+0x2e0>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b03      	cmp	r3, #3
 80013f0:	dd2b      	ble.n	800144a <GPS_data_reading+0x286>
	  				if(strncmp("OK*35",&coordonnees[i-4],5) == 0){
 80013f2:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <GPS_data_reading+0x2e0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3b04      	subs	r3, #4
 80013f8:	4a18      	ldr	r2, [pc, #96]	; (800145c <GPS_data_reading+0x298>)
 80013fa:	4413      	add	r3, r2
 80013fc:	2205      	movs	r2, #5
 80013fe:	4619      	mov	r1, r3
 8001400:	4829      	ldr	r0, [pc, #164]	; (80014a8 <GPS_data_reading+0x2e4>)
 8001402:	f007 fa98 	bl	8008936 <strncmp>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d10e      	bne.n	800142a <GPS_data_reading+0x266>
	  						i = 0; //Si on trouve "OK", on réinitialise i à 0 pour synchroniser notre trame.
 800140c:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <GPS_data_reading+0x2e0>)
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
	  						if(first_data == 1){
 8001412:	4b26      	ldr	r3, [pc, #152]	; (80014ac <GPS_data_reading+0x2e8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d103      	bne.n	8001422 <GPS_data_reading+0x25e>
	  							data_rdy = 1; //Si la trame est initialisée, le premier caractère du tableau voulu est prêt.
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <GPS_data_reading+0x294>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	e6d3      	b.n	80011ca <GPS_data_reading+0x6>
	  						}
	  						else first_data = 1; //Permet d'enregistrer le tableau désiré.
 8001422:	4b22      	ldr	r3, [pc, #136]	; (80014ac <GPS_data_reading+0x2e8>)
 8001424:	2201      	movs	r2, #1
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	e6cf      	b.n	80011ca <GPS_data_reading+0x6>
	  					}
	  				else{
	  						if(i == GPS_TRAME_SIZE-1){
 800142a:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <GPS_data_reading+0x2e0>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001432:	4293      	cmp	r3, r2
 8001434:	d103      	bne.n	800143e <GPS_data_reading+0x27a>
	  							i = 0;
 8001436:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <GPS_data_reading+0x2e0>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	e6c5      	b.n	80011ca <GPS_data_reading+0x6>
	  						}
	  						else{
	  							i++;
 800143e:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <GPS_data_reading+0x2e0>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	3301      	adds	r3, #1
 8001444:	4a17      	ldr	r2, [pc, #92]	; (80014a4 <GPS_data_reading+0x2e0>)
 8001446:	6013      	str	r3, [r2, #0]
 8001448:	e6bf      	b.n	80011ca <GPS_data_reading+0x6>
	  					}

	  				}
	  			}
	  			else i++;
 800144a:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <GPS_data_reading+0x2e0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	3301      	adds	r3, #1
 8001450:	4a14      	ldr	r2, [pc, #80]	; (80014a4 <GPS_data_reading+0x2e0>)
 8001452:	6013      	str	r3, [r2, #0]
	  		if(data_rdy == 1){
 8001454:	e6b9      	b.n	80011ca <GPS_data_reading+0x6>
 8001456:	bf00      	nop
 8001458:	20000914 	.word	0x20000914
 800145c:	200004b8 	.word	0x200004b8
 8001460:	200008c0 	.word	0x200008c0
 8001464:	200008ac 	.word	0x200008ac
 8001468:	200008a0 	.word	0x200008a0
 800146c:	200008b8 	.word	0x200008b8
 8001470:	200008d8 	.word	0x200008d8
 8001474:	200008dc 	.word	0x200008dc
 8001478:	200008e4 	.word	0x200008e4
 800147c:	200008e8 	.word	0x200008e8
 8001480:	42700000 	.word	0x42700000
 8001484:	200008f0 	.word	0x200008f0
 8001488:	200008f8 	.word	0x200008f8
 800148c:	20000900 	.word	0x20000900
 8001490:	20000908 	.word	0x20000908
 8001494:	20000a44 	.word	0x20000a44
 8001498:	0800b400 	.word	0x0800b400
 800149c:	200009f8 	.word	0x200009f8
 80014a0:	20000a48 	.word	0x20000a48
 80014a4:	2000090c 	.word	0x2000090c
 80014a8:	0800b404 	.word	0x0800b404
 80014ac:	20000910 	.word	0x20000910

080014b0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80014b8:	1d39      	adds	r1, r7, #4
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014be:	2201      	movs	r2, #1
 80014c0:	4803      	ldr	r0, [pc, #12]	; (80014d0 <__io_putchar+0x20>)
 80014c2:	f004 fce4 	bl	8005e8e <HAL_UART_Transmit>
return ch;
 80014c6:	687b      	ldr	r3, [r7, #4]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	200009f8 	.word	0x200009f8

080014d4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){ // fonction de callback de l'UART
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

		HAL_UART_Receive_IT(&huart1, &uart_gps_rx, 1);
		xTaskNotifyFromISR(GPS_data_reading, pdTRUE, pdTRUE, pdTRUE);

	}
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e8:	b5b0      	push	{r4, r5, r7, lr}
 80014ea:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
 80014ee:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f0:	f000 fe36 	bl	8002160 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f4:	f000 f92e 	bl	8001754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f8:	f000 fa72 	bl	80019e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80014fc:	f000 fa46 	bl	800198c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001500:	f000 f992 	bl	8001828 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001504:	f000 f9be 	bl	8001884 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001508:	f000 fa16 	bl	8001938 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("------------------------\r\n");
 800150c:	4881      	ldr	r0, [pc, #516]	; (8001714 <main+0x22c>)
 800150e:	f007 f94d 	bl	80087ac <puts>
  printf("------------------------\r\n");
 8001512:	4880      	ldr	r0, [pc, #512]	; (8001714 <main+0x22c>)
 8001514:	f007 f94a 	bl	80087ac <puts>
  printf("------------------------\r\n");
 8001518:	487e      	ldr	r0, [pc, #504]	; (8001714 <main+0x22c>)
 800151a:	f007 f947 	bl	80087ac <puts>
  printf("------------------------\r\n");
 800151e:	487d      	ldr	r0, [pc, #500]	; (8001714 <main+0x22c>)
 8001520:	f007 f944 	bl	80087ac <puts>
  printf("initialisation du CanSat\r\n");
 8001524:	487c      	ldr	r0, [pc, #496]	; (8001718 <main+0x230>)
 8001526:	f007 f941 	bl	80087ac <puts>
  printf("------------------------\r\n");
 800152a:	487a      	ldr	r0, [pc, #488]	; (8001714 <main+0x22c>)
 800152c:	f007 f93e 	bl	80087ac <puts>
  printf("------------------------\r\n");
 8001530:	4878      	ldr	r0, [pc, #480]	; (8001714 <main+0x22c>)
 8001532:	f007 f93b 	bl	80087ac <puts>
  printf("------------------------\r\n");
 8001536:	4877      	ldr	r0, [pc, #476]	; (8001714 <main+0x22c>)
 8001538:	f007 f938 	bl	80087ac <puts>
  printf("------------------------\r\n");
 800153c:	4875      	ldr	r0, [pc, #468]	; (8001714 <main+0x22c>)
 800153e:	f007 f935 	bl	80087ac <puts>

    int x=0;
 8001542:	2300      	movs	r3, #0
 8001544:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
    int i=0;
 8001548:	2300      	movs	r3, #0
 800154a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
    int Devices[100]={0};
 800154e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001552:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001556:	4618      	mov	r0, r3
 8001558:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800155c:	461a      	mov	r2, r3
 800155e:	2100      	movs	r1, #0
 8001560:	f007 f801 	bl	8008566 <memset>

   uint8_t pData[100] = {0};
 8001564:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001568:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	3304      	adds	r3, #4
 8001572:	2260      	movs	r2, #96	; 0x60
 8001574:	2100      	movs	r1, #0
 8001576:	4618      	mov	r0, r3
 8001578:	f006 fff5 	bl	8008566 <memset>
   /**********                           *********
    * ******** INIT MPU-9250 (IMU_10DOF) *********
    * ********                           *********
    */

   printf("initialisation de l'IMU \r\n \r\n");
 800157c:	4867      	ldr	r0, [pc, #412]	; (800171c <main+0x234>)
 800157e:	f007 f915 	bl	80087ac <puts>

   // Initialisation du capteur MPU-9250

   Init(&hi2c1);
 8001582:	4867      	ldr	r0, [pc, #412]	; (8001720 <main+0x238>)
 8001584:	f7ff fd02 	bl	8000f8c <Init>

   // vérification identité capteur MPU-9250

   pData[0]= WHO_AM_I_MPU9250;
 8001588:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800158c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001590:	2275      	movs	r2, #117	; 0x75
 8001592:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Transmit(&hi2c1, MPU_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 8001594:	f107 021c 	add.w	r2, r7, #28
 8001598:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	2301      	movs	r3, #1
 80015a0:	21d0      	movs	r1, #208	; 0xd0
 80015a2:	485f      	ldr	r0, [pc, #380]	; (8001720 <main+0x238>)
 80015a4:	f001 fa98 	bl	8002ad8 <HAL_I2C_Master_Transmit>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d002      	beq.n	80015b4 <main+0xcc>
    {
  	  printf("il y a une erreur avec I2C Master Transmit \r\n");
 80015ae:	485d      	ldr	r0, [pc, #372]	; (8001724 <main+0x23c>)
 80015b0:	f007 f8fc 	bl	80087ac <puts>
    }
    if(HAL_I2C_Master_Receive(&hi2c1, MPU_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 80015b4:	f107 021c 	add.w	r2, r7, #28
 80015b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	2301      	movs	r3, #1
 80015c0:	21d0      	movs	r1, #208	; 0xd0
 80015c2:	4857      	ldr	r0, [pc, #348]	; (8001720 <main+0x238>)
 80015c4:	f001 fb86 	bl	8002cd4 <HAL_I2C_Master_Receive>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d002      	beq.n	80015d4 <main+0xec>
    {
  	  printf("il y a une erreur avec I2C Master Receive \r\n");
 80015ce:	4856      	ldr	r0, [pc, #344]	; (8001728 <main+0x240>)
 80015d0:	f007 f8ec 	bl	80087ac <puts>
    }


    printf(" L'identifiant du capteur est : %x \r\n", pData[0]);
 80015d4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80015d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	4619      	mov	r1, r3
 80015e0:	4852      	ldr	r0, [pc, #328]	; (800172c <main+0x244>)
 80015e2:	f007 f85d 	bl	80086a0 <iprintf>
    if((pData[0] =! 0x71))
 80015e6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80015ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
    {
  	  printf("ce n'est pas le bon capteur \r\n");
    }
    else
  	  printf("MPU-9250 identified \r\n");
 80015f2:	484f      	ldr	r0, [pc, #316]	; (8001730 <main+0x248>)
 80015f4:	f007 f8da 	bl	80087ac <puts>

    // vérification identité AK8963C (magnétomètre)

    pData[0]= WHO_AM_I_AK8963;
 80015f8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80015fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
      if(HAL_I2C_Master_Transmit(&hi2c1, MAGNETO_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 8001604:	f107 021c 	add.w	r2, r7, #28
 8001608:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	2301      	movs	r3, #1
 8001610:	2118      	movs	r1, #24
 8001612:	4843      	ldr	r0, [pc, #268]	; (8001720 <main+0x238>)
 8001614:	f001 fa60 	bl	8002ad8 <HAL_I2C_Master_Transmit>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <main+0x13c>
      {
    	  printf("il y a une erreur avec I2C Master Transmit \r\n");
 800161e:	4841      	ldr	r0, [pc, #260]	; (8001724 <main+0x23c>)
 8001620:	f007 f8c4 	bl	80087ac <puts>
      }
      if(HAL_I2C_Master_Receive(&hi2c1, MAGNETO_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 8001624:	f107 021c 	add.w	r2, r7, #28
 8001628:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	2301      	movs	r3, #1
 8001630:	2118      	movs	r1, #24
 8001632:	483b      	ldr	r0, [pc, #236]	; (8001720 <main+0x238>)
 8001634:	f001 fb4e 	bl	8002cd4 <HAL_I2C_Master_Receive>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d002      	beq.n	8001644 <main+0x15c>
      {
    	  printf("il y a une erreur avec I2C Master Receive \r\n");
 800163e:	483a      	ldr	r0, [pc, #232]	; (8001728 <main+0x240>)
 8001640:	f007 f8b4 	bl	80087ac <puts>
      }


      printf(" L'identifiant du magnétomètre est : %x \r\n", pData[0]);
 8001644:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001648:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	4619      	mov	r1, r3
 8001650:	4838      	ldr	r0, [pc, #224]	; (8001734 <main+0x24c>)
 8001652:	f007 f825 	bl	80086a0 <iprintf>
      if((pData[0] =! 0x48))
 8001656:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800165a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]
      {
    	  printf("ce n'est pas le bon capteur \r\n  ****** \r\n ****** \r\n ****** \r\n");
      }
      else
    	  printf("AK8963C identified \r\n  ****** \r\n ****** \r\n ****** \r\n");
 8001662:	4835      	ldr	r0, [pc, #212]	; (8001738 <main+0x250>)
 8001664:	f007 f8a2 	bl	80087ac <puts>



  // check les périphériques i2c disponibles

    for (i=0;i<256;i++){
 8001668:	2300      	movs	r3, #0
 800166a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800166e:	e02a      	b.n	80016c6 <main+0x1de>
         	  if(HAL_I2C_IsDeviceReady(&hi2c1, i, 4, 20)==HAL_OK){
 8001670:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001674:	b299      	uxth	r1, r3
 8001676:	2314      	movs	r3, #20
 8001678:	2204      	movs	r2, #4
 800167a:	4829      	ldr	r0, [pc, #164]	; (8001720 <main+0x238>)
 800167c:	f002 f870 	bl	8003760 <HAL_I2C_IsDeviceReady>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d11a      	bne.n	80016bc <main+0x1d4>
         		  Devices[x]=i;
 8001686:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800168a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800168e:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8001692:	f8d7 1210 	ldr.w	r1, [r7, #528]	; 0x210
 8001696:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
         		  printf("%d \r\n",Devices[x]);
 800169a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800169e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80016a2:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 80016a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016aa:	4619      	mov	r1, r3
 80016ac:	4823      	ldr	r0, [pc, #140]	; (800173c <main+0x254>)
 80016ae:	f006 fff7 	bl	80086a0 <iprintf>
         		  x=x+1;
 80016b2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80016b6:	3301      	adds	r3, #1
 80016b8:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
    for (i=0;i<256;i++){
 80016bc:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80016c0:	3301      	adds	r3, #1
 80016c2:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80016c6:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80016ca:	2bff      	cmp	r3, #255	; 0xff
 80016cc:	ddd0      	ble.n	8001670 <main+0x188>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80016ce:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80016d2:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80016d6:	4a1a      	ldr	r2, [pc, #104]	; (8001740 <main+0x258>)
 80016d8:	461c      	mov	r4, r3
 80016da:	4615      	mov	r5, r2
 80016dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80016e8:	463b      	mov	r3, r7
 80016ea:	2100      	movs	r1, #0
 80016ec:	4618      	mov	r0, r3
 80016ee:	f005 fbaa 	bl	8006e46 <osThreadCreate>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4a13      	ldr	r2, [pc, #76]	; (8001744 <main+0x25c>)
 80016f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  xTaskCreate(GPS_data_reading, "GPS Task", 500, NULL, osPriorityAboveNormal, &pxGPS_Handler);
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <main+0x260>)
 80016fa:	9301      	str	r3, [sp, #4]
 80016fc:	2301      	movs	r3, #1
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	2300      	movs	r3, #0
 8001702:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001706:	4911      	ldr	r1, [pc, #68]	; (800174c <main+0x264>)
 8001708:	4811      	ldr	r0, [pc, #68]	; (8001750 <main+0x268>)
 800170a:	f005 fd0d 	bl	8007128 <xTaskCreate>


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800170e:	f005 fb93 	bl	8006e38 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001712:	e7fe      	b.n	8001712 <main+0x22a>
 8001714:	0800b418 	.word	0x0800b418
 8001718:	0800b434 	.word	0x0800b434
 800171c:	0800b450 	.word	0x0800b450
 8001720:	20000918 	.word	0x20000918
 8001724:	0800b470 	.word	0x0800b470
 8001728:	0800b4a0 	.word	0x0800b4a0
 800172c:	0800b4cc 	.word	0x0800b4cc
 8001730:	0800b4f4 	.word	0x0800b4f4
 8001734:	0800b50c 	.word	0x0800b50c
 8001738:	0800b53c 	.word	0x0800b53c
 800173c:	0800b570 	.word	0x0800b570
 8001740:	0800b584 	.word	0x0800b584
 8001744:	20000a3c 	.word	0x20000a3c
 8001748:	20000a40 	.word	0x20000a40
 800174c:	0800b578 	.word	0x0800b578
 8001750:	080011c5 	.word	0x080011c5

08001754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b094      	sub	sp, #80	; 0x50
 8001758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800175a:	f107 0320 	add.w	r3, r7, #32
 800175e:	2230      	movs	r2, #48	; 0x30
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f006 feff 	bl	8008566 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001778:	2300      	movs	r3, #0
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	4b28      	ldr	r3, [pc, #160]	; (8001820 <SystemClock_Config+0xcc>)
 800177e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001780:	4a27      	ldr	r2, [pc, #156]	; (8001820 <SystemClock_Config+0xcc>)
 8001782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001786:	6413      	str	r3, [r2, #64]	; 0x40
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <SystemClock_Config+0xcc>)
 800178a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	4b22      	ldr	r3, [pc, #136]	; (8001824 <SystemClock_Config+0xd0>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a21      	ldr	r2, [pc, #132]	; (8001824 <SystemClock_Config+0xd0>)
 800179e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <SystemClock_Config+0xd0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017ac:	607b      	str	r3, [r7, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017b0:	2302      	movs	r3, #2
 80017b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017b4:	2301      	movs	r3, #1
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017b8:	2310      	movs	r3, #16
 80017ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017bc:	2302      	movs	r3, #2
 80017be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017c0:	2300      	movs	r3, #0
 80017c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80017c4:	2310      	movs	r3, #16
 80017c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017c8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80017cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017ce:	2304      	movs	r3, #4
 80017d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017d2:	2304      	movs	r3, #4
 80017d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d6:	f107 0320 	add.w	r3, r7, #32
 80017da:	4618      	mov	r0, r3
 80017dc:	f003 f8b4 	bl	8004948 <HAL_RCC_OscConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <SystemClock_Config+0x96>
  {
    Error_Handler();
 80017e6:	f000 f991 	bl	8001b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ea:	230f      	movs	r3, #15
 80017ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ee:	2302      	movs	r3, #2
 80017f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001800:	f107 030c 	add.w	r3, r7, #12
 8001804:	2102      	movs	r1, #2
 8001806:	4618      	mov	r0, r3
 8001808:	f003 fb16 	bl	8004e38 <HAL_RCC_ClockConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001812:	f000 f97b 	bl	8001b0c <Error_Handler>
  }
}
 8001816:	bf00      	nop
 8001818:	3750      	adds	r7, #80	; 0x50
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800
 8001824:	40007000 	.word	0x40007000

08001828 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800182c:	4b12      	ldr	r3, [pc, #72]	; (8001878 <MX_I2C1_Init+0x50>)
 800182e:	4a13      	ldr	r2, [pc, #76]	; (800187c <MX_I2C1_Init+0x54>)
 8001830:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_I2C1_Init+0x50>)
 8001834:	4a12      	ldr	r2, [pc, #72]	; (8001880 <MX_I2C1_Init+0x58>)
 8001836:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <MX_I2C1_Init+0x50>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_I2C1_Init+0x50>)
 8001840:	2200      	movs	r2, #0
 8001842:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_I2C1_Init+0x50>)
 8001846:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800184a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800184c:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <MX_I2C1_Init+0x50>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_I2C1_Init+0x50>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <MX_I2C1_Init+0x50>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_I2C1_Init+0x50>)
 8001860:	2200      	movs	r2, #0
 8001862:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001864:	4804      	ldr	r0, [pc, #16]	; (8001878 <MX_I2C1_Init+0x50>)
 8001866:	f000 fff3 	bl	8002850 <HAL_I2C_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001870:	f000 f94c 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000918 	.word	0x20000918
 800187c:	40005400 	.word	0x40005400
 8001880:	000186a0 	.word	0x000186a0

08001884 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08a      	sub	sp, #40	; 0x28
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
 80018a0:	611a      	str	r2, [r3, #16]
 80018a2:	615a      	str	r2, [r3, #20]
 80018a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018a6:	4b22      	ldr	r3, [pc, #136]	; (8001930 <MX_TIM3_Init+0xac>)
 80018a8:	4a22      	ldr	r2, [pc, #136]	; (8001934 <MX_TIM3_Init+0xb0>)
 80018aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80018ac:	4b20      	ldr	r3, [pc, #128]	; (8001930 <MX_TIM3_Init+0xac>)
 80018ae:	2253      	movs	r2, #83	; 0x53
 80018b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b2:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <MX_TIM3_Init+0xac>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <MX_TIM3_Init+0xac>)
 80018ba:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80018be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c0:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <MX_TIM3_Init+0xac>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c6:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <MX_TIM3_Init+0xac>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018cc:	4818      	ldr	r0, [pc, #96]	; (8001930 <MX_TIM3_Init+0xac>)
 80018ce:	f003 fdc1 	bl	8005454 <HAL_TIM_PWM_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80018d8:	f000 f918 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018dc:	2300      	movs	r3, #0
 80018de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e0:	2300      	movs	r3, #0
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018e4:	f107 0320 	add.w	r3, r7, #32
 80018e8:	4619      	mov	r1, r3
 80018ea:	4811      	ldr	r0, [pc, #68]	; (8001930 <MX_TIM3_Init+0xac>)
 80018ec:	f004 fa00 	bl	8005cf0 <HAL_TIMEx_MasterConfigSynchronization>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80018f6:	f000 f909 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018fa:	2360      	movs	r3, #96	; 0x60
 80018fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2200      	movs	r2, #0
 800190e:	4619      	mov	r1, r3
 8001910:	4807      	ldr	r0, [pc, #28]	; (8001930 <MX_TIM3_Init+0xac>)
 8001912:	f003 fef7 	bl	8005704 <HAL_TIM_PWM_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800191c:	f000 f8f6 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001920:	4803      	ldr	r0, [pc, #12]	; (8001930 <MX_TIM3_Init+0xac>)
 8001922:	f000 f997 	bl	8001c54 <HAL_TIM_MspPostInit>

}
 8001926:	bf00      	nop
 8001928:	3728      	adds	r7, #40	; 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	2000096c 	.word	0x2000096c
 8001934:	40000400 	.word	0x40000400

08001938 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800193c:	4b11      	ldr	r3, [pc, #68]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 800193e:	4a12      	ldr	r2, [pc, #72]	; (8001988 <MX_USART1_UART_Init+0x50>)
 8001940:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001942:	4b10      	ldr	r3, [pc, #64]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 8001944:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001948:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800194a:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 8001952:	2200      	movs	r2, #0
 8001954:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001956:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 8001958:	2200      	movs	r2, #0
 800195a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800195c:	4b09      	ldr	r3, [pc, #36]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 800195e:	220c      	movs	r2, #12
 8001960:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001962:	4b08      	ldr	r3, [pc, #32]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 8001964:	2200      	movs	r2, #0
 8001966:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 800196a:	2200      	movs	r2, #0
 800196c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800196e:	4805      	ldr	r0, [pc, #20]	; (8001984 <MX_USART1_UART_Init+0x4c>)
 8001970:	f004 fa40 	bl	8005df4 <HAL_UART_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800197a:	f000 f8c7 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200009b4 	.word	0x200009b4
 8001988:	40011000 	.word	0x40011000

0800198c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 8001992:	4a12      	ldr	r2, [pc, #72]	; (80019dc <MX_USART2_UART_Init+0x50>)
 8001994:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 8001998:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800199c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800199e:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019aa:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019b0:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 80019b2:	220c      	movs	r2, #12
 80019b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b6:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019bc:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019c2:	4805      	ldr	r0, [pc, #20]	; (80019d8 <MX_USART2_UART_Init+0x4c>)
 80019c4:	f004 fa16 	bl	8005df4 <HAL_UART_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019ce:	f000 f89d 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200009f8 	.word	0x200009f8
 80019dc:	40004400 	.word	0x40004400

080019e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	f107 0314 	add.w	r3, r7, #20
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4b34      	ldr	r3, [pc, #208]	; (8001acc <MX_GPIO_Init+0xec>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a33      	ldr	r2, [pc, #204]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a00:	f043 0304 	orr.w	r3, r3, #4
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b31      	ldr	r3, [pc, #196]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b2d      	ldr	r3, [pc, #180]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a2c      	ldr	r2, [pc, #176]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b2a      	ldr	r3, [pc, #168]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	4b26      	ldr	r3, [pc, #152]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a25      	ldr	r2, [pc, #148]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b23      	ldr	r3, [pc, #140]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	4a1e      	ldr	r2, [pc, #120]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5a:	4b1c      	ldr	r3, [pc, #112]	; (8001acc <MX_GPIO_Init+0xec>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2120      	movs	r1, #32
 8001a6a:	4819      	ldr	r0, [pc, #100]	; (8001ad0 <MX_GPIO_Init+0xf0>)
 8001a6c:	f000 fed6 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a76:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	4813      	ldr	r0, [pc, #76]	; (8001ad4 <MX_GPIO_Init+0xf4>)
 8001a88:	f000 fd44 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001a8c:	2320      	movs	r3, #32
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480b      	ldr	r0, [pc, #44]	; (8001ad0 <MX_GPIO_Init+0xf0>)
 8001aa4:	f000 fd36 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001aa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	4804      	ldr	r0, [pc, #16]	; (8001ad0 <MX_GPIO_Init+0xf0>)
 8001abe:	f000 fd29 	bl	8002514 <HAL_GPIO_Init>

}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	; 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020000 	.word	0x40020000
 8001ad4:	40020800 	.word	0x40020800

08001ad8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	f005 f9fc 	bl	8006ede <osDelay>
 8001ae6:	e7fb      	b.n	8001ae0 <StartDefaultTask+0x8>

08001ae8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a04      	ldr	r2, [pc, #16]	; (8001b08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d101      	bne.n	8001afe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001afa:	f000 fb53 	bl	80021a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40010000 	.word	0x40010000

08001b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <Error_Handler+0x8>
	...

08001b18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <HAL_MspInit+0x54>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b26:	4a11      	ldr	r2, [pc, #68]	; (8001b6c <HAL_MspInit+0x54>)
 8001b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <HAL_MspInit+0x54>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <HAL_MspInit+0x54>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a0a      	ldr	r2, [pc, #40]	; (8001b6c <HAL_MspInit+0x54>)
 8001b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b08      	ldr	r3, [pc, #32]	; (8001b6c <HAL_MspInit+0x54>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	210f      	movs	r1, #15
 8001b5a:	f06f 0001 	mvn.w	r0, #1
 8001b5e:	f000 fc1d 	bl	800239c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800

08001b70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	; 0x28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a1d      	ldr	r2, [pc, #116]	; (8001c04 <HAL_I2C_MspInit+0x94>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d134      	bne.n	8001bfc <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	4b1c      	ldr	r3, [pc, #112]	; (8001c08 <HAL_I2C_MspInit+0x98>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a1b      	ldr	r2, [pc, #108]	; (8001c08 <HAL_I2C_MspInit+0x98>)
 8001b9c:	f043 0302 	orr.w	r3, r3, #2
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b19      	ldr	r3, [pc, #100]	; (8001c08 <HAL_I2C_MspInit+0x98>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001bae:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bb4:	2312      	movs	r3, #18
 8001bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bc0:	2304      	movs	r3, #4
 8001bc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4810      	ldr	r0, [pc, #64]	; (8001c0c <HAL_I2C_MspInit+0x9c>)
 8001bcc:	f000 fca2 	bl	8002514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <HAL_I2C_MspInit+0x98>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	4a0b      	ldr	r2, [pc, #44]	; (8001c08 <HAL_I2C_MspInit+0x98>)
 8001bda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bde:	6413      	str	r3, [r2, #64]	; 0x40
 8001be0:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <HAL_I2C_MspInit+0x98>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2105      	movs	r1, #5
 8001bf0:	2020      	movs	r0, #32
 8001bf2:	f000 fbd3 	bl	800239c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001bf6:	2020      	movs	r0, #32
 8001bf8:	f000 fbec 	bl	80023d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bfc:	bf00      	nop
 8001bfe:	3728      	adds	r7, #40	; 0x28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40005400 	.word	0x40005400
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020400 	.word	0x40020400

08001c10 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <HAL_TIM_PWM_MspInit+0x3c>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d10d      	bne.n	8001c3e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_TIM_PWM_MspInit+0x40>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	4a09      	ldr	r2, [pc, #36]	; (8001c50 <HAL_TIM_PWM_MspInit+0x40>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6413      	str	r3, [r2, #64]	; 0x40
 8001c32:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <HAL_TIM_PWM_MspInit+0x40>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c3e:	bf00      	nop
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40000400 	.word	0x40000400
 8001c50:	40023800 	.word	0x40023800

08001c54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b088      	sub	sp, #32
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 030c 	add.w	r3, r7, #12
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a12      	ldr	r2, [pc, #72]	; (8001cbc <HAL_TIM_MspPostInit+0x68>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d11d      	bne.n	8001cb2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	4b11      	ldr	r3, [pc, #68]	; (8001cc0 <HAL_TIM_MspPostInit+0x6c>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a10      	ldr	r2, [pc, #64]	; (8001cc0 <HAL_TIM_MspPostInit+0x6c>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b0e      	ldr	r3, [pc, #56]	; (8001cc0 <HAL_TIM_MspPostInit+0x6c>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	60bb      	str	r3, [r7, #8]
 8001c90:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c92:	2340      	movs	r3, #64	; 0x40
 8001c94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca6:	f107 030c 	add.w	r3, r7, #12
 8001caa:	4619      	mov	r1, r3
 8001cac:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <HAL_TIM_MspPostInit+0x70>)
 8001cae:	f000 fc31 	bl	8002514 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001cb2:	bf00      	nop
 8001cb4:	3720      	adds	r7, #32
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40000400 	.word	0x40000400
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40020000 	.word	0x40020000

08001cc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08c      	sub	sp, #48	; 0x30
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 031c 	add.w	r3, r7, #28
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a45      	ldr	r2, [pc, #276]	; (8001dfc <HAL_UART_MspInit+0x134>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d153      	bne.n	8001d92 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	61bb      	str	r3, [r7, #24]
 8001cee:	4b44      	ldr	r3, [pc, #272]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf2:	4a43      	ldr	r2, [pc, #268]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001cf4:	f043 0310 	orr.w	r3, r3, #16
 8001cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cfa:	4b41      	ldr	r3, [pc, #260]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfe:	f003 0310 	and.w	r3, r3, #16
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
 8001d0a:	4b3d      	ldr	r3, [pc, #244]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	4a3c      	ldr	r2, [pc, #240]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001d10:	f043 0301 	orr.w	r3, r3, #1
 8001d14:	6313      	str	r3, [r2, #48]	; 0x30
 8001d16:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	617b      	str	r3, [r7, #20]
 8001d20:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	4b36      	ldr	r3, [pc, #216]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a35      	ldr	r2, [pc, #212]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b33      	ldr	r3, [pc, #204]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d44:	2302      	movs	r3, #2
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d50:	2307      	movs	r3, #7
 8001d52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d54:	f107 031c 	add.w	r3, r7, #28
 8001d58:	4619      	mov	r1, r3
 8001d5a:	482a      	ldr	r0, [pc, #168]	; (8001e04 <HAL_UART_MspInit+0x13c>)
 8001d5c:	f000 fbda 	bl	8002514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d64:	2302      	movs	r3, #2
 8001d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d70:	2307      	movs	r3, #7
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d74:	f107 031c 	add.w	r3, r7, #28
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4823      	ldr	r0, [pc, #140]	; (8001e08 <HAL_UART_MspInit+0x140>)
 8001d7c:	f000 fbca 	bl	8002514 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001d80:	2200      	movs	r2, #0
 8001d82:	2105      	movs	r1, #5
 8001d84:	2025      	movs	r0, #37	; 0x25
 8001d86:	f000 fb09 	bl	800239c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d8a:	2025      	movs	r0, #37	; 0x25
 8001d8c:	f000 fb22 	bl	80023d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d90:	e030      	b.n	8001df4 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART2)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a1d      	ldr	r2, [pc, #116]	; (8001e0c <HAL_UART_MspInit+0x144>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d12b      	bne.n	8001df4 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da4:	4a16      	ldr	r2, [pc, #88]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001da6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001daa:	6413      	str	r3, [r2, #64]	; 0x40
 8001dac:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db8:	2300      	movs	r3, #0
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc0:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc8:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <HAL_UART_MspInit+0x138>)
 8001dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	60bb      	str	r3, [r7, #8]
 8001dd2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dd4:	230c      	movs	r3, #12
 8001dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de0:	2303      	movs	r3, #3
 8001de2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001de4:	2307      	movs	r3, #7
 8001de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de8:	f107 031c 	add.w	r3, r7, #28
 8001dec:	4619      	mov	r1, r3
 8001dee:	4805      	ldr	r0, [pc, #20]	; (8001e04 <HAL_UART_MspInit+0x13c>)
 8001df0:	f000 fb90 	bl	8002514 <HAL_GPIO_Init>
}
 8001df4:	bf00      	nop
 8001df6:	3730      	adds	r7, #48	; 0x30
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40011000 	.word	0x40011000
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40020000 	.word	0x40020000
 8001e08:	40020400 	.word	0x40020400
 8001e0c:	40004400 	.word	0x40004400

08001e10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08c      	sub	sp, #48	; 0x30
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e20:	2300      	movs	r3, #0
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <HAL_InitTick+0xd0>)
 8001e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e28:	4a2d      	ldr	r2, [pc, #180]	; (8001ee0 <HAL_InitTick+0xd0>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6453      	str	r3, [r2, #68]	; 0x44
 8001e30:	4b2b      	ldr	r3, [pc, #172]	; (8001ee0 <HAL_InitTick+0xd0>)
 8001e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e3c:	f107 020c 	add.w	r2, r7, #12
 8001e40:	f107 0310 	add.w	r3, r7, #16
 8001e44:	4611      	mov	r1, r2
 8001e46:	4618      	mov	r0, r3
 8001e48:	f003 fa16 	bl	8005278 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e4c:	f003 fa00 	bl	8005250 <HAL_RCC_GetPCLK2Freq>
 8001e50:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e54:	4a23      	ldr	r2, [pc, #140]	; (8001ee4 <HAL_InitTick+0xd4>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9b      	lsrs	r3, r3, #18
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e60:	4b21      	ldr	r3, [pc, #132]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e62:	4a22      	ldr	r2, [pc, #136]	; (8001eec <HAL_InitTick+0xdc>)
 8001e64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e66:	4b20      	ldr	r3, [pc, #128]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e6c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e72:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e74:	4b1c      	ldr	r3, [pc, #112]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e80:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001e86:	4818      	ldr	r0, [pc, #96]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e88:	f003 fa28 	bl	80052dc <HAL_TIM_Base_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001e92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d11b      	bne.n	8001ed2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001e9a:	4813      	ldr	r0, [pc, #76]	; (8001ee8 <HAL_InitTick+0xd8>)
 8001e9c:	f003 fa78 	bl	8005390 <HAL_TIM_Base_Start_IT>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001ea6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d111      	bne.n	8001ed2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001eae:	2019      	movs	r0, #25
 8001eb0:	f000 fa90 	bl	80023d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b0f      	cmp	r3, #15
 8001eb8:	d808      	bhi.n	8001ecc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	2019      	movs	r0, #25
 8001ec0:	f000 fa6c 	bl	800239c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ec4:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <HAL_InitTick+0xe0>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e002      	b.n	8001ed2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ed2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3730      	adds	r7, #48	; 0x30
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	431bde83 	.word	0x431bde83
 8001ee8:	20000a4c 	.word	0x20000a4c
 8001eec:	40010000 	.word	0x40010000
 8001ef0:	20000004 	.word	0x20000004

08001ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <NMI_Handler+0x4>

08001efa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001efe:	e7fe      	b.n	8001efe <HardFault_Handler+0x4>

08001f00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <MemManage_Handler+0x4>

08001f06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0a:	e7fe      	b.n	8001f0a <BusFault_Handler+0x4>

08001f0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <UsageFault_Handler+0x4>

08001f12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f24:	4802      	ldr	r0, [pc, #8]	; (8001f30 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f26:	f003 fae4 	bl	80054f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000a4c 	.word	0x20000a4c

08001f34 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001f38:	4802      	ldr	r0, [pc, #8]	; (8001f44 <I2C1_ER_IRQHandler+0x10>)
 8001f3a:	f001 fd3f 	bl	80039bc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000918 	.word	0x20000918

08001f48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <USART1_IRQHandler+0x10>)
 8001f4e:	f004 f831 	bl	8005fb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200009b4 	.word	0x200009b4

08001f5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
	return 1;
 8001f60:	2301      	movs	r3, #1
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <_kill>:

int _kill(int pid, int sig)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f76:	f006 f9c5 	bl	8008304 <__errno>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2216      	movs	r2, #22
 8001f7e:	601a      	str	r2, [r3, #0]
	return -1;
 8001f80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <_exit>:

void _exit (int status)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f7ff ffe7 	bl	8001f6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f9e:	e7fe      	b.n	8001f9e <_exit+0x12>

08001fa0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	e00a      	b.n	8001fc8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fb2:	f3af 8000 	nop.w
 8001fb6:	4601      	mov	r1, r0
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	1c5a      	adds	r2, r3, #1
 8001fbc:	60ba      	str	r2, [r7, #8]
 8001fbe:	b2ca      	uxtb	r2, r1
 8001fc0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	dbf0      	blt.n	8001fb2 <_read+0x12>
	}

return len;
 8001fd0:	687b      	ldr	r3, [r7, #4]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	60f8      	str	r0, [r7, #12]
 8001fe2:	60b9      	str	r1, [r7, #8]
 8001fe4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	e009      	b.n	8002000 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	60ba      	str	r2, [r7, #8]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fa5b 	bl	80014b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	429a      	cmp	r2, r3
 8002006:	dbf1      	blt.n	8001fec <_write+0x12>
	}
	return len;
 8002008:	687b      	ldr	r3, [r7, #4]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <_close>:

int _close(int file)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
	return -1;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800203a:	605a      	str	r2, [r3, #4]
	return 0;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <_isatty>:

int _isatty(int file)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
	return 1;
 8002052:	2301      	movs	r3, #1
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
	return 0;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002084:	4a14      	ldr	r2, [pc, #80]	; (80020d8 <_sbrk+0x5c>)
 8002086:	4b15      	ldr	r3, [pc, #84]	; (80020dc <_sbrk+0x60>)
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002090:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <_sbrk+0x64>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d102      	bne.n	800209e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <_sbrk+0x64>)
 800209a:	4a12      	ldr	r2, [pc, #72]	; (80020e4 <_sbrk+0x68>)
 800209c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800209e:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <_sbrk+0x64>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d207      	bcs.n	80020bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ac:	f006 f92a 	bl	8008304 <__errno>
 80020b0:	4603      	mov	r3, r0
 80020b2:	220c      	movs	r2, #12
 80020b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020ba:	e009      	b.n	80020d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <_sbrk+0x64>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020c2:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <_sbrk+0x64>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4413      	add	r3, r2
 80020ca:	4a05      	ldr	r2, [pc, #20]	; (80020e0 <_sbrk+0x64>)
 80020cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ce:	68fb      	ldr	r3, [r7, #12]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20020000 	.word	0x20020000
 80020dc:	00000400 	.word	0x00000400
 80020e0:	20000a94 	.word	0x20000a94
 80020e4:	20004800 	.word	0x20004800

080020e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020ec:	4b06      	ldr	r3, [pc, #24]	; (8002108 <SystemInit+0x20>)
 80020ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f2:	4a05      	ldr	r2, [pc, #20]	; (8002108 <SystemInit+0x20>)
 80020f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <Reset_Handler>:
 800210c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002144 <LoopFillZerobss+0x12>
 8002110:	480d      	ldr	r0, [pc, #52]	; (8002148 <LoopFillZerobss+0x16>)
 8002112:	490e      	ldr	r1, [pc, #56]	; (800214c <LoopFillZerobss+0x1a>)
 8002114:	4a0e      	ldr	r2, [pc, #56]	; (8002150 <LoopFillZerobss+0x1e>)
 8002116:	2300      	movs	r3, #0
 8002118:	e002      	b.n	8002120 <LoopCopyDataInit>

0800211a <CopyDataInit>:
 800211a:	58d4      	ldr	r4, [r2, r3]
 800211c:	50c4      	str	r4, [r0, r3]
 800211e:	3304      	adds	r3, #4

08002120 <LoopCopyDataInit>:
 8002120:	18c4      	adds	r4, r0, r3
 8002122:	428c      	cmp	r4, r1
 8002124:	d3f9      	bcc.n	800211a <CopyDataInit>
 8002126:	4a0b      	ldr	r2, [pc, #44]	; (8002154 <LoopFillZerobss+0x22>)
 8002128:	4c0b      	ldr	r4, [pc, #44]	; (8002158 <LoopFillZerobss+0x26>)
 800212a:	2300      	movs	r3, #0
 800212c:	e001      	b.n	8002132 <LoopFillZerobss>

0800212e <FillZerobss>:
 800212e:	6013      	str	r3, [r2, #0]
 8002130:	3204      	adds	r2, #4

08002132 <LoopFillZerobss>:
 8002132:	42a2      	cmp	r2, r4
 8002134:	d3fb      	bcc.n	800212e <FillZerobss>
 8002136:	f7ff ffd7 	bl	80020e8 <SystemInit>
 800213a:	f006 f9df 	bl	80084fc <__libc_init_array>
 800213e:	f7ff f9d3 	bl	80014e8 <main>
 8002142:	4770      	bx	lr
 8002144:	20020000 	.word	0x20020000
 8002148:	20000000 	.word	0x20000000
 800214c:	200001e4 	.word	0x200001e4
 8002150:	0800b9fc 	.word	0x0800b9fc
 8002154:	200001e8 	.word	0x200001e8
 8002158:	20004800 	.word	0x20004800

0800215c <ADC_IRQHandler>:
 800215c:	e7fe      	b.n	800215c <ADC_IRQHandler>
	...

08002160 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002164:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <HAL_Init+0x40>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a0d      	ldr	r2, [pc, #52]	; (80021a0 <HAL_Init+0x40>)
 800216a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800216e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002170:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <HAL_Init+0x40>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <HAL_Init+0x40>)
 8002176:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800217a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800217c:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <HAL_Init+0x40>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a07      	ldr	r2, [pc, #28]	; (80021a0 <HAL_Init+0x40>)
 8002182:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002186:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002188:	2003      	movs	r0, #3
 800218a:	f000 f8fc 	bl	8002386 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800218e:	200f      	movs	r0, #15
 8002190:	f7ff fe3e 	bl	8001e10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002194:	f7ff fcc0 	bl	8001b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40023c00 	.word	0x40023c00

080021a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a8:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <HAL_IncTick+0x20>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	461a      	mov	r2, r3
 80021ae:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_IncTick+0x24>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4413      	add	r3, r2
 80021b4:	4a04      	ldr	r2, [pc, #16]	; (80021c8 <HAL_IncTick+0x24>)
 80021b6:	6013      	str	r3, [r2, #0]
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	20000008 	.word	0x20000008
 80021c8:	20000a98 	.word	0x20000a98

080021cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  return uwTick;
 80021d0:	4b03      	ldr	r3, [pc, #12]	; (80021e0 <HAL_GetTick+0x14>)
 80021d2:	681b      	ldr	r3, [r3, #0]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000a98 	.word	0x20000a98

080021e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021ec:	f7ff ffee 	bl	80021cc <HAL_GetTick>
 80021f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021fc:	d005      	beq.n	800220a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <HAL_Delay+0x44>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4413      	add	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800220a:	bf00      	nop
 800220c:	f7ff ffde 	bl	80021cc <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	429a      	cmp	r2, r3
 800221a:	d8f7      	bhi.n	800220c <HAL_Delay+0x28>
  {
  }
}
 800221c:	bf00      	nop
 800221e:	bf00      	nop
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000008 	.word	0x20000008

0800222c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <__NVIC_SetPriorityGrouping+0x44>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002248:	4013      	ands	r3, r2
 800224a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002254:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800225c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800225e:	4a04      	ldr	r2, [pc, #16]	; (8002270 <__NVIC_SetPriorityGrouping+0x44>)
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	60d3      	str	r3, [r2, #12]
}
 8002264:	bf00      	nop
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002278:	4b04      	ldr	r3, [pc, #16]	; (800228c <__NVIC_GetPriorityGrouping+0x18>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	0a1b      	lsrs	r3, r3, #8
 800227e:	f003 0307 	and.w	r3, r3, #7
}
 8002282:	4618      	mov	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	db0b      	blt.n	80022ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	f003 021f 	and.w	r2, r3, #31
 80022a8:	4907      	ldr	r1, [pc, #28]	; (80022c8 <__NVIC_EnableIRQ+0x38>)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	095b      	lsrs	r3, r3, #5
 80022b0:	2001      	movs	r0, #1
 80022b2:	fa00 f202 	lsl.w	r2, r0, r2
 80022b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	e000e100 	.word	0xe000e100

080022cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	6039      	str	r1, [r7, #0]
 80022d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	db0a      	blt.n	80022f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	b2da      	uxtb	r2, r3
 80022e4:	490c      	ldr	r1, [pc, #48]	; (8002318 <__NVIC_SetPriority+0x4c>)
 80022e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ea:	0112      	lsls	r2, r2, #4
 80022ec:	b2d2      	uxtb	r2, r2
 80022ee:	440b      	add	r3, r1
 80022f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022f4:	e00a      	b.n	800230c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	b2da      	uxtb	r2, r3
 80022fa:	4908      	ldr	r1, [pc, #32]	; (800231c <__NVIC_SetPriority+0x50>)
 80022fc:	79fb      	ldrb	r3, [r7, #7]
 80022fe:	f003 030f 	and.w	r3, r3, #15
 8002302:	3b04      	subs	r3, #4
 8002304:	0112      	lsls	r2, r2, #4
 8002306:	b2d2      	uxtb	r2, r2
 8002308:	440b      	add	r3, r1
 800230a:	761a      	strb	r2, [r3, #24]
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	e000e100 	.word	0xe000e100
 800231c:	e000ed00 	.word	0xe000ed00

08002320 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002320:	b480      	push	{r7}
 8002322:	b089      	sub	sp, #36	; 0x24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f003 0307 	and.w	r3, r3, #7
 8002332:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	f1c3 0307 	rsb	r3, r3, #7
 800233a:	2b04      	cmp	r3, #4
 800233c:	bf28      	it	cs
 800233e:	2304      	movcs	r3, #4
 8002340:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	3304      	adds	r3, #4
 8002346:	2b06      	cmp	r3, #6
 8002348:	d902      	bls.n	8002350 <NVIC_EncodePriority+0x30>
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	3b03      	subs	r3, #3
 800234e:	e000      	b.n	8002352 <NVIC_EncodePriority+0x32>
 8002350:	2300      	movs	r3, #0
 8002352:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002354:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	43da      	mvns	r2, r3
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	401a      	ands	r2, r3
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002368:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	fa01 f303 	lsl.w	r3, r1, r3
 8002372:	43d9      	mvns	r1, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002378:	4313      	orrs	r3, r2
         );
}
 800237a:	4618      	mov	r0, r3
 800237c:	3724      	adds	r7, #36	; 0x24
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b082      	sub	sp, #8
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff ff4c 	bl	800222c <__NVIC_SetPriorityGrouping>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
 80023a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023ae:	f7ff ff61 	bl	8002274 <__NVIC_GetPriorityGrouping>
 80023b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	68b9      	ldr	r1, [r7, #8]
 80023b8:	6978      	ldr	r0, [r7, #20]
 80023ba:	f7ff ffb1 	bl	8002320 <NVIC_EncodePriority>
 80023be:	4602      	mov	r2, r0
 80023c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023c4:	4611      	mov	r1, r2
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff ff80 	bl	80022cc <__NVIC_SetPriority>
}
 80023cc:	bf00      	nop
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff ff54 	bl	8002290 <__NVIC_EnableIRQ>
}
 80023e8:	bf00      	nop
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023fe:	f7ff fee5 	bl	80021cc <HAL_GetTick>
 8002402:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d008      	beq.n	8002422 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2280      	movs	r2, #128	; 0x80
 8002414:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e052      	b.n	80024c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 0216 	bic.w	r2, r2, #22
 8002430:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	695a      	ldr	r2, [r3, #20]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002440:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	2b00      	cmp	r3, #0
 8002448:	d103      	bne.n	8002452 <HAL_DMA_Abort+0x62>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800244e:	2b00      	cmp	r3, #0
 8002450:	d007      	beq.n	8002462 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f022 0208 	bic.w	r2, r2, #8
 8002460:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0201 	bic.w	r2, r2, #1
 8002470:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002472:	e013      	b.n	800249c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002474:	f7ff feaa 	bl	80021cc <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b05      	cmp	r3, #5
 8002480:	d90c      	bls.n	800249c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2220      	movs	r2, #32
 8002486:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2203      	movs	r2, #3
 800248c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e015      	b.n	80024c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1e4      	bne.n	8002474 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ae:	223f      	movs	r2, #63	; 0x3f
 80024b0:	409a      	lsls	r2, r3
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2201      	movs	r2, #1
 80024ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d004      	beq.n	80024ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2280      	movs	r2, #128	; 0x80
 80024e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e00c      	b.n	8002508 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2205      	movs	r2, #5
 80024f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f022 0201 	bic.w	r2, r2, #1
 8002504:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002514:	b480      	push	{r7}
 8002516:	b089      	sub	sp, #36	; 0x24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002526:	2300      	movs	r3, #0
 8002528:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
 800252e:	e159      	b.n	80027e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002530:	2201      	movs	r2, #1
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	4013      	ands	r3, r2
 8002542:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	429a      	cmp	r2, r3
 800254a:	f040 8148 	bne.w	80027de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b01      	cmp	r3, #1
 8002558:	d005      	beq.n	8002566 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002562:	2b02      	cmp	r3, #2
 8002564:	d130      	bne.n	80025c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	2203      	movs	r2, #3
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	4013      	ands	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4313      	orrs	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800259c:	2201      	movs	r2, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	091b      	lsrs	r3, r3, #4
 80025b2:	f003 0201 	and.w	r2, r3, #1
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	4313      	orrs	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 0303 	and.w	r3, r3, #3
 80025d0:	2b03      	cmp	r3, #3
 80025d2:	d017      	beq.n	8002604 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	2203      	movs	r2, #3
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	4013      	ands	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d123      	bne.n	8002658 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	08da      	lsrs	r2, r3, #3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3208      	adds	r2, #8
 8002618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800261c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	220f      	movs	r2, #15
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4013      	ands	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	08da      	lsrs	r2, r3, #3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3208      	adds	r2, #8
 8002652:	69b9      	ldr	r1, [r7, #24]
 8002654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	2203      	movs	r2, #3
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 0203 	and.w	r2, r3, #3
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 80a2 	beq.w	80027de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	4b57      	ldr	r3, [pc, #348]	; (80027fc <HAL_GPIO_Init+0x2e8>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	4a56      	ldr	r2, [pc, #344]	; (80027fc <HAL_GPIO_Init+0x2e8>)
 80026a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026a8:	6453      	str	r3, [r2, #68]	; 0x44
 80026aa:	4b54      	ldr	r3, [pc, #336]	; (80027fc <HAL_GPIO_Init+0x2e8>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026b6:	4a52      	ldr	r2, [pc, #328]	; (8002800 <HAL_GPIO_Init+0x2ec>)
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	089b      	lsrs	r3, r3, #2
 80026bc:	3302      	adds	r3, #2
 80026be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	220f      	movs	r2, #15
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4013      	ands	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a49      	ldr	r2, [pc, #292]	; (8002804 <HAL_GPIO_Init+0x2f0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d019      	beq.n	8002716 <HAL_GPIO_Init+0x202>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a48      	ldr	r2, [pc, #288]	; (8002808 <HAL_GPIO_Init+0x2f4>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d013      	beq.n	8002712 <HAL_GPIO_Init+0x1fe>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a47      	ldr	r2, [pc, #284]	; (800280c <HAL_GPIO_Init+0x2f8>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d00d      	beq.n	800270e <HAL_GPIO_Init+0x1fa>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a46      	ldr	r2, [pc, #280]	; (8002810 <HAL_GPIO_Init+0x2fc>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d007      	beq.n	800270a <HAL_GPIO_Init+0x1f6>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a45      	ldr	r2, [pc, #276]	; (8002814 <HAL_GPIO_Init+0x300>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d101      	bne.n	8002706 <HAL_GPIO_Init+0x1f2>
 8002702:	2304      	movs	r3, #4
 8002704:	e008      	b.n	8002718 <HAL_GPIO_Init+0x204>
 8002706:	2307      	movs	r3, #7
 8002708:	e006      	b.n	8002718 <HAL_GPIO_Init+0x204>
 800270a:	2303      	movs	r3, #3
 800270c:	e004      	b.n	8002718 <HAL_GPIO_Init+0x204>
 800270e:	2302      	movs	r3, #2
 8002710:	e002      	b.n	8002718 <HAL_GPIO_Init+0x204>
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <HAL_GPIO_Init+0x204>
 8002716:	2300      	movs	r3, #0
 8002718:	69fa      	ldr	r2, [r7, #28]
 800271a:	f002 0203 	and.w	r2, r2, #3
 800271e:	0092      	lsls	r2, r2, #2
 8002720:	4093      	lsls	r3, r2
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4313      	orrs	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002728:	4935      	ldr	r1, [pc, #212]	; (8002800 <HAL_GPIO_Init+0x2ec>)
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	089b      	lsrs	r3, r3, #2
 800272e:	3302      	adds	r3, #2
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002736:	4b38      	ldr	r3, [pc, #224]	; (8002818 <HAL_GPIO_Init+0x304>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	4313      	orrs	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800275a:	4a2f      	ldr	r2, [pc, #188]	; (8002818 <HAL_GPIO_Init+0x304>)
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002760:	4b2d      	ldr	r3, [pc, #180]	; (8002818 <HAL_GPIO_Init+0x304>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	43db      	mvns	r3, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4013      	ands	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002784:	4a24      	ldr	r2, [pc, #144]	; (8002818 <HAL_GPIO_Init+0x304>)
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800278a:	4b23      	ldr	r3, [pc, #140]	; (8002818 <HAL_GPIO_Init+0x304>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	43db      	mvns	r3, r3
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4013      	ands	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027ae:	4a1a      	ldr	r2, [pc, #104]	; (8002818 <HAL_GPIO_Init+0x304>)
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027b4:	4b18      	ldr	r3, [pc, #96]	; (8002818 <HAL_GPIO_Init+0x304>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	43db      	mvns	r3, r3
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	4013      	ands	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027d8:	4a0f      	ldr	r2, [pc, #60]	; (8002818 <HAL_GPIO_Init+0x304>)
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	3301      	adds	r3, #1
 80027e2:	61fb      	str	r3, [r7, #28]
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	2b0f      	cmp	r3, #15
 80027e8:	f67f aea2 	bls.w	8002530 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027ec:	bf00      	nop
 80027ee:	bf00      	nop
 80027f0:	3724      	adds	r7, #36	; 0x24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40023800 	.word	0x40023800
 8002800:	40013800 	.word	0x40013800
 8002804:	40020000 	.word	0x40020000
 8002808:	40020400 	.word	0x40020400
 800280c:	40020800 	.word	0x40020800
 8002810:	40020c00 	.word	0x40020c00
 8002814:	40021000 	.word	0x40021000
 8002818:	40013c00 	.word	0x40013c00

0800281c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]
 8002828:	4613      	mov	r3, r2
 800282a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800282c:	787b      	ldrb	r3, [r7, #1]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002838:	e003      	b.n	8002842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	041a      	lsls	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	619a      	str	r2, [r3, #24]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e12b      	b.n	8002aba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d106      	bne.n	800287c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff f97a 	bl	8001b70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2224      	movs	r2, #36	; 0x24
 8002880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f022 0201 	bic.w	r2, r2, #1
 8002892:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028b4:	f002 fcb8 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 80028b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	4a81      	ldr	r2, [pc, #516]	; (8002ac4 <HAL_I2C_Init+0x274>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d807      	bhi.n	80028d4 <HAL_I2C_Init+0x84>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4a80      	ldr	r2, [pc, #512]	; (8002ac8 <HAL_I2C_Init+0x278>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	bf94      	ite	ls
 80028cc:	2301      	movls	r3, #1
 80028ce:	2300      	movhi	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	e006      	b.n	80028e2 <HAL_I2C_Init+0x92>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	4a7d      	ldr	r2, [pc, #500]	; (8002acc <HAL_I2C_Init+0x27c>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	bf94      	ite	ls
 80028dc:	2301      	movls	r3, #1
 80028de:	2300      	movhi	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e0e7      	b.n	8002aba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	4a78      	ldr	r2, [pc, #480]	; (8002ad0 <HAL_I2C_Init+0x280>)
 80028ee:	fba2 2303 	umull	r2, r3, r2, r3
 80028f2:	0c9b      	lsrs	r3, r3, #18
 80028f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	430a      	orrs	r2, r1
 8002908:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	4a6a      	ldr	r2, [pc, #424]	; (8002ac4 <HAL_I2C_Init+0x274>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d802      	bhi.n	8002924 <HAL_I2C_Init+0xd4>
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	3301      	adds	r3, #1
 8002922:	e009      	b.n	8002938 <HAL_I2C_Init+0xe8>
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800292a:	fb02 f303 	mul.w	r3, r2, r3
 800292e:	4a69      	ldr	r2, [pc, #420]	; (8002ad4 <HAL_I2C_Init+0x284>)
 8002930:	fba2 2303 	umull	r2, r3, r2, r3
 8002934:	099b      	lsrs	r3, r3, #6
 8002936:	3301      	adds	r3, #1
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	430b      	orrs	r3, r1
 800293e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800294a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	495c      	ldr	r1, [pc, #368]	; (8002ac4 <HAL_I2C_Init+0x274>)
 8002954:	428b      	cmp	r3, r1
 8002956:	d819      	bhi.n	800298c <HAL_I2C_Init+0x13c>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	1e59      	subs	r1, r3, #1
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	fbb1 f3f3 	udiv	r3, r1, r3
 8002966:	1c59      	adds	r1, r3, #1
 8002968:	f640 73fc 	movw	r3, #4092	; 0xffc
 800296c:	400b      	ands	r3, r1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00a      	beq.n	8002988 <HAL_I2C_Init+0x138>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	1e59      	subs	r1, r3, #1
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002980:	3301      	adds	r3, #1
 8002982:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002986:	e051      	b.n	8002a2c <HAL_I2C_Init+0x1dc>
 8002988:	2304      	movs	r3, #4
 800298a:	e04f      	b.n	8002a2c <HAL_I2C_Init+0x1dc>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d111      	bne.n	80029b8 <HAL_I2C_Init+0x168>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1e58      	subs	r0, r3, #1
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6859      	ldr	r1, [r3, #4]
 800299c:	460b      	mov	r3, r1
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	440b      	add	r3, r1
 80029a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029a6:	3301      	adds	r3, #1
 80029a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	bf0c      	ite	eq
 80029b0:	2301      	moveq	r3, #1
 80029b2:	2300      	movne	r3, #0
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	e012      	b.n	80029de <HAL_I2C_Init+0x18e>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	1e58      	subs	r0, r3, #1
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6859      	ldr	r1, [r3, #4]
 80029c0:	460b      	mov	r3, r1
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	0099      	lsls	r1, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ce:	3301      	adds	r3, #1
 80029d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	bf0c      	ite	eq
 80029d8:	2301      	moveq	r3, #1
 80029da:	2300      	movne	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_I2C_Init+0x196>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e022      	b.n	8002a2c <HAL_I2C_Init+0x1dc>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10e      	bne.n	8002a0c <HAL_I2C_Init+0x1bc>
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	1e58      	subs	r0, r3, #1
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6859      	ldr	r1, [r3, #4]
 80029f6:	460b      	mov	r3, r1
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	440b      	add	r3, r1
 80029fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a00:	3301      	adds	r3, #1
 8002a02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a0a:	e00f      	b.n	8002a2c <HAL_I2C_Init+0x1dc>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	1e58      	subs	r0, r3, #1
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6859      	ldr	r1, [r3, #4]
 8002a14:	460b      	mov	r3, r1
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	0099      	lsls	r1, r3, #2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a22:	3301      	adds	r3, #1
 8002a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	6809      	ldr	r1, [r1, #0]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	69da      	ldr	r2, [r3, #28]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a1b      	ldr	r3, [r3, #32]
 8002a46:	431a      	orrs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6911      	ldr	r1, [r2, #16]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	68d2      	ldr	r2, [r2, #12]
 8002a66:	4311      	orrs	r1, r2
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	430b      	orrs	r3, r1
 8002a6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	695a      	ldr	r2, [r3, #20]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2220      	movs	r2, #32
 8002aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	000186a0 	.word	0x000186a0
 8002ac8:	001e847f 	.word	0x001e847f
 8002acc:	003d08ff 	.word	0x003d08ff
 8002ad0:	431bde83 	.word	0x431bde83
 8002ad4:	10624dd3 	.word	0x10624dd3

08002ad8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af02      	add	r7, sp, #8
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	607a      	str	r2, [r7, #4]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	817b      	strh	r3, [r7, #10]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002aec:	f7ff fb6e 	bl	80021cc <HAL_GetTick>
 8002af0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b20      	cmp	r3, #32
 8002afc:	f040 80e0 	bne.w	8002cc0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	2319      	movs	r3, #25
 8002b06:	2201      	movs	r2, #1
 8002b08:	4970      	ldr	r1, [pc, #448]	; (8002ccc <HAL_I2C_Master_Transmit+0x1f4>)
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f001 fd3e 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b16:	2302      	movs	r3, #2
 8002b18:	e0d3      	b.n	8002cc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <HAL_I2C_Master_Transmit+0x50>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e0cc      	b.n	8002cc2 <HAL_I2C_Master_Transmit+0x1ea>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d007      	beq.n	8002b4e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f042 0201 	orr.w	r2, r2, #1
 8002b4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2221      	movs	r2, #33	; 0x21
 8002b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2210      	movs	r2, #16
 8002b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	893a      	ldrh	r2, [r7, #8]
 8002b7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	4a50      	ldr	r2, [pc, #320]	; (8002cd0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b8e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b90:	8979      	ldrh	r1, [r7, #10]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	6a3a      	ldr	r2, [r7, #32]
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f001 f982 	bl	8003ea0 <I2C_MasterRequestWrite>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e08d      	b.n	8002cc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	613b      	str	r3, [r7, #16]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	613b      	str	r3, [r7, #16]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002bbc:	e066      	b.n	8002c8c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	6a39      	ldr	r1, [r7, #32]
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f001 fdb8 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00d      	beq.n	8002bea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d107      	bne.n	8002be6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002be4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e06b      	b.n	8002cc2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	781a      	ldrb	r2, [r3, #0]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	3b01      	subs	r3, #1
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	f003 0304 	and.w	r3, r3, #4
 8002c24:	2b04      	cmp	r3, #4
 8002c26:	d11b      	bne.n	8002c60 <HAL_I2C_Master_Transmit+0x188>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d017      	beq.n	8002c60 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	781a      	ldrb	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	1c5a      	adds	r2, r3, #1
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	6a39      	ldr	r1, [r7, #32]
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f001 fda8 	bl	80047ba <I2C_WaitOnBTFFlagUntilTimeout>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00d      	beq.n	8002c8c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d107      	bne.n	8002c88 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c86:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e01a      	b.n	8002cc2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d194      	bne.n	8002bbe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ca2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2220      	movs	r2, #32
 8002ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	e000      	b.n	8002cc2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002cc0:	2302      	movs	r3, #2
  }
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	00100002 	.word	0x00100002
 8002cd0:	ffff0000 	.word	0xffff0000

08002cd4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b08c      	sub	sp, #48	; 0x30
 8002cd8:	af02      	add	r7, sp, #8
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	817b      	strh	r3, [r7, #10]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ce8:	f7ff fa70 	bl	80021cc <HAL_GetTick>
 8002cec:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b20      	cmp	r3, #32
 8002cf8:	f040 820b 	bne.w	8003112 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	9300      	str	r3, [sp, #0]
 8002d00:	2319      	movs	r3, #25
 8002d02:	2201      	movs	r2, #1
 8002d04:	497c      	ldr	r1, [pc, #496]	; (8002ef8 <HAL_I2C_Master_Receive+0x224>)
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f001 fc40 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002d12:	2302      	movs	r3, #2
 8002d14:	e1fe      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d101      	bne.n	8002d24 <HAL_I2C_Master_Receive+0x50>
 8002d20:	2302      	movs	r3, #2
 8002d22:	e1f7      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d007      	beq.n	8002d4a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f042 0201 	orr.w	r2, r2, #1
 8002d48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2222      	movs	r2, #34	; 0x22
 8002d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2210      	movs	r2, #16
 8002d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	893a      	ldrh	r2, [r7, #8]
 8002d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	4a5c      	ldr	r2, [pc, #368]	; (8002efc <HAL_I2C_Master_Receive+0x228>)
 8002d8a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d8c:	8979      	ldrh	r1, [r7, #10]
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f001 f906 	bl	8003fa4 <I2C_MasterRequestRead>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e1b8      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d113      	bne.n	8002dd2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002daa:	2300      	movs	r3, #0
 8002dac:	623b      	str	r3, [r7, #32]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	623b      	str	r3, [r7, #32]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	623b      	str	r3, [r7, #32]
 8002dbe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	e18c      	b.n	80030ec <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d11b      	bne.n	8002e12 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dea:	2300      	movs	r3, #0
 8002dec:	61fb      	str	r3, [r7, #28]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	61fb      	str	r3, [r7, #28]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	e16c      	b.n	80030ec <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d11b      	bne.n	8002e52 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61bb      	str	r3, [r7, #24]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	61bb      	str	r3, [r7, #24]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	61bb      	str	r3, [r7, #24]
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	e14c      	b.n	80030ec <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e62:	2300      	movs	r3, #0
 8002e64:	617b      	str	r3, [r7, #20]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002e78:	e138      	b.n	80030ec <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	f200 80f1 	bhi.w	8003066 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d123      	bne.n	8002ed4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e8e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f001 fcd3 	bl	800483c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e139      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	691a      	ldr	r2, [r3, #16]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb2:	1c5a      	adds	r2, r3, #1
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ed2:	e10b      	b.n	80030ec <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d14e      	bne.n	8002f7a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	4906      	ldr	r1, [pc, #24]	; (8002f00 <HAL_I2C_Master_Receive+0x22c>)
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f001 fb50 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d008      	beq.n	8002f04 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e10e      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
 8002ef6:	bf00      	nop
 8002ef8:	00100002 	.word	0x00100002
 8002efc:	ffff0000 	.word	0xffff0000
 8002f00:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	691a      	ldr	r2, [r3, #16]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	1c5a      	adds	r2, r3, #1
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	691a      	ldr	r2, [r3, #16]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	b2d2      	uxtb	r2, r2
 8002f52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f58:	1c5a      	adds	r2, r3, #1
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f62:	3b01      	subs	r3, #1
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	3b01      	subs	r3, #1
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f78:	e0b8      	b.n	80030ec <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	9300      	str	r3, [sp, #0]
 8002f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f80:	2200      	movs	r2, #0
 8002f82:	4966      	ldr	r1, [pc, #408]	; (800311c <HAL_I2C_Master_Receive+0x448>)
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f001 fb01 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d001      	beq.n	8002f94 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0bf      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fa2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	691a      	ldr	r2, [r3, #16]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fae:	b2d2      	uxtb	r2, r2
 8002fb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fdc:	2200      	movs	r2, #0
 8002fde:	494f      	ldr	r1, [pc, #316]	; (800311c <HAL_I2C_Master_Receive+0x448>)
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f001 fad3 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e091      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ffe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	691a      	ldr	r2, [r3, #16]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003012:	1c5a      	adds	r2, r3, #1
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003028:	b29b      	uxth	r3, r3
 800302a:	3b01      	subs	r3, #1
 800302c:	b29a      	uxth	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	691a      	ldr	r2, [r3, #16]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003044:	1c5a      	adds	r2, r3, #1
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304e:	3b01      	subs	r3, #1
 8003050:	b29a      	uxth	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800305a:	b29b      	uxth	r3, r3
 800305c:	3b01      	subs	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003064:	e042      	b.n	80030ec <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003068:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f001 fbe6 	bl	800483c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e04c      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	691a      	ldr	r2, [r3, #16]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308c:	1c5a      	adds	r2, r3, #1
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	3b01      	subs	r3, #1
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f003 0304 	and.w	r3, r3, #4
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d118      	bne.n	80030ec <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	691a      	ldr	r2, [r3, #16]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	b2d2      	uxtb	r2, r2
 80030c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	1c5a      	adds	r2, r3, #1
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	3b01      	subs	r3, #1
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f47f aec2 	bne.w	8002e7a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2220      	movs	r2, #32
 80030fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800310e:	2300      	movs	r3, #0
 8003110:	e000      	b.n	8003114 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003112:	2302      	movs	r3, #2
  }
}
 8003114:	4618      	mov	r0, r3
 8003116:	3728      	adds	r7, #40	; 0x28
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	00010004 	.word	0x00010004

08003120 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af02      	add	r7, sp, #8
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	4608      	mov	r0, r1
 800312a:	4611      	mov	r1, r2
 800312c:	461a      	mov	r2, r3
 800312e:	4603      	mov	r3, r0
 8003130:	817b      	strh	r3, [r7, #10]
 8003132:	460b      	mov	r3, r1
 8003134:	813b      	strh	r3, [r7, #8]
 8003136:	4613      	mov	r3, r2
 8003138:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800313a:	f7ff f847 	bl	80021cc <HAL_GetTick>
 800313e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b20      	cmp	r3, #32
 800314a:	f040 80d9 	bne.w	8003300 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	2319      	movs	r3, #25
 8003154:	2201      	movs	r2, #1
 8003156:	496d      	ldr	r1, [pc, #436]	; (800330c <HAL_I2C_Mem_Write+0x1ec>)
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f001 fa17 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003164:	2302      	movs	r3, #2
 8003166:	e0cc      	b.n	8003302 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800316e:	2b01      	cmp	r3, #1
 8003170:	d101      	bne.n	8003176 <HAL_I2C_Mem_Write+0x56>
 8003172:	2302      	movs	r3, #2
 8003174:	e0c5      	b.n	8003302 <HAL_I2C_Mem_Write+0x1e2>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	2b01      	cmp	r3, #1
 800318a:	d007      	beq.n	800319c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f042 0201 	orr.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2221      	movs	r2, #33	; 0x21
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2240      	movs	r2, #64	; 0x40
 80031b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a3a      	ldr	r2, [r7, #32]
 80031c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80031cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4a4d      	ldr	r2, [pc, #308]	; (8003310 <HAL_I2C_Mem_Write+0x1f0>)
 80031dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031de:	88f8      	ldrh	r0, [r7, #6]
 80031e0:	893a      	ldrh	r2, [r7, #8]
 80031e2:	8979      	ldrh	r1, [r7, #10]
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	9301      	str	r3, [sp, #4]
 80031e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	4603      	mov	r3, r0
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 ffa6 	bl	8004140 <I2C_RequestMemoryWrite>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d052      	beq.n	80032a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e081      	b.n	8003302 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f001 fa98 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00d      	beq.n	800322a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003212:	2b04      	cmp	r3, #4
 8003214:	d107      	bne.n	8003226 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003224:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e06b      	b.n	8003302 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322e:	781a      	ldrb	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	1c5a      	adds	r2, r3, #1
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003250:	b29b      	uxth	r3, r3
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	f003 0304 	and.w	r3, r3, #4
 8003264:	2b04      	cmp	r3, #4
 8003266:	d11b      	bne.n	80032a0 <HAL_I2C_Mem_Write+0x180>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800326c:	2b00      	cmp	r3, #0
 800326e:	d017      	beq.n	80032a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003274:	781a      	ldrb	r2, [r3, #0]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003280:	1c5a      	adds	r2, r3, #1
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328a:	3b01      	subs	r3, #1
 800328c:	b29a      	uxth	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003296:	b29b      	uxth	r3, r3
 8003298:	3b01      	subs	r3, #1
 800329a:	b29a      	uxth	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1aa      	bne.n	80031fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f001 fa84 	bl	80047ba <I2C_WaitOnBTFFlagUntilTimeout>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00d      	beq.n	80032d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d107      	bne.n	80032d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e016      	b.n	8003302 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2220      	movs	r2, #32
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	e000      	b.n	8003302 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003300:	2302      	movs	r3, #2
  }
}
 8003302:	4618      	mov	r0, r3
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	00100002 	.word	0x00100002
 8003310:	ffff0000 	.word	0xffff0000

08003314 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b08c      	sub	sp, #48	; 0x30
 8003318:	af02      	add	r7, sp, #8
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	4608      	mov	r0, r1
 800331e:	4611      	mov	r1, r2
 8003320:	461a      	mov	r2, r3
 8003322:	4603      	mov	r3, r0
 8003324:	817b      	strh	r3, [r7, #10]
 8003326:	460b      	mov	r3, r1
 8003328:	813b      	strh	r3, [r7, #8]
 800332a:	4613      	mov	r3, r2
 800332c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800332e:	f7fe ff4d 	bl	80021cc <HAL_GetTick>
 8003332:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b20      	cmp	r3, #32
 800333e:	f040 8208 	bne.w	8003752 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	2319      	movs	r3, #25
 8003348:	2201      	movs	r2, #1
 800334a:	497b      	ldr	r1, [pc, #492]	; (8003538 <HAL_I2C_Mem_Read+0x224>)
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f001 f91d 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003358:	2302      	movs	r3, #2
 800335a:	e1fb      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003362:	2b01      	cmp	r3, #1
 8003364:	d101      	bne.n	800336a <HAL_I2C_Mem_Read+0x56>
 8003366:	2302      	movs	r3, #2
 8003368:	e1f4      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b01      	cmp	r3, #1
 800337e:	d007      	beq.n	8003390 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0201 	orr.w	r2, r2, #1
 800338e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800339e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2222      	movs	r2, #34	; 0x22
 80033a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2240      	movs	r2, #64	; 0x40
 80033ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80033c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4a5b      	ldr	r2, [pc, #364]	; (800353c <HAL_I2C_Mem_Read+0x228>)
 80033d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033d2:	88f8      	ldrh	r0, [r7, #6]
 80033d4:	893a      	ldrh	r2, [r7, #8]
 80033d6:	8979      	ldrh	r1, [r7, #10]
 80033d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033da:	9301      	str	r3, [sp, #4]
 80033dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	4603      	mov	r3, r0
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 ff42 	bl	800426c <I2C_RequestMemoryRead>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e1b0      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d113      	bne.n	8003422 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033fa:	2300      	movs	r3, #0
 80033fc:	623b      	str	r3, [r7, #32]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	623b      	str	r3, [r7, #32]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	623b      	str	r3, [r7, #32]
 800340e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	e184      	b.n	800372c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003426:	2b01      	cmp	r3, #1
 8003428:	d11b      	bne.n	8003462 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003438:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800343a:	2300      	movs	r3, #0
 800343c:	61fb      	str	r3, [r7, #28]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	61fb      	str	r3, [r7, #28]
 800344e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	e164      	b.n	800372c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003466:	2b02      	cmp	r3, #2
 8003468:	d11b      	bne.n	80034a2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003478:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003488:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800348a:	2300      	movs	r3, #0
 800348c:	61bb      	str	r3, [r7, #24]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	61bb      	str	r3, [r7, #24]
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	e144      	b.n	800372c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034b8:	e138      	b.n	800372c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034be:	2b03      	cmp	r3, #3
 80034c0:	f200 80f1 	bhi.w	80036a6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d123      	bne.n	8003514 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f001 f9b3 	bl	800483c <I2C_WaitOnRXNEFlagUntilTimeout>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e139      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	691a      	ldr	r2, [r3, #16]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034fc:	3b01      	subs	r3, #1
 80034fe:	b29a      	uxth	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003508:	b29b      	uxth	r3, r3
 800350a:	3b01      	subs	r3, #1
 800350c:	b29a      	uxth	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003512:	e10b      	b.n	800372c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003518:	2b02      	cmp	r3, #2
 800351a:	d14e      	bne.n	80035ba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003522:	2200      	movs	r2, #0
 8003524:	4906      	ldr	r1, [pc, #24]	; (8003540 <HAL_I2C_Mem_Read+0x22c>)
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f001 f830 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d008      	beq.n	8003544 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e10e      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
 8003536:	bf00      	nop
 8003538:	00100002 	.word	0x00100002
 800353c:	ffff0000 	.word	0xffff0000
 8003540:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003552:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	691a      	ldr	r2, [r3, #16]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003566:	1c5a      	adds	r2, r3, #1
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003570:	3b01      	subs	r3, #1
 8003572:	b29a      	uxth	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	691a      	ldr	r2, [r3, #16]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	b2d2      	uxtb	r2, r2
 8003592:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035b8:	e0b8      	b.n	800372c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c0:	2200      	movs	r2, #0
 80035c2:	4966      	ldr	r1, [pc, #408]	; (800375c <HAL_I2C_Mem_Read+0x448>)
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 ffe1 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0bf      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691a      	ldr	r2, [r3, #16]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800361c:	2200      	movs	r2, #0
 800361e:	494f      	ldr	r1, [pc, #316]	; (800375c <HAL_I2C_Mem_Read+0x448>)
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 ffb3 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e091      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800363e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	691a      	ldr	r2, [r3, #16]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364a:	b2d2      	uxtb	r2, r2
 800364c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003652:	1c5a      	adds	r2, r3, #1
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800365c:	3b01      	subs	r3, #1
 800365e:	b29a      	uxth	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003668:	b29b      	uxth	r3, r3
 800366a:	3b01      	subs	r3, #1
 800366c:	b29a      	uxth	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	691a      	ldr	r2, [r3, #16]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	b2d2      	uxtb	r2, r2
 800367e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368e:	3b01      	subs	r3, #1
 8003690:	b29a      	uxth	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369a:	b29b      	uxth	r3, r3
 800369c:	3b01      	subs	r3, #1
 800369e:	b29a      	uxth	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036a4:	e042      	b.n	800372c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f001 f8c6 	bl	800483c <I2C_WaitOnRXNEFlagUntilTimeout>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e04c      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	f003 0304 	and.w	r3, r3, #4
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	d118      	bne.n	800372c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	691a      	ldr	r2, [r3, #16]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003716:	3b01      	subs	r3, #1
 8003718:	b29a      	uxth	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003730:	2b00      	cmp	r3, #0
 8003732:	f47f aec2 	bne.w	80034ba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2220      	movs	r2, #32
 800373a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800374e:	2300      	movs	r3, #0
 8003750:	e000      	b.n	8003754 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003752:	2302      	movs	r3, #2
  }
}
 8003754:	4618      	mov	r0, r3
 8003756:	3728      	adds	r7, #40	; 0x28
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	00010004 	.word	0x00010004

08003760 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08a      	sub	sp, #40	; 0x28
 8003764:	af02      	add	r7, sp, #8
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	607a      	str	r2, [r7, #4]
 800376a:	603b      	str	r3, [r7, #0]
 800376c:	460b      	mov	r3, r1
 800376e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003770:	f7fe fd2c 	bl	80021cc <HAL_GetTick>
 8003774:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003776:	2300      	movs	r3, #0
 8003778:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b20      	cmp	r3, #32
 8003784:	f040 8111 	bne.w	80039aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	2319      	movs	r3, #25
 800378e:	2201      	movs	r2, #1
 8003790:	4988      	ldr	r1, [pc, #544]	; (80039b4 <HAL_I2C_IsDeviceReady+0x254>)
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 fefa 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800379e:	2302      	movs	r3, #2
 80037a0:	e104      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_I2C_IsDeviceReady+0x50>
 80037ac:	2302      	movs	r3, #2
 80037ae:	e0fd      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x24c>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d007      	beq.n	80037d6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f042 0201 	orr.w	r2, r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2224      	movs	r2, #36	; 0x24
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4a70      	ldr	r2, [pc, #448]	; (80039b8 <HAL_I2C_IsDeviceReady+0x258>)
 80037f8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003808:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	2200      	movs	r2, #0
 8003812:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 feb8 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00d      	beq.n	800383e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003830:	d103      	bne.n	800383a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003838:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e0b6      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800383e:	897b      	ldrh	r3, [r7, #10]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	461a      	mov	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800384c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800384e:	f7fe fcbd 	bl	80021cc <HAL_GetTick>
 8003852:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b02      	cmp	r3, #2
 8003860:	bf0c      	ite	eq
 8003862:	2301      	moveq	r3, #1
 8003864:	2300      	movne	r3, #0
 8003866:	b2db      	uxtb	r3, r3
 8003868:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003874:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003878:	bf0c      	ite	eq
 800387a:	2301      	moveq	r3, #1
 800387c:	2300      	movne	r3, #0
 800387e:	b2db      	uxtb	r3, r3
 8003880:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003882:	e025      	b.n	80038d0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003884:	f7fe fca2 	bl	80021cc <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	429a      	cmp	r2, r3
 8003892:	d302      	bcc.n	800389a <HAL_I2C_IsDeviceReady+0x13a>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d103      	bne.n	80038a2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	22a0      	movs	r2, #160	; 0xa0
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	bf0c      	ite	eq
 80038b0:	2301      	moveq	r3, #1
 80038b2:	2300      	movne	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038c6:	bf0c      	ite	eq
 80038c8:	2301      	moveq	r3, #1
 80038ca:	2300      	movne	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2ba0      	cmp	r3, #160	; 0xa0
 80038da:	d005      	beq.n	80038e8 <HAL_I2C_IsDeviceReady+0x188>
 80038dc:	7dfb      	ldrb	r3, [r7, #23]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <HAL_I2C_IsDeviceReady+0x188>
 80038e2:	7dbb      	ldrb	r3, [r7, #22]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d0cd      	beq.n	8003884 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d129      	bne.n	8003952 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800390c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	2319      	movs	r3, #25
 800392a:	2201      	movs	r2, #1
 800392c:	4921      	ldr	r1, [pc, #132]	; (80039b4 <HAL_I2C_IsDeviceReady+0x254>)
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 fe2c 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e036      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2220      	movs	r2, #32
 8003942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	e02c      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003960:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800396a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	2319      	movs	r3, #25
 8003972:	2201      	movs	r2, #1
 8003974:	490f      	ldr	r1, [pc, #60]	; (80039b4 <HAL_I2C_IsDeviceReady+0x254>)
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 fe08 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e012      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	3301      	adds	r3, #1
 800398a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	429a      	cmp	r2, r3
 8003992:	f4ff af32 	bcc.w	80037fa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2220      	movs	r2, #32
 800399a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80039aa:	2302      	movs	r3, #2
  }
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3720      	adds	r7, #32
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	00100002 	.word	0x00100002
 80039b8:	ffff0000 	.word	0xffff0000

080039bc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08a      	sub	sp, #40	; 0x28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80039d4:	2300      	movs	r3, #0
 80039d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039de:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	0a1b      	lsrs	r3, r3, #8
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00e      	beq.n	8003a0a <HAL_I2C_ER_IRQHandler+0x4e>
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	0a1b      	lsrs	r3, r3, #8
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d008      	beq.n	8003a0a <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80039f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a08:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a0a:	6a3b      	ldr	r3, [r7, #32]
 8003a0c:	0a5b      	lsrs	r3, r3, #9
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00e      	beq.n	8003a34 <HAL_I2C_ER_IRQHandler+0x78>
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	0a1b      	lsrs	r3, r3, #8
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d008      	beq.n	8003a34 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	f043 0302 	orr.w	r3, r3, #2
 8003a28:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003a32:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	0a9b      	lsrs	r3, r3, #10
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d03f      	beq.n	8003ac0 <HAL_I2C_ER_IRQHandler+0x104>
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	0a1b      	lsrs	r3, r3, #8
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d039      	beq.n	8003ac0 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003a4c:	7efb      	ldrb	r3, [r7, #27]
 8003a4e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a5e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a64:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003a66:	7ebb      	ldrb	r3, [r7, #26]
 8003a68:	2b20      	cmp	r3, #32
 8003a6a:	d112      	bne.n	8003a92 <HAL_I2C_ER_IRQHandler+0xd6>
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10f      	bne.n	8003a92 <HAL_I2C_ER_IRQHandler+0xd6>
 8003a72:	7cfb      	ldrb	r3, [r7, #19]
 8003a74:	2b21      	cmp	r3, #33	; 0x21
 8003a76:	d008      	beq.n	8003a8a <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003a78:	7cfb      	ldrb	r3, [r7, #19]
 8003a7a:	2b29      	cmp	r3, #41	; 0x29
 8003a7c:	d005      	beq.n	8003a8a <HAL_I2C_ER_IRQHandler+0xce>
 8003a7e:	7cfb      	ldrb	r3, [r7, #19]
 8003a80:	2b28      	cmp	r3, #40	; 0x28
 8003a82:	d106      	bne.n	8003a92 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b21      	cmp	r3, #33	; 0x21
 8003a88:	d103      	bne.n	8003a92 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 f866 	bl	8003b5c <I2C_Slave_AF>
 8003a90:	e016      	b.n	8003ac0 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a9a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9e:	f043 0304 	orr.w	r3, r3, #4
 8003aa2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003aa4:	7efb      	ldrb	r3, [r7, #27]
 8003aa6:	2b10      	cmp	r3, #16
 8003aa8:	d002      	beq.n	8003ab0 <HAL_I2C_ER_IRQHandler+0xf4>
 8003aaa:	7efb      	ldrb	r3, [r7, #27]
 8003aac:	2b40      	cmp	r3, #64	; 0x40
 8003aae:	d107      	bne.n	8003ac0 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003abe:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ac0:	6a3b      	ldr	r3, [r7, #32]
 8003ac2:	0adb      	lsrs	r3, r3, #11
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00e      	beq.n	8003aea <HAL_I2C_ER_IRQHandler+0x12e>
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d008      	beq.n	8003aea <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ada:	f043 0308 	orr.w	r3, r3, #8
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003ae8:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f89d 	bl	8003c3c <I2C_ITError>
  }
}
 8003b02:	bf00      	nop
 8003b04:	3728      	adds	r7, #40	; 0x28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b3a:	bf00      	nop
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
	...

08003b5c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b70:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d002      	beq.n	8003b7e <I2C_Slave_AF+0x22>
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b20      	cmp	r3, #32
 8003b7c:	d129      	bne.n	8003bd2 <I2C_Slave_AF+0x76>
 8003b7e:	7bfb      	ldrb	r3, [r7, #15]
 8003b80:	2b28      	cmp	r3, #40	; 0x28
 8003b82:	d126      	bne.n	8003bd2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a2c      	ldr	r2, [pc, #176]	; (8003c38 <I2C_Slave_AF+0xdc>)
 8003b88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b98:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ba2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7ff ffa7 	bl	8003b1e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003bd0:	e02e      	b.n	8003c30 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
 8003bd4:	2b21      	cmp	r3, #33	; 0x21
 8003bd6:	d126      	bne.n	8003c26 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a17      	ldr	r2, [pc, #92]	; (8003c38 <I2C_Slave_AF+0xdc>)
 8003bdc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2221      	movs	r2, #33	; 0x21
 8003be2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c02:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c0c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c1c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff ff73 	bl	8003b0a <HAL_I2C_SlaveTxCpltCallback>
}
 8003c24:	e004      	b.n	8003c30 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c2e:	615a      	str	r2, [r3, #20]
}
 8003c30:	bf00      	nop
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	ffff0000 	.word	0xffff0000

08003c3c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c4a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c52:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c54:	7bbb      	ldrb	r3, [r7, #14]
 8003c56:	2b10      	cmp	r3, #16
 8003c58:	d002      	beq.n	8003c60 <I2C_ITError+0x24>
 8003c5a:	7bbb      	ldrb	r3, [r7, #14]
 8003c5c:	2b40      	cmp	r3, #64	; 0x40
 8003c5e:	d10a      	bne.n	8003c76 <I2C_ITError+0x3a>
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b22      	cmp	r3, #34	; 0x22
 8003c64:	d107      	bne.n	8003c76 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c74:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c76:	7bfb      	ldrb	r3, [r7, #15]
 8003c78:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c7c:	2b28      	cmp	r3, #40	; 0x28
 8003c7e:	d107      	bne.n	8003c90 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2228      	movs	r2, #40	; 0x28
 8003c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003c8e:	e015      	b.n	8003cbc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c9e:	d00a      	beq.n	8003cb6 <I2C_ITError+0x7a>
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
 8003ca2:	2b60      	cmp	r3, #96	; 0x60
 8003ca4:	d007      	beq.n	8003cb6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cca:	d162      	bne.n	8003d92 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cda:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ce0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d020      	beq.n	8003d2c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cee:	4a6a      	ldr	r2, [pc, #424]	; (8003e98 <I2C_ITError+0x25c>)
 8003cf0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7fe fbea 	bl	80024d0 <HAL_DMA_Abort_IT>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 8089 	beq.w	8003e16 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0201 	bic.w	r2, r2, #1
 8003d12:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d26:	4610      	mov	r0, r2
 8003d28:	4798      	blx	r3
 8003d2a:	e074      	b.n	8003e16 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d30:	4a59      	ldr	r2, [pc, #356]	; (8003e98 <I2C_ITError+0x25c>)
 8003d32:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fe fbc9 	bl	80024d0 <HAL_DMA_Abort_IT>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d068      	beq.n	8003e16 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d4e:	2b40      	cmp	r3, #64	; 0x40
 8003d50:	d10b      	bne.n	8003d6a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	691a      	ldr	r2, [r3, #16]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	b2d2      	uxtb	r2, r2
 8003d5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d64:	1c5a      	adds	r2, r3, #1
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0201 	bic.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2220      	movs	r2, #32
 8003d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d8c:	4610      	mov	r0, r2
 8003d8e:	4798      	blx	r3
 8003d90:	e041      	b.n	8003e16 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b60      	cmp	r3, #96	; 0x60
 8003d9c:	d125      	bne.n	8003dea <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2220      	movs	r2, #32
 8003da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db6:	2b40      	cmp	r3, #64	; 0x40
 8003db8:	d10b      	bne.n	8003dd2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc4:	b2d2      	uxtb	r2, r2
 8003dc6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0201 	bic.w	r2, r2, #1
 8003de0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7ff feaf 	bl	8003b46 <HAL_I2C_AbortCpltCallback>
 8003de8:	e015      	b.n	8003e16 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df4:	2b40      	cmp	r3, #64	; 0x40
 8003df6:	d10b      	bne.n	8003e10 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	691a      	ldr	r2, [r3, #16]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff fe8e 	bl	8003b32 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10e      	bne.n	8003e44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d109      	bne.n	8003e44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d104      	bne.n	8003e44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d007      	beq.n	8003e54 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	685a      	ldr	r2, [r3, #4]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e52:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e5a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e60:	f003 0304 	and.w	r3, r3, #4
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	d113      	bne.n	8003e90 <I2C_ITError+0x254>
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	2b28      	cmp	r3, #40	; 0x28
 8003e6c:	d110      	bne.n	8003e90 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a0a      	ldr	r2, [pc, #40]	; (8003e9c <I2C_ITError+0x260>)
 8003e72:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2220      	movs	r2, #32
 8003e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff fe47 	bl	8003b1e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003e90:	bf00      	nop
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	0800443d 	.word	0x0800443d
 8003e9c:	ffff0000 	.word	0xffff0000

08003ea0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af02      	add	r7, sp, #8
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	607a      	str	r2, [r7, #4]
 8003eaa:	603b      	str	r3, [r7, #0]
 8003eac:	460b      	mov	r3, r1
 8003eae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2b08      	cmp	r3, #8
 8003eba:	d006      	beq.n	8003eca <I2C_MasterRequestWrite+0x2a>
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d003      	beq.n	8003eca <I2C_MasterRequestWrite+0x2a>
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ec8:	d108      	bne.n	8003edc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	e00b      	b.n	8003ef4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee0:	2b12      	cmp	r3, #18
 8003ee2:	d107      	bne.n	8003ef4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ef2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f000 fb43 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00d      	beq.n	8003f28 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f1a:	d103      	bne.n	8003f24 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e035      	b.n	8003f94 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f30:	d108      	bne.n	8003f44 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f32:	897b      	ldrh	r3, [r7, #10]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	461a      	mov	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f40:	611a      	str	r2, [r3, #16]
 8003f42:	e01b      	b.n	8003f7c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f44:	897b      	ldrh	r3, [r7, #10]
 8003f46:	11db      	asrs	r3, r3, #7
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	f003 0306 	and.w	r3, r3, #6
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	f063 030f 	orn	r3, r3, #15
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	490e      	ldr	r1, [pc, #56]	; (8003f9c <I2C_MasterRequestWrite+0xfc>)
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fb69 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e010      	b.n	8003f94 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f72:	897b      	ldrh	r3, [r7, #10]
 8003f74:	b2da      	uxtb	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	4907      	ldr	r1, [pc, #28]	; (8003fa0 <I2C_MasterRequestWrite+0x100>)
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 fb59 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e000      	b.n	8003f94 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3718      	adds	r7, #24
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	00010008 	.word	0x00010008
 8003fa0:	00010002 	.word	0x00010002

08003fa4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b088      	sub	sp, #32
 8003fa8:	af02      	add	r7, sp, #8
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	607a      	str	r2, [r7, #4]
 8003fae:	603b      	str	r3, [r7, #0]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fc8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	d006      	beq.n	8003fde <I2C_MasterRequestRead+0x3a>
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d003      	beq.n	8003fde <I2C_MasterRequestRead+0x3a>
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fdc:	d108      	bne.n	8003ff0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fec:	601a      	str	r2, [r3, #0]
 8003fee:	e00b      	b.n	8004008 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff4:	2b11      	cmp	r3, #17
 8003ff6:	d107      	bne.n	8004008 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004006:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 fab9 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00d      	beq.n	800403c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800402a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800402e:	d103      	bne.n	8004038 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004036:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e079      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004044:	d108      	bne.n	8004058 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004046:	897b      	ldrh	r3, [r7, #10]
 8004048:	b2db      	uxtb	r3, r3
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	b2da      	uxtb	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	611a      	str	r2, [r3, #16]
 8004056:	e05f      	b.n	8004118 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004058:	897b      	ldrh	r3, [r7, #10]
 800405a:	11db      	asrs	r3, r3, #7
 800405c:	b2db      	uxtb	r3, r3
 800405e:	f003 0306 	and.w	r3, r3, #6
 8004062:	b2db      	uxtb	r3, r3
 8004064:	f063 030f 	orn	r3, r3, #15
 8004068:	b2da      	uxtb	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	4930      	ldr	r1, [pc, #192]	; (8004138 <I2C_MasterRequestRead+0x194>)
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 fadf 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e054      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004086:	897b      	ldrh	r3, [r7, #10]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	4929      	ldr	r1, [pc, #164]	; (800413c <I2C_MasterRequestRead+0x198>)
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 facf 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e044      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a6:	2300      	movs	r3, #0
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	613b      	str	r3, [r7, #16]
 80040ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 fa57 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00d      	beq.n	8004100 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040f2:	d103      	bne.n	80040fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040fa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e017      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004100:	897b      	ldrh	r3, [r7, #10]
 8004102:	11db      	asrs	r3, r3, #7
 8004104:	b2db      	uxtb	r3, r3
 8004106:	f003 0306 	and.w	r3, r3, #6
 800410a:	b2db      	uxtb	r3, r3
 800410c:	f063 030e 	orn	r3, r3, #14
 8004110:	b2da      	uxtb	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	4907      	ldr	r1, [pc, #28]	; (800413c <I2C_MasterRequestRead+0x198>)
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 fa8b 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e000      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3718      	adds	r7, #24
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	00010008 	.word	0x00010008
 800413c:	00010002 	.word	0x00010002

08004140 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af02      	add	r7, sp, #8
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	4608      	mov	r0, r1
 800414a:	4611      	mov	r1, r2
 800414c:	461a      	mov	r2, r3
 800414e:	4603      	mov	r3, r0
 8004150:	817b      	strh	r3, [r7, #10]
 8004152:	460b      	mov	r3, r1
 8004154:	813b      	strh	r3, [r7, #8]
 8004156:	4613      	mov	r3, r2
 8004158:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004168:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	2200      	movs	r2, #0
 8004172:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 fa08 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00d      	beq.n	800419e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004190:	d103      	bne.n	800419a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004198:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e05f      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800419e:	897b      	ldrh	r3, [r7, #10]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	461a      	mov	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b0:	6a3a      	ldr	r2, [r7, #32]
 80041b2:	492d      	ldr	r1, [pc, #180]	; (8004268 <I2C_RequestMemoryWrite+0x128>)
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fa40 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e04c      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c4:	2300      	movs	r3, #0
 80041c6:	617b      	str	r3, [r7, #20]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	617b      	str	r3, [r7, #20]
 80041d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041dc:	6a39      	ldr	r1, [r7, #32]
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 faaa 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00d      	beq.n	8004206 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d107      	bne.n	8004202 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004200:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e02b      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004206:	88fb      	ldrh	r3, [r7, #6]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d105      	bne.n	8004218 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800420c:	893b      	ldrh	r3, [r7, #8]
 800420e:	b2da      	uxtb	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	611a      	str	r2, [r3, #16]
 8004216:	e021      	b.n	800425c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004218:	893b      	ldrh	r3, [r7, #8]
 800421a:	0a1b      	lsrs	r3, r3, #8
 800421c:	b29b      	uxth	r3, r3
 800421e:	b2da      	uxtb	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004228:	6a39      	ldr	r1, [r7, #32]
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 fa84 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00d      	beq.n	8004252 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	2b04      	cmp	r3, #4
 800423c:	d107      	bne.n	800424e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800424c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e005      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004252:	893b      	ldrh	r3, [r7, #8]
 8004254:	b2da      	uxtb	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	00010002 	.word	0x00010002

0800426c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b088      	sub	sp, #32
 8004270:	af02      	add	r7, sp, #8
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	4608      	mov	r0, r1
 8004276:	4611      	mov	r1, r2
 8004278:	461a      	mov	r2, r3
 800427a:	4603      	mov	r3, r0
 800427c:	817b      	strh	r3, [r7, #10]
 800427e:	460b      	mov	r3, r1
 8004280:	813b      	strh	r3, [r7, #8]
 8004282:	4613      	mov	r3, r2
 8004284:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004294:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 f96a 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00d      	beq.n	80042da <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042cc:	d103      	bne.n	80042d6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e0aa      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042da:	897b      	ldrh	r3, [r7, #10]
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	461a      	mov	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80042e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ec:	6a3a      	ldr	r2, [r7, #32]
 80042ee:	4952      	ldr	r1, [pc, #328]	; (8004438 <I2C_RequestMemoryRead+0x1cc>)
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f9a2 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e097      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	617b      	str	r3, [r7, #20]
 8004314:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004318:	6a39      	ldr	r1, [r7, #32]
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 fa0c 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00d      	beq.n	8004342 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432a:	2b04      	cmp	r3, #4
 800432c:	d107      	bne.n	800433e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800433c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e076      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004342:	88fb      	ldrh	r3, [r7, #6]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d105      	bne.n	8004354 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004348:	893b      	ldrh	r3, [r7, #8]
 800434a:	b2da      	uxtb	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	611a      	str	r2, [r3, #16]
 8004352:	e021      	b.n	8004398 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004354:	893b      	ldrh	r3, [r7, #8]
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	b29b      	uxth	r3, r3
 800435a:	b2da      	uxtb	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004364:	6a39      	ldr	r1, [r7, #32]
 8004366:	68f8      	ldr	r0, [r7, #12]
 8004368:	f000 f9e6 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00d      	beq.n	800438e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	2b04      	cmp	r3, #4
 8004378:	d107      	bne.n	800438a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004388:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e050      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800438e:	893b      	ldrh	r3, [r7, #8]
 8004390:	b2da      	uxtb	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800439a:	6a39      	ldr	r1, [r7, #32]
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 f9cb 	bl	8004738 <I2C_WaitOnTXEFlagUntilTimeout>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00d      	beq.n	80043c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d107      	bne.n	80043c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e035      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	2200      	movs	r2, #0
 80043dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f8d3 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00d      	beq.n	8004408 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043fa:	d103      	bne.n	8004404 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004402:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e013      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004408:	897b      	ldrh	r3, [r7, #10]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	b2da      	uxtb	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	6a3a      	ldr	r2, [r7, #32]
 800441c:	4906      	ldr	r1, [pc, #24]	; (8004438 <I2C_RequestMemoryRead+0x1cc>)
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f000 f90b 	bl	800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e000      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	00010002 	.word	0x00010002

0800443c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004454:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004456:	4b4b      	ldr	r3, [pc, #300]	; (8004584 <I2C_DMAAbort+0x148>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	08db      	lsrs	r3, r3, #3
 800445c:	4a4a      	ldr	r2, [pc, #296]	; (8004588 <I2C_DMAAbort+0x14c>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	0a1a      	lsrs	r2, r3, #8
 8004464:	4613      	mov	r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	00da      	lsls	r2, r3, #3
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d106      	bne.n	8004484 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	f043 0220 	orr.w	r2, r3, #32
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004482:	e00a      	b.n	800449a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	3b01      	subs	r3, #1
 8004488:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004494:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004498:	d0ea      	beq.n	8004470 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044a6:	2200      	movs	r2, #0
 80044a8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b6:	2200      	movs	r2, #0
 80044b8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044c8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	2200      	movs	r2, #0
 80044ce:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044dc:	2200      	movs	r2, #0
 80044de:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ec:	2200      	movs	r2, #0
 80044ee:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0201 	bic.w	r2, r2, #1
 80044fe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b60      	cmp	r3, #96	; 0x60
 800450a:	d10e      	bne.n	800452a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2220      	movs	r2, #32
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2200      	movs	r2, #0
 8004520:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004522:	6978      	ldr	r0, [r7, #20]
 8004524:	f7ff fb0f 	bl	8003b46 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004528:	e027      	b.n	800457a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800452a:	7cfb      	ldrb	r3, [r7, #19]
 800452c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004530:	2b28      	cmp	r3, #40	; 0x28
 8004532:	d117      	bne.n	8004564 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004552:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2200      	movs	r2, #0
 8004558:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2228      	movs	r2, #40	; 0x28
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004562:	e007      	b.n	8004574 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004574:	6978      	ldr	r0, [r7, #20]
 8004576:	f7ff fadc 	bl	8003b32 <HAL_I2C_ErrorCallback>
}
 800457a:	bf00      	nop
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000000 	.word	0x20000000
 8004588:	14f8b589 	.word	0x14f8b589

0800458c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	4613      	mov	r3, r2
 800459a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800459c:	e025      	b.n	80045ea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045a4:	d021      	beq.n	80045ea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a6:	f7fd fe11 	bl	80021cc <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d302      	bcc.n	80045bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d116      	bne.n	80045ea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2220      	movs	r2, #32
 80045c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d6:	f043 0220 	orr.w	r2, r3, #32
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e023      	b.n	8004632 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	0c1b      	lsrs	r3, r3, #16
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d10d      	bne.n	8004610 <I2C_WaitOnFlagUntilTimeout+0x84>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	695b      	ldr	r3, [r3, #20]
 80045fa:	43da      	mvns	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	4013      	ands	r3, r2
 8004600:	b29b      	uxth	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	bf0c      	ite	eq
 8004606:	2301      	moveq	r3, #1
 8004608:	2300      	movne	r3, #0
 800460a:	b2db      	uxtb	r3, r3
 800460c:	461a      	mov	r2, r3
 800460e:	e00c      	b.n	800462a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	43da      	mvns	r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4013      	ands	r3, r2
 800461c:	b29b      	uxth	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	bf0c      	ite	eq
 8004622:	2301      	moveq	r3, #1
 8004624:	2300      	movne	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	461a      	mov	r2, r3
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	429a      	cmp	r2, r3
 800462e:	d0b6      	beq.n	800459e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b084      	sub	sp, #16
 800463e:	af00      	add	r7, sp, #0
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	607a      	str	r2, [r7, #4]
 8004646:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004648:	e051      	b.n	80046ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004654:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004658:	d123      	bne.n	80046a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004668:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004672:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2220      	movs	r2, #32
 800467e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	f043 0204 	orr.w	r2, r3, #4
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e046      	b.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046a8:	d021      	beq.n	80046ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046aa:	f7fd fd8f 	bl	80021cc <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d302      	bcc.n	80046c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d116      	bne.n	80046ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2220      	movs	r2, #32
 80046ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046da:	f043 0220 	orr.w	r2, r3, #32
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e020      	b.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	0c1b      	lsrs	r3, r3, #16
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d10c      	bne.n	8004712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	43da      	mvns	r2, r3
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	4013      	ands	r3, r2
 8004704:	b29b      	uxth	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	bf14      	ite	ne
 800470a:	2301      	movne	r3, #1
 800470c:	2300      	moveq	r3, #0
 800470e:	b2db      	uxtb	r3, r3
 8004710:	e00b      	b.n	800472a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	43da      	mvns	r2, r3
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	4013      	ands	r3, r2
 800471e:	b29b      	uxth	r3, r3
 8004720:	2b00      	cmp	r3, #0
 8004722:	bf14      	ite	ne
 8004724:	2301      	movne	r3, #1
 8004726:	2300      	moveq	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d18d      	bne.n	800464a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004744:	e02d      	b.n	80047a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f8ce 	bl	80048e8 <I2C_IsAcknowledgeFailed>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d001      	beq.n	8004756 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e02d      	b.n	80047b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800475c:	d021      	beq.n	80047a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800475e:	f7fd fd35 	bl	80021cc <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	d302      	bcc.n	8004774 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d116      	bne.n	80047a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2220      	movs	r2, #32
 800477e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	f043 0220 	orr.w	r2, r3, #32
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e007      	b.n	80047b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ac:	2b80      	cmp	r3, #128	; 0x80
 80047ae:	d1ca      	bne.n	8004746 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b084      	sub	sp, #16
 80047be:	af00      	add	r7, sp, #0
 80047c0:	60f8      	str	r0, [r7, #12]
 80047c2:	60b9      	str	r1, [r7, #8]
 80047c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047c6:	e02d      	b.n	8004824 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 f88d 	bl	80048e8 <I2C_IsAcknowledgeFailed>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d001      	beq.n	80047d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e02d      	b.n	8004834 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047de:	d021      	beq.n	8004824 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e0:	f7fd fcf4 	bl	80021cc <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d302      	bcc.n	80047f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d116      	bne.n	8004824 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2220      	movs	r2, #32
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004810:	f043 0220 	orr.w	r2, r3, #32
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e007      	b.n	8004834 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b04      	cmp	r3, #4
 8004830:	d1ca      	bne.n	80047c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004848:	e042      	b.n	80048d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	f003 0310 	and.w	r3, r3, #16
 8004854:	2b10      	cmp	r3, #16
 8004856:	d119      	bne.n	800488c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f06f 0210 	mvn.w	r2, #16
 8004860:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2220      	movs	r2, #32
 800486c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e029      	b.n	80048e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800488c:	f7fd fc9e 	bl	80021cc <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	429a      	cmp	r2, r3
 800489a:	d302      	bcc.n	80048a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d116      	bne.n	80048d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048bc:	f043 0220 	orr.w	r2, r3, #32
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e007      	b.n	80048e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048da:	2b40      	cmp	r3, #64	; 0x40
 80048dc:	d1b5      	bne.n	800484a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048fe:	d11b      	bne.n	8004938 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004908:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2220      	movs	r2, #32
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004924:	f043 0204 	orr.w	r2, r3, #4
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e000      	b.n	800493a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	370c      	adds	r7, #12
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
	...

08004948 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e267      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b00      	cmp	r3, #0
 8004964:	d075      	beq.n	8004a52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004966:	4b88      	ldr	r3, [pc, #544]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 030c 	and.w	r3, r3, #12
 800496e:	2b04      	cmp	r3, #4
 8004970:	d00c      	beq.n	800498c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004972:	4b85      	ldr	r3, [pc, #532]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800497a:	2b08      	cmp	r3, #8
 800497c:	d112      	bne.n	80049a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800497e:	4b82      	ldr	r3, [pc, #520]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004986:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800498a:	d10b      	bne.n	80049a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800498c:	4b7e      	ldr	r3, [pc, #504]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d05b      	beq.n	8004a50 <HAL_RCC_OscConfig+0x108>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d157      	bne.n	8004a50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e242      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049ac:	d106      	bne.n	80049bc <HAL_RCC_OscConfig+0x74>
 80049ae:	4b76      	ldr	r3, [pc, #472]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a75      	ldr	r2, [pc, #468]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	e01d      	b.n	80049f8 <HAL_RCC_OscConfig+0xb0>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049c4:	d10c      	bne.n	80049e0 <HAL_RCC_OscConfig+0x98>
 80049c6:	4b70      	ldr	r3, [pc, #448]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a6f      	ldr	r2, [pc, #444]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	4b6d      	ldr	r3, [pc, #436]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a6c      	ldr	r2, [pc, #432]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	e00b      	b.n	80049f8 <HAL_RCC_OscConfig+0xb0>
 80049e0:	4b69      	ldr	r3, [pc, #420]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a68      	ldr	r2, [pc, #416]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049ea:	6013      	str	r3, [r2, #0]
 80049ec:	4b66      	ldr	r3, [pc, #408]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a65      	ldr	r2, [pc, #404]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 80049f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d013      	beq.n	8004a28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a00:	f7fd fbe4 	bl	80021cc <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a08:	f7fd fbe0 	bl	80021cc <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b64      	cmp	r3, #100	; 0x64
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e207      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a1a:	4b5b      	ldr	r3, [pc, #364]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f0      	beq.n	8004a08 <HAL_RCC_OscConfig+0xc0>
 8004a26:	e014      	b.n	8004a52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a28:	f7fd fbd0 	bl	80021cc <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a30:	f7fd fbcc 	bl	80021cc <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b64      	cmp	r3, #100	; 0x64
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e1f3      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a42:	4b51      	ldr	r3, [pc, #324]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1f0      	bne.n	8004a30 <HAL_RCC_OscConfig+0xe8>
 8004a4e:	e000      	b.n	8004a52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d063      	beq.n	8004b26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a5e:	4b4a      	ldr	r3, [pc, #296]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 030c 	and.w	r3, r3, #12
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00b      	beq.n	8004a82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a6a:	4b47      	ldr	r3, [pc, #284]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a72:	2b08      	cmp	r3, #8
 8004a74:	d11c      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a76:	4b44      	ldr	r3, [pc, #272]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d116      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a82:	4b41      	ldr	r3, [pc, #260]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d005      	beq.n	8004a9a <HAL_RCC_OscConfig+0x152>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d001      	beq.n	8004a9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e1c7      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a9a:	4b3b      	ldr	r3, [pc, #236]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	4937      	ldr	r1, [pc, #220]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aae:	e03a      	b.n	8004b26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d020      	beq.n	8004afa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ab8:	4b34      	ldr	r3, [pc, #208]	; (8004b8c <HAL_RCC_OscConfig+0x244>)
 8004aba:	2201      	movs	r2, #1
 8004abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004abe:	f7fd fb85 	bl	80021cc <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ac6:	f7fd fb81 	bl	80021cc <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e1a8      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad8:	4b2b      	ldr	r3, [pc, #172]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0302 	and.w	r3, r3, #2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d0f0      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae4:	4b28      	ldr	r3, [pc, #160]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4925      	ldr	r1, [pc, #148]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	600b      	str	r3, [r1, #0]
 8004af8:	e015      	b.n	8004b26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004afa:	4b24      	ldr	r3, [pc, #144]	; (8004b8c <HAL_RCC_OscConfig+0x244>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b00:	f7fd fb64 	bl	80021cc <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b08:	f7fd fb60 	bl	80021cc <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e187      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b1a:	4b1b      	ldr	r3, [pc, #108]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d036      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d016      	beq.n	8004b68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b3a:	4b15      	ldr	r3, [pc, #84]	; (8004b90 <HAL_RCC_OscConfig+0x248>)
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b40:	f7fd fb44 	bl	80021cc <HAL_GetTick>
 8004b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b48:	f7fd fb40 	bl	80021cc <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e167      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b5a:	4b0b      	ldr	r3, [pc, #44]	; (8004b88 <HAL_RCC_OscConfig+0x240>)
 8004b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0f0      	beq.n	8004b48 <HAL_RCC_OscConfig+0x200>
 8004b66:	e01b      	b.n	8004ba0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b68:	4b09      	ldr	r3, [pc, #36]	; (8004b90 <HAL_RCC_OscConfig+0x248>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b6e:	f7fd fb2d 	bl	80021cc <HAL_GetTick>
 8004b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b74:	e00e      	b.n	8004b94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b76:	f7fd fb29 	bl	80021cc <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d907      	bls.n	8004b94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e150      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
 8004b88:	40023800 	.word	0x40023800
 8004b8c:	42470000 	.word	0x42470000
 8004b90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b94:	4b88      	ldr	r3, [pc, #544]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004b96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1ea      	bne.n	8004b76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0304 	and.w	r3, r3, #4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f000 8097 	beq.w	8004cdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bb2:	4b81      	ldr	r3, [pc, #516]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10f      	bne.n	8004bde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	60bb      	str	r3, [r7, #8]
 8004bc2:	4b7d      	ldr	r3, [pc, #500]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc6:	4a7c      	ldr	r2, [pc, #496]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8004bce:	4b7a      	ldr	r3, [pc, #488]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd6:	60bb      	str	r3, [r7, #8]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bde:	4b77      	ldr	r3, [pc, #476]	; (8004dbc <HAL_RCC_OscConfig+0x474>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d118      	bne.n	8004c1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bea:	4b74      	ldr	r3, [pc, #464]	; (8004dbc <HAL_RCC_OscConfig+0x474>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a73      	ldr	r2, [pc, #460]	; (8004dbc <HAL_RCC_OscConfig+0x474>)
 8004bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bf6:	f7fd fae9 	bl	80021cc <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bfc:	e008      	b.n	8004c10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bfe:	f7fd fae5 	bl	80021cc <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e10c      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c10:	4b6a      	ldr	r3, [pc, #424]	; (8004dbc <HAL_RCC_OscConfig+0x474>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d0f0      	beq.n	8004bfe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d106      	bne.n	8004c32 <HAL_RCC_OscConfig+0x2ea>
 8004c24:	4b64      	ldr	r3, [pc, #400]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c28:	4a63      	ldr	r2, [pc, #396]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c30:	e01c      	b.n	8004c6c <HAL_RCC_OscConfig+0x324>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	2b05      	cmp	r3, #5
 8004c38:	d10c      	bne.n	8004c54 <HAL_RCC_OscConfig+0x30c>
 8004c3a:	4b5f      	ldr	r3, [pc, #380]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c3e:	4a5e      	ldr	r2, [pc, #376]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c40:	f043 0304 	orr.w	r3, r3, #4
 8004c44:	6713      	str	r3, [r2, #112]	; 0x70
 8004c46:	4b5c      	ldr	r3, [pc, #368]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c4a:	4a5b      	ldr	r2, [pc, #364]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c4c:	f043 0301 	orr.w	r3, r3, #1
 8004c50:	6713      	str	r3, [r2, #112]	; 0x70
 8004c52:	e00b      	b.n	8004c6c <HAL_RCC_OscConfig+0x324>
 8004c54:	4b58      	ldr	r3, [pc, #352]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c58:	4a57      	ldr	r2, [pc, #348]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c5a:	f023 0301 	bic.w	r3, r3, #1
 8004c5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c60:	4b55      	ldr	r3, [pc, #340]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c64:	4a54      	ldr	r2, [pc, #336]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c66:	f023 0304 	bic.w	r3, r3, #4
 8004c6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d015      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c74:	f7fd faaa 	bl	80021cc <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c7a:	e00a      	b.n	8004c92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c7c:	f7fd faa6 	bl	80021cc <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e0cb      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c92:	4b49      	ldr	r3, [pc, #292]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0ee      	beq.n	8004c7c <HAL_RCC_OscConfig+0x334>
 8004c9e:	e014      	b.n	8004cca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca0:	f7fd fa94 	bl	80021cc <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ca6:	e00a      	b.n	8004cbe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ca8:	f7fd fa90 	bl	80021cc <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e0b5      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cbe:	4b3e      	ldr	r3, [pc, #248]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1ee      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cca:	7dfb      	ldrb	r3, [r7, #23]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d105      	bne.n	8004cdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd0:	4b39      	ldr	r3, [pc, #228]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd4:	4a38      	ldr	r2, [pc, #224]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004cd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cda:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 80a1 	beq.w	8004e28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ce6:	4b34      	ldr	r3, [pc, #208]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f003 030c 	and.w	r3, r3, #12
 8004cee:	2b08      	cmp	r3, #8
 8004cf0:	d05c      	beq.n	8004dac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d141      	bne.n	8004d7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cfa:	4b31      	ldr	r3, [pc, #196]	; (8004dc0 <HAL_RCC_OscConfig+0x478>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d00:	f7fd fa64 	bl	80021cc <HAL_GetTick>
 8004d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d08:	f7fd fa60 	bl	80021cc <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e087      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d1a:	4b27      	ldr	r3, [pc, #156]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1f0      	bne.n	8004d08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69da      	ldr	r2, [r3, #28]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d34:	019b      	lsls	r3, r3, #6
 8004d36:	431a      	orrs	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3c:	085b      	lsrs	r3, r3, #1
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	041b      	lsls	r3, r3, #16
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d48:	061b      	lsls	r3, r3, #24
 8004d4a:	491b      	ldr	r1, [pc, #108]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d50:	4b1b      	ldr	r3, [pc, #108]	; (8004dc0 <HAL_RCC_OscConfig+0x478>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d56:	f7fd fa39 	bl	80021cc <HAL_GetTick>
 8004d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d5c:	e008      	b.n	8004d70 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d5e:	f7fd fa35 	bl	80021cc <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e05c      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d70:	4b11      	ldr	r3, [pc, #68]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0f0      	beq.n	8004d5e <HAL_RCC_OscConfig+0x416>
 8004d7c:	e054      	b.n	8004e28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7e:	4b10      	ldr	r3, [pc, #64]	; (8004dc0 <HAL_RCC_OscConfig+0x478>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d84:	f7fd fa22 	bl	80021cc <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d8c:	f7fd fa1e 	bl	80021cc <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e045      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d9e:	4b06      	ldr	r3, [pc, #24]	; (8004db8 <HAL_RCC_OscConfig+0x470>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0x444>
 8004daa:	e03d      	b.n	8004e28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d107      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e038      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
 8004db8:	40023800 	.word	0x40023800
 8004dbc:	40007000 	.word	0x40007000
 8004dc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004dc4:	4b1b      	ldr	r3, [pc, #108]	; (8004e34 <HAL_RCC_OscConfig+0x4ec>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d028      	beq.n	8004e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d121      	bne.n	8004e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d11a      	bne.n	8004e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004df4:	4013      	ands	r3, r2
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004dfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d111      	bne.n	8004e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	085b      	lsrs	r3, r3, #1
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d107      	bne.n	8004e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d001      	beq.n	8004e28 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e000      	b.n	8004e2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3718      	adds	r7, #24
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	40023800 	.word	0x40023800

08004e38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e0cc      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e4c:	4b68      	ldr	r3, [pc, #416]	; (8004ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	683a      	ldr	r2, [r7, #0]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d90c      	bls.n	8004e74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e5a:	4b65      	ldr	r3, [pc, #404]	; (8004ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e5c:	683a      	ldr	r2, [r7, #0]
 8004e5e:	b2d2      	uxtb	r2, r2
 8004e60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e62:	4b63      	ldr	r3, [pc, #396]	; (8004ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d001      	beq.n	8004e74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e0b8      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d020      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e8c:	4b59      	ldr	r3, [pc, #356]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	4a58      	ldr	r2, [pc, #352]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0308 	and.w	r3, r3, #8
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d005      	beq.n	8004eb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ea4:	4b53      	ldr	r3, [pc, #332]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	4a52      	ldr	r2, [pc, #328]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004eaa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004eae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eb0:	4b50      	ldr	r3, [pc, #320]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	494d      	ldr	r1, [pc, #308]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d044      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d107      	bne.n	8004ee6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed6:	4b47      	ldr	r3, [pc, #284]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d119      	bne.n	8004f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e07f      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d003      	beq.n	8004ef6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ef2:	2b03      	cmp	r3, #3
 8004ef4:	d107      	bne.n	8004f06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ef6:	4b3f      	ldr	r3, [pc, #252]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d109      	bne.n	8004f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e06f      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f06:	4b3b      	ldr	r3, [pc, #236]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d101      	bne.n	8004f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e067      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f16:	4b37      	ldr	r3, [pc, #220]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f023 0203 	bic.w	r2, r3, #3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	4934      	ldr	r1, [pc, #208]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f28:	f7fd f950 	bl	80021cc <HAL_GetTick>
 8004f2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f2e:	e00a      	b.n	8004f46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f30:	f7fd f94c 	bl	80021cc <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e04f      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f46:	4b2b      	ldr	r3, [pc, #172]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f003 020c 	and.w	r2, r3, #12
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d1eb      	bne.n	8004f30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f58:	4b25      	ldr	r3, [pc, #148]	; (8004ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d20c      	bcs.n	8004f80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f66:	4b22      	ldr	r3, [pc, #136]	; (8004ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	b2d2      	uxtb	r2, r2
 8004f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f6e:	4b20      	ldr	r3, [pc, #128]	; (8004ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	683a      	ldr	r2, [r7, #0]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d001      	beq.n	8004f80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e032      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0304 	and.w	r3, r3, #4
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d008      	beq.n	8004f9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f8c:	4b19      	ldr	r3, [pc, #100]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	4916      	ldr	r1, [pc, #88]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d009      	beq.n	8004fbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004faa:	4b12      	ldr	r3, [pc, #72]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	490e      	ldr	r1, [pc, #56]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fbe:	f000 f821 	bl	8005004 <HAL_RCC_GetSysClockFreq>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	4b0b      	ldr	r3, [pc, #44]	; (8004ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	091b      	lsrs	r3, r3, #4
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	490a      	ldr	r1, [pc, #40]	; (8004ff8 <HAL_RCC_ClockConfig+0x1c0>)
 8004fd0:	5ccb      	ldrb	r3, [r1, r3]
 8004fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd6:	4a09      	ldr	r2, [pc, #36]	; (8004ffc <HAL_RCC_ClockConfig+0x1c4>)
 8004fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fda:	4b09      	ldr	r3, [pc, #36]	; (8005000 <HAL_RCC_ClockConfig+0x1c8>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7fc ff16 	bl	8001e10 <HAL_InitTick>

  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	40023c00 	.word	0x40023c00
 8004ff4:	40023800 	.word	0x40023800
 8004ff8:	0800b5a8 	.word	0x0800b5a8
 8004ffc:	20000000 	.word	0x20000000
 8005000:	20000004 	.word	0x20000004

08005004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005008:	b094      	sub	sp, #80	; 0x50
 800500a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	647b      	str	r3, [r7, #68]	; 0x44
 8005010:	2300      	movs	r3, #0
 8005012:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005014:	2300      	movs	r3, #0
 8005016:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800501c:	4b79      	ldr	r3, [pc, #484]	; (8005204 <HAL_RCC_GetSysClockFreq+0x200>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f003 030c 	and.w	r3, r3, #12
 8005024:	2b08      	cmp	r3, #8
 8005026:	d00d      	beq.n	8005044 <HAL_RCC_GetSysClockFreq+0x40>
 8005028:	2b08      	cmp	r3, #8
 800502a:	f200 80e1 	bhi.w	80051f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <HAL_RCC_GetSysClockFreq+0x34>
 8005032:	2b04      	cmp	r3, #4
 8005034:	d003      	beq.n	800503e <HAL_RCC_GetSysClockFreq+0x3a>
 8005036:	e0db      	b.n	80051f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005038:	4b73      	ldr	r3, [pc, #460]	; (8005208 <HAL_RCC_GetSysClockFreq+0x204>)
 800503a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800503c:	e0db      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800503e:	4b73      	ldr	r3, [pc, #460]	; (800520c <HAL_RCC_GetSysClockFreq+0x208>)
 8005040:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005042:	e0d8      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005044:	4b6f      	ldr	r3, [pc, #444]	; (8005204 <HAL_RCC_GetSysClockFreq+0x200>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800504c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800504e:	4b6d      	ldr	r3, [pc, #436]	; (8005204 <HAL_RCC_GetSysClockFreq+0x200>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d063      	beq.n	8005122 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800505a:	4b6a      	ldr	r3, [pc, #424]	; (8005204 <HAL_RCC_GetSysClockFreq+0x200>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	099b      	lsrs	r3, r3, #6
 8005060:	2200      	movs	r2, #0
 8005062:	63bb      	str	r3, [r7, #56]	; 0x38
 8005064:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800506c:	633b      	str	r3, [r7, #48]	; 0x30
 800506e:	2300      	movs	r3, #0
 8005070:	637b      	str	r3, [r7, #52]	; 0x34
 8005072:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005076:	4622      	mov	r2, r4
 8005078:	462b      	mov	r3, r5
 800507a:	f04f 0000 	mov.w	r0, #0
 800507e:	f04f 0100 	mov.w	r1, #0
 8005082:	0159      	lsls	r1, r3, #5
 8005084:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005088:	0150      	lsls	r0, r2, #5
 800508a:	4602      	mov	r2, r0
 800508c:	460b      	mov	r3, r1
 800508e:	4621      	mov	r1, r4
 8005090:	1a51      	subs	r1, r2, r1
 8005092:	6139      	str	r1, [r7, #16]
 8005094:	4629      	mov	r1, r5
 8005096:	eb63 0301 	sbc.w	r3, r3, r1
 800509a:	617b      	str	r3, [r7, #20]
 800509c:	f04f 0200 	mov.w	r2, #0
 80050a0:	f04f 0300 	mov.w	r3, #0
 80050a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050a8:	4659      	mov	r1, fp
 80050aa:	018b      	lsls	r3, r1, #6
 80050ac:	4651      	mov	r1, sl
 80050ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050b2:	4651      	mov	r1, sl
 80050b4:	018a      	lsls	r2, r1, #6
 80050b6:	4651      	mov	r1, sl
 80050b8:	ebb2 0801 	subs.w	r8, r2, r1
 80050bc:	4659      	mov	r1, fp
 80050be:	eb63 0901 	sbc.w	r9, r3, r1
 80050c2:	f04f 0200 	mov.w	r2, #0
 80050c6:	f04f 0300 	mov.w	r3, #0
 80050ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050d6:	4690      	mov	r8, r2
 80050d8:	4699      	mov	r9, r3
 80050da:	4623      	mov	r3, r4
 80050dc:	eb18 0303 	adds.w	r3, r8, r3
 80050e0:	60bb      	str	r3, [r7, #8]
 80050e2:	462b      	mov	r3, r5
 80050e4:	eb49 0303 	adc.w	r3, r9, r3
 80050e8:	60fb      	str	r3, [r7, #12]
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80050f6:	4629      	mov	r1, r5
 80050f8:	024b      	lsls	r3, r1, #9
 80050fa:	4621      	mov	r1, r4
 80050fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005100:	4621      	mov	r1, r4
 8005102:	024a      	lsls	r2, r1, #9
 8005104:	4610      	mov	r0, r2
 8005106:	4619      	mov	r1, r3
 8005108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800510a:	2200      	movs	r2, #0
 800510c:	62bb      	str	r3, [r7, #40]	; 0x28
 800510e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005110:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005114:	f7fb fd82 	bl	8000c1c <__aeabi_uldivmod>
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	4613      	mov	r3, r2
 800511e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005120:	e058      	b.n	80051d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005122:	4b38      	ldr	r3, [pc, #224]	; (8005204 <HAL_RCC_GetSysClockFreq+0x200>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	099b      	lsrs	r3, r3, #6
 8005128:	2200      	movs	r2, #0
 800512a:	4618      	mov	r0, r3
 800512c:	4611      	mov	r1, r2
 800512e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005132:	623b      	str	r3, [r7, #32]
 8005134:	2300      	movs	r3, #0
 8005136:	627b      	str	r3, [r7, #36]	; 0x24
 8005138:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800513c:	4642      	mov	r2, r8
 800513e:	464b      	mov	r3, r9
 8005140:	f04f 0000 	mov.w	r0, #0
 8005144:	f04f 0100 	mov.w	r1, #0
 8005148:	0159      	lsls	r1, r3, #5
 800514a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800514e:	0150      	lsls	r0, r2, #5
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	4641      	mov	r1, r8
 8005156:	ebb2 0a01 	subs.w	sl, r2, r1
 800515a:	4649      	mov	r1, r9
 800515c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005160:	f04f 0200 	mov.w	r2, #0
 8005164:	f04f 0300 	mov.w	r3, #0
 8005168:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800516c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005170:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005174:	ebb2 040a 	subs.w	r4, r2, sl
 8005178:	eb63 050b 	sbc.w	r5, r3, fp
 800517c:	f04f 0200 	mov.w	r2, #0
 8005180:	f04f 0300 	mov.w	r3, #0
 8005184:	00eb      	lsls	r3, r5, #3
 8005186:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800518a:	00e2      	lsls	r2, r4, #3
 800518c:	4614      	mov	r4, r2
 800518e:	461d      	mov	r5, r3
 8005190:	4643      	mov	r3, r8
 8005192:	18e3      	adds	r3, r4, r3
 8005194:	603b      	str	r3, [r7, #0]
 8005196:	464b      	mov	r3, r9
 8005198:	eb45 0303 	adc.w	r3, r5, r3
 800519c:	607b      	str	r3, [r7, #4]
 800519e:	f04f 0200 	mov.w	r2, #0
 80051a2:	f04f 0300 	mov.w	r3, #0
 80051a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051aa:	4629      	mov	r1, r5
 80051ac:	028b      	lsls	r3, r1, #10
 80051ae:	4621      	mov	r1, r4
 80051b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051b4:	4621      	mov	r1, r4
 80051b6:	028a      	lsls	r2, r1, #10
 80051b8:	4610      	mov	r0, r2
 80051ba:	4619      	mov	r1, r3
 80051bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051be:	2200      	movs	r2, #0
 80051c0:	61bb      	str	r3, [r7, #24]
 80051c2:	61fa      	str	r2, [r7, #28]
 80051c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051c8:	f7fb fd28 	bl	8000c1c <__aeabi_uldivmod>
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	4613      	mov	r3, r2
 80051d2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051d4:	4b0b      	ldr	r3, [pc, #44]	; (8005204 <HAL_RCC_GetSysClockFreq+0x200>)
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	0c1b      	lsrs	r3, r3, #16
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	3301      	adds	r3, #1
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80051e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051ee:	e002      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051f0:	4b05      	ldr	r3, [pc, #20]	; (8005208 <HAL_RCC_GetSysClockFreq+0x204>)
 80051f2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3750      	adds	r7, #80	; 0x50
 80051fc:	46bd      	mov	sp, r7
 80051fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005202:	bf00      	nop
 8005204:	40023800 	.word	0x40023800
 8005208:	00f42400 	.word	0x00f42400
 800520c:	007a1200 	.word	0x007a1200

08005210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005214:	4b03      	ldr	r3, [pc, #12]	; (8005224 <HAL_RCC_GetHCLKFreq+0x14>)
 8005216:	681b      	ldr	r3, [r3, #0]
}
 8005218:	4618      	mov	r0, r3
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	20000000 	.word	0x20000000

08005228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800522c:	f7ff fff0 	bl	8005210 <HAL_RCC_GetHCLKFreq>
 8005230:	4602      	mov	r2, r0
 8005232:	4b05      	ldr	r3, [pc, #20]	; (8005248 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	0a9b      	lsrs	r3, r3, #10
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	4903      	ldr	r1, [pc, #12]	; (800524c <HAL_RCC_GetPCLK1Freq+0x24>)
 800523e:	5ccb      	ldrb	r3, [r1, r3]
 8005240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005244:	4618      	mov	r0, r3
 8005246:	bd80      	pop	{r7, pc}
 8005248:	40023800 	.word	0x40023800
 800524c:	0800b5b8 	.word	0x0800b5b8

08005250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005254:	f7ff ffdc 	bl	8005210 <HAL_RCC_GetHCLKFreq>
 8005258:	4602      	mov	r2, r0
 800525a:	4b05      	ldr	r3, [pc, #20]	; (8005270 <HAL_RCC_GetPCLK2Freq+0x20>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	0b5b      	lsrs	r3, r3, #13
 8005260:	f003 0307 	and.w	r3, r3, #7
 8005264:	4903      	ldr	r1, [pc, #12]	; (8005274 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005266:	5ccb      	ldrb	r3, [r1, r3]
 8005268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800526c:	4618      	mov	r0, r3
 800526e:	bd80      	pop	{r7, pc}
 8005270:	40023800 	.word	0x40023800
 8005274:	0800b5b8 	.word	0x0800b5b8

08005278 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	220f      	movs	r2, #15
 8005286:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005288:	4b12      	ldr	r3, [pc, #72]	; (80052d4 <HAL_RCC_GetClockConfig+0x5c>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f003 0203 	and.w	r2, r3, #3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005294:	4b0f      	ldr	r3, [pc, #60]	; (80052d4 <HAL_RCC_GetClockConfig+0x5c>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80052a0:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <HAL_RCC_GetClockConfig+0x5c>)
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80052ac:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <HAL_RCC_GetClockConfig+0x5c>)
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	08db      	lsrs	r3, r3, #3
 80052b2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80052ba:	4b07      	ldr	r3, [pc, #28]	; (80052d8 <HAL_RCC_GetClockConfig+0x60>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0207 	and.w	r2, r3, #7
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	601a      	str	r2, [r3, #0]
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	40023800 	.word	0x40023800
 80052d8:	40023c00 	.word	0x40023c00

080052dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d101      	bne.n	80052ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e041      	b.n	8005372 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d106      	bne.n	8005308 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f839 	bl	800537a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	3304      	adds	r3, #4
 8005318:	4619      	mov	r1, r3
 800531a:	4610      	mov	r0, r2
 800531c:	f000 fadc 	bl	80058d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
	...

08005390 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d001      	beq.n	80053a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e044      	b.n	8005432 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0201 	orr.w	r2, r2, #1
 80053be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a1e      	ldr	r2, [pc, #120]	; (8005440 <HAL_TIM_Base_Start_IT+0xb0>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d018      	beq.n	80053fc <HAL_TIM_Base_Start_IT+0x6c>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d2:	d013      	beq.n	80053fc <HAL_TIM_Base_Start_IT+0x6c>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a1a      	ldr	r2, [pc, #104]	; (8005444 <HAL_TIM_Base_Start_IT+0xb4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00e      	beq.n	80053fc <HAL_TIM_Base_Start_IT+0x6c>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a19      	ldr	r2, [pc, #100]	; (8005448 <HAL_TIM_Base_Start_IT+0xb8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d009      	beq.n	80053fc <HAL_TIM_Base_Start_IT+0x6c>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a17      	ldr	r2, [pc, #92]	; (800544c <HAL_TIM_Base_Start_IT+0xbc>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d004      	beq.n	80053fc <HAL_TIM_Base_Start_IT+0x6c>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a16      	ldr	r2, [pc, #88]	; (8005450 <HAL_TIM_Base_Start_IT+0xc0>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d111      	bne.n	8005420 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b06      	cmp	r3, #6
 800540c:	d010      	beq.n	8005430 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0201 	orr.w	r2, r2, #1
 800541c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800541e:	e007      	b.n	8005430 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f042 0201 	orr.w	r2, r2, #1
 800542e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3714      	adds	r7, #20
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	40010000 	.word	0x40010000
 8005444:	40000400 	.word	0x40000400
 8005448:	40000800 	.word	0x40000800
 800544c:	40000c00 	.word	0x40000c00
 8005450:	40014000 	.word	0x40014000

08005454 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e041      	b.n	80054ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d106      	bne.n	8005480 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fc fbc8 	bl	8001c10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	3304      	adds	r3, #4
 8005490:	4619      	mov	r1, r3
 8005492:	4610      	mov	r0, r2
 8005494:	f000 fa20 	bl	80058d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3708      	adds	r7, #8
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b082      	sub	sp, #8
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	f003 0302 	and.w	r3, r3, #2
 8005504:	2b02      	cmp	r3, #2
 8005506:	d122      	bne.n	800554e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b02      	cmp	r3, #2
 8005514:	d11b      	bne.n	800554e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f06f 0202 	mvn.w	r2, #2
 800551e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	f003 0303 	and.w	r3, r3, #3
 8005530:	2b00      	cmp	r3, #0
 8005532:	d003      	beq.n	800553c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 f9b1 	bl	800589c <HAL_TIM_IC_CaptureCallback>
 800553a:	e005      	b.n	8005548 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 f9a3 	bl	8005888 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f9b4 	bl	80058b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	2b04      	cmp	r3, #4
 800555a:	d122      	bne.n	80055a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	f003 0304 	and.w	r3, r3, #4
 8005566:	2b04      	cmp	r3, #4
 8005568:	d11b      	bne.n	80055a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f06f 0204 	mvn.w	r2, #4
 8005572:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2202      	movs	r2, #2
 8005578:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f987 	bl	800589c <HAL_TIM_IC_CaptureCallback>
 800558e:	e005      	b.n	800559c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 f979 	bl	8005888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f98a 	bl	80058b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	f003 0308 	and.w	r3, r3, #8
 80055ac:	2b08      	cmp	r3, #8
 80055ae:	d122      	bne.n	80055f6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f003 0308 	and.w	r3, r3, #8
 80055ba:	2b08      	cmp	r3, #8
 80055bc:	d11b      	bne.n	80055f6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f06f 0208 	mvn.w	r2, #8
 80055c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2204      	movs	r2, #4
 80055cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	69db      	ldr	r3, [r3, #28]
 80055d4:	f003 0303 	and.w	r3, r3, #3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d003      	beq.n	80055e4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f95d 	bl	800589c <HAL_TIM_IC_CaptureCallback>
 80055e2:	e005      	b.n	80055f0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f000 f94f 	bl	8005888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f960 	bl	80058b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	2b10      	cmp	r3, #16
 8005602:	d122      	bne.n	800564a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	f003 0310 	and.w	r3, r3, #16
 800560e:	2b10      	cmp	r3, #16
 8005610:	d11b      	bne.n	800564a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f06f 0210 	mvn.w	r2, #16
 800561a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2208      	movs	r2, #8
 8005620:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	69db      	ldr	r3, [r3, #28]
 8005628:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800562c:	2b00      	cmp	r3, #0
 800562e:	d003      	beq.n	8005638 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f933 	bl	800589c <HAL_TIM_IC_CaptureCallback>
 8005636:	e005      	b.n	8005644 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 f925 	bl	8005888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f936 	bl	80058b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b01      	cmp	r3, #1
 8005656:	d10e      	bne.n	8005676 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b01      	cmp	r3, #1
 8005664:	d107      	bne.n	8005676 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f06f 0201 	mvn.w	r2, #1
 800566e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f7fc fa39 	bl	8001ae8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005680:	2b80      	cmp	r3, #128	; 0x80
 8005682:	d10e      	bne.n	80056a2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568e:	2b80      	cmp	r3, #128	; 0x80
 8005690:	d107      	bne.n	80056a2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800569a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fb9f 	bl	8005de0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	d10e      	bne.n	80056ce <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ba:	2b40      	cmp	r3, #64	; 0x40
 80056bc:	d107      	bne.n	80056ce <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 f8fb 	bl	80058c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	691b      	ldr	r3, [r3, #16]
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b20      	cmp	r3, #32
 80056da:	d10e      	bne.n	80056fa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	f003 0320 	and.w	r3, r3, #32
 80056e6:	2b20      	cmp	r3, #32
 80056e8:	d107      	bne.n	80056fa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f06f 0220 	mvn.w	r2, #32
 80056f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 fb69 	bl	8005dcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056fa:	bf00      	nop
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
	...

08005704 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005710:	2300      	movs	r3, #0
 8005712:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800571a:	2b01      	cmp	r3, #1
 800571c:	d101      	bne.n	8005722 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800571e:	2302      	movs	r3, #2
 8005720:	e0ae      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b0c      	cmp	r3, #12
 800572e:	f200 809f 	bhi.w	8005870 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005732:	a201      	add	r2, pc, #4	; (adr r2, 8005738 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005738:	0800576d 	.word	0x0800576d
 800573c:	08005871 	.word	0x08005871
 8005740:	08005871 	.word	0x08005871
 8005744:	08005871 	.word	0x08005871
 8005748:	080057ad 	.word	0x080057ad
 800574c:	08005871 	.word	0x08005871
 8005750:	08005871 	.word	0x08005871
 8005754:	08005871 	.word	0x08005871
 8005758:	080057ef 	.word	0x080057ef
 800575c:	08005871 	.word	0x08005871
 8005760:	08005871 	.word	0x08005871
 8005764:	08005871 	.word	0x08005871
 8005768:	0800582f 	.word	0x0800582f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68b9      	ldr	r1, [r7, #8]
 8005772:	4618      	mov	r0, r3
 8005774:	f000 f930 	bl	80059d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	699a      	ldr	r2, [r3, #24]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f042 0208 	orr.w	r2, r2, #8
 8005786:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699a      	ldr	r2, [r3, #24]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 0204 	bic.w	r2, r2, #4
 8005796:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6999      	ldr	r1, [r3, #24]
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	691a      	ldr	r2, [r3, #16]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	619a      	str	r2, [r3, #24]
      break;
 80057aa:	e064      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 f976 	bl	8005aa4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699a      	ldr	r2, [r3, #24]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6999      	ldr	r1, [r3, #24]
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	021a      	lsls	r2, r3, #8
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	619a      	str	r2, [r3, #24]
      break;
 80057ec:	e043      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68b9      	ldr	r1, [r7, #8]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f000 f9c1 	bl	8005b7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	69da      	ldr	r2, [r3, #28]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f042 0208 	orr.w	r2, r2, #8
 8005808:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	69da      	ldr	r2, [r3, #28]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0204 	bic.w	r2, r2, #4
 8005818:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	69d9      	ldr	r1, [r3, #28]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	691a      	ldr	r2, [r3, #16]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	61da      	str	r2, [r3, #28]
      break;
 800582c:	e023      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68b9      	ldr	r1, [r7, #8]
 8005834:	4618      	mov	r0, r3
 8005836:	f000 fa0b 	bl	8005c50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	69da      	ldr	r2, [r3, #28]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005848:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	69da      	ldr	r2, [r3, #28]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005858:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69d9      	ldr	r1, [r3, #28]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	021a      	lsls	r2, r3, #8
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	61da      	str	r2, [r3, #28]
      break;
 800586e:	e002      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	75fb      	strb	r3, [r7, #23]
      break;
 8005874:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800587e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058b8:	bf00      	nop
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058d8:	b480      	push	{r7}
 80058da:	b085      	sub	sp, #20
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a34      	ldr	r2, [pc, #208]	; (80059bc <TIM_Base_SetConfig+0xe4>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d00f      	beq.n	8005910 <TIM_Base_SetConfig+0x38>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058f6:	d00b      	beq.n	8005910 <TIM_Base_SetConfig+0x38>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a31      	ldr	r2, [pc, #196]	; (80059c0 <TIM_Base_SetConfig+0xe8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d007      	beq.n	8005910 <TIM_Base_SetConfig+0x38>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a30      	ldr	r2, [pc, #192]	; (80059c4 <TIM_Base_SetConfig+0xec>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d003      	beq.n	8005910 <TIM_Base_SetConfig+0x38>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a2f      	ldr	r2, [pc, #188]	; (80059c8 <TIM_Base_SetConfig+0xf0>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d108      	bne.n	8005922 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4313      	orrs	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a25      	ldr	r2, [pc, #148]	; (80059bc <TIM_Base_SetConfig+0xe4>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d01b      	beq.n	8005962 <TIM_Base_SetConfig+0x8a>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005930:	d017      	beq.n	8005962 <TIM_Base_SetConfig+0x8a>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a22      	ldr	r2, [pc, #136]	; (80059c0 <TIM_Base_SetConfig+0xe8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d013      	beq.n	8005962 <TIM_Base_SetConfig+0x8a>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a21      	ldr	r2, [pc, #132]	; (80059c4 <TIM_Base_SetConfig+0xec>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d00f      	beq.n	8005962 <TIM_Base_SetConfig+0x8a>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a20      	ldr	r2, [pc, #128]	; (80059c8 <TIM_Base_SetConfig+0xf0>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d00b      	beq.n	8005962 <TIM_Base_SetConfig+0x8a>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a1f      	ldr	r2, [pc, #124]	; (80059cc <TIM_Base_SetConfig+0xf4>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d007      	beq.n	8005962 <TIM_Base_SetConfig+0x8a>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a1e      	ldr	r2, [pc, #120]	; (80059d0 <TIM_Base_SetConfig+0xf8>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d003      	beq.n	8005962 <TIM_Base_SetConfig+0x8a>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a1d      	ldr	r2, [pc, #116]	; (80059d4 <TIM_Base_SetConfig+0xfc>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d108      	bne.n	8005974 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005968:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	4313      	orrs	r3, r2
 8005972:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	4313      	orrs	r3, r2
 8005980:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a08      	ldr	r2, [pc, #32]	; (80059bc <TIM_Base_SetConfig+0xe4>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d103      	bne.n	80059a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	691a      	ldr	r2, [r3, #16]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	615a      	str	r2, [r3, #20]
}
 80059ae:	bf00      	nop
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	40010000 	.word	0x40010000
 80059c0:	40000400 	.word	0x40000400
 80059c4:	40000800 	.word	0x40000800
 80059c8:	40000c00 	.word	0x40000c00
 80059cc:	40014000 	.word	0x40014000
 80059d0:	40014400 	.word	0x40014400
 80059d4:	40014800 	.word	0x40014800

080059d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059d8:	b480      	push	{r7}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	f023 0201 	bic.w	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f023 0303 	bic.w	r3, r3, #3
 8005a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	f023 0302 	bic.w	r3, r3, #2
 8005a20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a1c      	ldr	r2, [pc, #112]	; (8005aa0 <TIM_OC1_SetConfig+0xc8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d10c      	bne.n	8005a4e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f023 0308 	bic.w	r3, r3, #8
 8005a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f023 0304 	bic.w	r3, r3, #4
 8005a4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a13      	ldr	r2, [pc, #76]	; (8005aa0 <TIM_OC1_SetConfig+0xc8>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d111      	bne.n	8005a7a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	621a      	str	r2, [r3, #32]
}
 8005a94:	bf00      	nop
 8005a96:	371c      	adds	r7, #28
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	40010000 	.word	0x40010000

08005aa4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	f023 0210 	bic.w	r2, r3, #16
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	021b      	lsls	r3, r3, #8
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	f023 0320 	bic.w	r3, r3, #32
 8005aee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	011b      	lsls	r3, r3, #4
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a1e      	ldr	r2, [pc, #120]	; (8005b78 <TIM_OC2_SetConfig+0xd4>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d10d      	bne.n	8005b20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	011b      	lsls	r3, r3, #4
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a15      	ldr	r2, [pc, #84]	; (8005b78 <TIM_OC2_SetConfig+0xd4>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d113      	bne.n	8005b50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	621a      	str	r2, [r3, #32]
}
 8005b6a:	bf00      	nop
 8005b6c:	371c      	adds	r7, #28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40010000 	.word	0x40010000

08005b7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f023 0303 	bic.w	r3, r3, #3
 8005bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	021b      	lsls	r3, r3, #8
 8005bcc:	697a      	ldr	r2, [r7, #20]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a1d      	ldr	r2, [pc, #116]	; (8005c4c <TIM_OC3_SetConfig+0xd0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d10d      	bne.n	8005bf6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005be0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	021b      	lsls	r3, r3, #8
 8005be8:	697a      	ldr	r2, [r7, #20]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a14      	ldr	r2, [pc, #80]	; (8005c4c <TIM_OC3_SetConfig+0xd0>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d113      	bne.n	8005c26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	011b      	lsls	r3, r3, #4
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	011b      	lsls	r3, r3, #4
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	685a      	ldr	r2, [r3, #4]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	621a      	str	r2, [r3, #32]
}
 8005c40:	bf00      	nop
 8005c42:	371c      	adds	r7, #28
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr
 8005c4c:	40010000 	.word	0x40010000

08005c50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	021b      	lsls	r3, r3, #8
 8005c8e:	68fa      	ldr	r2, [r7, #12]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	031b      	lsls	r3, r3, #12
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a10      	ldr	r2, [pc, #64]	; (8005cec <TIM_OC4_SetConfig+0x9c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d109      	bne.n	8005cc4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	019b      	lsls	r3, r3, #6
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	621a      	str	r2, [r3, #32]
}
 8005cde:	bf00      	nop
 8005ce0:	371c      	adds	r7, #28
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	40010000 	.word	0x40010000

08005cf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d101      	bne.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e050      	b.n	8005daa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a1c      	ldr	r2, [pc, #112]	; (8005db8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d018      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d54:	d013      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a18      	ldr	r2, [pc, #96]	; (8005dbc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d00e      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a16      	ldr	r2, [pc, #88]	; (8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d009      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a15      	ldr	r2, [pc, #84]	; (8005dc4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d004      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a13      	ldr	r2, [pc, #76]	; (8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d10c      	bne.n	8005d98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40000400 	.word	0x40000400
 8005dc0:	40000800 	.word	0x40000800
 8005dc4:	40000c00 	.word	0x40000c00
 8005dc8:	40014000 	.word	0x40014000

08005dcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e03f      	b.n	8005e86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d106      	bne.n	8005e20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fb ff54 	bl	8001cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2224      	movs	r2, #36	; 0x24
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 fd71 	bl	8006920 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	691a      	ldr	r2, [r3, #16]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	695a      	ldr	r2, [r3, #20]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68da      	ldr	r2, [r3, #12]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2220      	movs	r2, #32
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3708      	adds	r7, #8
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b08a      	sub	sp, #40	; 0x28
 8005e92:	af02      	add	r7, sp, #8
 8005e94:	60f8      	str	r0, [r7, #12]
 8005e96:	60b9      	str	r1, [r7, #8]
 8005e98:	603b      	str	r3, [r7, #0]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b20      	cmp	r3, #32
 8005eac:	d17c      	bne.n	8005fa8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_UART_Transmit+0x2c>
 8005eb4:	88fb      	ldrh	r3, [r7, #6]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e075      	b.n	8005faa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d101      	bne.n	8005ecc <HAL_UART_Transmit+0x3e>
 8005ec8:	2302      	movs	r3, #2
 8005eca:	e06e      	b.n	8005faa <HAL_UART_Transmit+0x11c>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2221      	movs	r2, #33	; 0x21
 8005ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ee2:	f7fc f973 	bl	80021cc <HAL_GetTick>
 8005ee6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	88fa      	ldrh	r2, [r7, #6]
 8005eec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	88fa      	ldrh	r2, [r7, #6]
 8005ef2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005efc:	d108      	bne.n	8005f10 <HAL_UART_Transmit+0x82>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d104      	bne.n	8005f10 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005f06:	2300      	movs	r3, #0
 8005f08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	61bb      	str	r3, [r7, #24]
 8005f0e:	e003      	b.n	8005f18 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f14:	2300      	movs	r3, #0
 8005f16:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005f20:	e02a      	b.n	8005f78 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2180      	movs	r1, #128	; 0x80
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 faef 	bl	8006510 <UART_WaitOnFlagUntilTimeout>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e036      	b.n	8005faa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10b      	bne.n	8005f5a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	881b      	ldrh	r3, [r3, #0]
 8005f46:	461a      	mov	r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	3302      	adds	r3, #2
 8005f56:	61bb      	str	r3, [r7, #24]
 8005f58:	e007      	b.n	8005f6a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	781a      	ldrb	r2, [r3, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	3301      	adds	r3, #1
 8005f68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	3b01      	subs	r3, #1
 8005f72:	b29a      	uxth	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d1cf      	bne.n	8005f22 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	9300      	str	r3, [sp, #0]
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	2140      	movs	r1, #64	; 0x40
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f000 fabf 	bl	8006510 <UART_WaitOnFlagUntilTimeout>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d001      	beq.n	8005f9c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e006      	b.n	8005faa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2220      	movs	r2, #32
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	e000      	b.n	8005faa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005fa8:	2302      	movs	r3, #2
  }
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3720      	adds	r7, #32
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
	...

08005fb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b0ba      	sub	sp, #232	; 0xe8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fea:	f003 030f 	and.w	r3, r3, #15
 8005fee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005ff2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d10f      	bne.n	800601a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ffe:	f003 0320 	and.w	r3, r3, #32
 8006002:	2b00      	cmp	r3, #0
 8006004:	d009      	beq.n	800601a <HAL_UART_IRQHandler+0x66>
 8006006:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800600a:	f003 0320 	and.w	r3, r3, #32
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fbc9 	bl	80067aa <UART_Receive_IT>
      return;
 8006018:	e256      	b.n	80064c8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800601a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800601e:	2b00      	cmp	r3, #0
 8006020:	f000 80de 	beq.w	80061e0 <HAL_UART_IRQHandler+0x22c>
 8006024:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b00      	cmp	r3, #0
 800602e:	d106      	bne.n	800603e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006034:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006038:	2b00      	cmp	r3, #0
 800603a:	f000 80d1 	beq.w	80061e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800603e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d00b      	beq.n	8006062 <HAL_UART_IRQHandler+0xae>
 800604a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800604e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006052:	2b00      	cmp	r3, #0
 8006054:	d005      	beq.n	8006062 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605a:	f043 0201 	orr.w	r2, r3, #1
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006066:	f003 0304 	and.w	r3, r3, #4
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00b      	beq.n	8006086 <HAL_UART_IRQHandler+0xd2>
 800606e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b00      	cmp	r3, #0
 8006078:	d005      	beq.n	8006086 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607e:	f043 0202 	orr.w	r2, r3, #2
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00b      	beq.n	80060aa <HAL_UART_IRQHandler+0xf6>
 8006092:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b00      	cmp	r3, #0
 800609c:	d005      	beq.n	80060aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a2:	f043 0204 	orr.w	r2, r3, #4
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80060aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060ae:	f003 0308 	and.w	r3, r3, #8
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d011      	beq.n	80060da <HAL_UART_IRQHandler+0x126>
 80060b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060ba:	f003 0320 	and.w	r3, r3, #32
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d105      	bne.n	80060ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80060c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060c6:	f003 0301 	and.w	r3, r3, #1
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d005      	beq.n	80060da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d2:	f043 0208 	orr.w	r2, r3, #8
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 81ed 	beq.w	80064be <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060e8:	f003 0320 	and.w	r3, r3, #32
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d008      	beq.n	8006102 <HAL_UART_IRQHandler+0x14e>
 80060f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060f4:	f003 0320 	and.w	r3, r3, #32
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d002      	beq.n	8006102 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 fb54 	bl	80067aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800610c:	2b40      	cmp	r3, #64	; 0x40
 800610e:	bf0c      	ite	eq
 8006110:	2301      	moveq	r3, #1
 8006112:	2300      	movne	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611e:	f003 0308 	and.w	r3, r3, #8
 8006122:	2b00      	cmp	r3, #0
 8006124:	d103      	bne.n	800612e <HAL_UART_IRQHandler+0x17a>
 8006126:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800612a:	2b00      	cmp	r3, #0
 800612c:	d04f      	beq.n	80061ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fa5c 	bl	80065ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800613e:	2b40      	cmp	r3, #64	; 0x40
 8006140:	d141      	bne.n	80061c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	3314      	adds	r3, #20
 8006148:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006150:	e853 3f00 	ldrex	r3, [r3]
 8006154:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006158:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800615c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006160:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	3314      	adds	r3, #20
 800616a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800616e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006172:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006176:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800617a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800617e:	e841 2300 	strex	r3, r2, [r1]
 8006182:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006186:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1d9      	bne.n	8006142 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006192:	2b00      	cmp	r3, #0
 8006194:	d013      	beq.n	80061be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619a:	4a7d      	ldr	r2, [pc, #500]	; (8006390 <HAL_UART_IRQHandler+0x3dc>)
 800619c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7fc f994 	bl	80024d0 <HAL_DMA_Abort_IT>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d016      	beq.n	80061dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061b8:	4610      	mov	r0, r2
 80061ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061bc:	e00e      	b.n	80061dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f990 	bl	80064e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c4:	e00a      	b.n	80061dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f98c 	bl	80064e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061cc:	e006      	b.n	80061dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f988 	bl	80064e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80061da:	e170      	b.n	80064be <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061dc:	bf00      	nop
    return;
 80061de:	e16e      	b.n	80064be <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	f040 814a 	bne.w	800647e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80061ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ee:	f003 0310 	and.w	r3, r3, #16
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f000 8143 	beq.w	800647e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80061f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061fc:	f003 0310 	and.w	r3, r3, #16
 8006200:	2b00      	cmp	r3, #0
 8006202:	f000 813c 	beq.w	800647e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006206:	2300      	movs	r3, #0
 8006208:	60bb      	str	r3, [r7, #8]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	60bb      	str	r3, [r7, #8]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	60bb      	str	r3, [r7, #8]
 800621a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	695b      	ldr	r3, [r3, #20]
 8006222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006226:	2b40      	cmp	r3, #64	; 0x40
 8006228:	f040 80b4 	bne.w	8006394 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006238:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800623c:	2b00      	cmp	r3, #0
 800623e:	f000 8140 	beq.w	80064c2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006246:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800624a:	429a      	cmp	r2, r3
 800624c:	f080 8139 	bcs.w	80064c2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006256:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006262:	f000 8088 	beq.w	8006376 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	330c      	adds	r3, #12
 800626c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006270:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800627c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006284:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	330c      	adds	r3, #12
 800628e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006292:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006296:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800629e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80062aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1d9      	bne.n	8006266 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	3314      	adds	r3, #20
 80062b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062bc:	e853 3f00 	ldrex	r3, [r3]
 80062c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80062c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80062c4:	f023 0301 	bic.w	r3, r3, #1
 80062c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	3314      	adds	r3, #20
 80062d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80062d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80062da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80062de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80062e2:	e841 2300 	strex	r3, r2, [r1]
 80062e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80062e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1e1      	bne.n	80062b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3314      	adds	r3, #20
 80062f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80062fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006300:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006304:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3314      	adds	r3, #20
 800630e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006312:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006314:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006316:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006318:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800631a:	e841 2300 	strex	r3, r2, [r1]
 800631e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006320:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1e3      	bne.n	80062ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2220      	movs	r2, #32
 800632a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	330c      	adds	r3, #12
 800633a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800633e:	e853 3f00 	ldrex	r3, [r3]
 8006342:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006344:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006346:	f023 0310 	bic.w	r3, r3, #16
 800634a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	330c      	adds	r3, #12
 8006354:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006358:	65ba      	str	r2, [r7, #88]	; 0x58
 800635a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800635e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006360:	e841 2300 	strex	r3, r2, [r1]
 8006364:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006366:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1e3      	bne.n	8006334 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006370:	4618      	mov	r0, r3
 8006372:	f7fc f83d 	bl	80023f0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800637e:	b29b      	uxth	r3, r3
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	b29b      	uxth	r3, r3
 8006384:	4619      	mov	r1, r3
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f8b6 	bl	80064f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800638c:	e099      	b.n	80064c2 <HAL_UART_IRQHandler+0x50e>
 800638e:	bf00      	nop
 8006390:	080066b3 	.word	0x080066b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800639c:	b29b      	uxth	r3, r3
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f000 808b 	beq.w	80064c6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80063b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 8086 	beq.w	80064c6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	330c      	adds	r3, #12
 80063c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c4:	e853 3f00 	ldrex	r3, [r3]
 80063c8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80063ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	330c      	adds	r3, #12
 80063da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80063de:	647a      	str	r2, [r7, #68]	; 0x44
 80063e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80063e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80063ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1e3      	bne.n	80063ba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	3314      	adds	r3, #20
 80063f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063fc:	e853 3f00 	ldrex	r3, [r3]
 8006400:	623b      	str	r3, [r7, #32]
   return(result);
 8006402:	6a3b      	ldr	r3, [r7, #32]
 8006404:	f023 0301 	bic.w	r3, r3, #1
 8006408:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	3314      	adds	r3, #20
 8006412:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006416:	633a      	str	r2, [r7, #48]	; 0x30
 8006418:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800641c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800641e:	e841 2300 	strex	r3, r2, [r1]
 8006422:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1e3      	bne.n	80063f2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2220      	movs	r2, #32
 800642e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	330c      	adds	r3, #12
 800643e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	e853 3f00 	ldrex	r3, [r3]
 8006446:	60fb      	str	r3, [r7, #12]
   return(result);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0310 	bic.w	r3, r3, #16
 800644e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	330c      	adds	r3, #12
 8006458:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800645c:	61fa      	str	r2, [r7, #28]
 800645e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006460:	69b9      	ldr	r1, [r7, #24]
 8006462:	69fa      	ldr	r2, [r7, #28]
 8006464:	e841 2300 	strex	r3, r2, [r1]
 8006468:	617b      	str	r3, [r7, #20]
   return(result);
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1e3      	bne.n	8006438 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006470:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006474:	4619      	mov	r1, r3
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f83e 	bl	80064f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800647c:	e023      	b.n	80064c6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800647e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006486:	2b00      	cmp	r3, #0
 8006488:	d009      	beq.n	800649e <HAL_UART_IRQHandler+0x4ea>
 800648a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800648e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006492:	2b00      	cmp	r3, #0
 8006494:	d003      	beq.n	800649e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f91f 	bl	80066da <UART_Transmit_IT>
    return;
 800649c:	e014      	b.n	80064c8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800649e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00e      	beq.n	80064c8 <HAL_UART_IRQHandler+0x514>
 80064aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d008      	beq.n	80064c8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 f95f 	bl	800677a <UART_EndTransmit_IT>
    return;
 80064bc:	e004      	b.n	80064c8 <HAL_UART_IRQHandler+0x514>
    return;
 80064be:	bf00      	nop
 80064c0:	e002      	b.n	80064c8 <HAL_UART_IRQHandler+0x514>
      return;
 80064c2:	bf00      	nop
 80064c4:	e000      	b.n	80064c8 <HAL_UART_IRQHandler+0x514>
      return;
 80064c6:	bf00      	nop
  }
}
 80064c8:	37e8      	adds	r7, #232	; 0xe8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop

080064d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	460b      	mov	r3, r1
 8006502:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b090      	sub	sp, #64	; 0x40
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	603b      	str	r3, [r7, #0]
 800651c:	4613      	mov	r3, r2
 800651e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006520:	e050      	b.n	80065c4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006522:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006528:	d04c      	beq.n	80065c4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800652a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800652c:	2b00      	cmp	r3, #0
 800652e:	d007      	beq.n	8006540 <UART_WaitOnFlagUntilTimeout+0x30>
 8006530:	f7fb fe4c 	bl	80021cc <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800653c:	429a      	cmp	r2, r3
 800653e:	d241      	bcs.n	80065c4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	330c      	adds	r3, #12
 8006546:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654a:	e853 3f00 	ldrex	r3, [r3]
 800654e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006552:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006556:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	330c      	adds	r3, #12
 800655e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006560:	637a      	str	r2, [r7, #52]	; 0x34
 8006562:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006564:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006566:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006568:	e841 2300 	strex	r3, r2, [r1]
 800656c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800656e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1e5      	bne.n	8006540 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	3314      	adds	r3, #20
 800657a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	e853 3f00 	ldrex	r3, [r3]
 8006582:	613b      	str	r3, [r7, #16]
   return(result);
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	f023 0301 	bic.w	r3, r3, #1
 800658a:	63bb      	str	r3, [r7, #56]	; 0x38
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	3314      	adds	r3, #20
 8006592:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006594:	623a      	str	r2, [r7, #32]
 8006596:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006598:	69f9      	ldr	r1, [r7, #28]
 800659a:	6a3a      	ldr	r2, [r7, #32]
 800659c:	e841 2300 	strex	r3, r2, [r1]
 80065a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1e5      	bne.n	8006574 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2220      	movs	r2, #32
 80065ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2220      	movs	r2, #32
 80065b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e00f      	b.n	80065e4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	4013      	ands	r3, r2
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	bf0c      	ite	eq
 80065d4:	2301      	moveq	r3, #1
 80065d6:	2300      	movne	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	461a      	mov	r2, r3
 80065dc:	79fb      	ldrb	r3, [r7, #7]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d09f      	beq.n	8006522 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3740      	adds	r7, #64	; 0x40
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}

080065ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b095      	sub	sp, #84	; 0x54
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	330c      	adds	r3, #12
 80065fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065fe:	e853 3f00 	ldrex	r3, [r3]
 8006602:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006606:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800660a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	330c      	adds	r3, #12
 8006612:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006614:	643a      	str	r2, [r7, #64]	; 0x40
 8006616:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006618:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800661a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800661c:	e841 2300 	strex	r3, r2, [r1]
 8006620:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006624:	2b00      	cmp	r3, #0
 8006626:	d1e5      	bne.n	80065f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	3314      	adds	r3, #20
 800662e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006630:	6a3b      	ldr	r3, [r7, #32]
 8006632:	e853 3f00 	ldrex	r3, [r3]
 8006636:	61fb      	str	r3, [r7, #28]
   return(result);
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	f023 0301 	bic.w	r3, r3, #1
 800663e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	3314      	adds	r3, #20
 8006646:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006648:	62fa      	str	r2, [r7, #44]	; 0x2c
 800664a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800664e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006650:	e841 2300 	strex	r3, r2, [r1]
 8006654:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1e5      	bne.n	8006628 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006660:	2b01      	cmp	r3, #1
 8006662:	d119      	bne.n	8006698 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	330c      	adds	r3, #12
 800666a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	e853 3f00 	ldrex	r3, [r3]
 8006672:	60bb      	str	r3, [r7, #8]
   return(result);
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f023 0310 	bic.w	r3, r3, #16
 800667a:	647b      	str	r3, [r7, #68]	; 0x44
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	330c      	adds	r3, #12
 8006682:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006684:	61ba      	str	r2, [r7, #24]
 8006686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	6979      	ldr	r1, [r7, #20]
 800668a:	69ba      	ldr	r2, [r7, #24]
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	613b      	str	r3, [r7, #16]
   return(result);
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e5      	bne.n	8006664 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2220      	movs	r2, #32
 800669c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80066a6:	bf00      	nop
 80066a8:	3754      	adds	r7, #84	; 0x54
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b084      	sub	sp, #16
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f7ff ff09 	bl	80064e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066d2:	bf00      	nop
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066da:	b480      	push	{r7}
 80066dc:	b085      	sub	sp, #20
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b21      	cmp	r3, #33	; 0x21
 80066ec:	d13e      	bne.n	800676c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066f6:	d114      	bne.n	8006722 <UART_Transmit_IT+0x48>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d110      	bne.n	8006722 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a1b      	ldr	r3, [r3, #32]
 8006704:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	461a      	mov	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006714:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a1b      	ldr	r3, [r3, #32]
 800671a:	1c9a      	adds	r2, r3, #2
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	621a      	str	r2, [r3, #32]
 8006720:	e008      	b.n	8006734 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a1b      	ldr	r3, [r3, #32]
 8006726:	1c59      	adds	r1, r3, #1
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	6211      	str	r1, [r2, #32]
 800672c:	781a      	ldrb	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006738:	b29b      	uxth	r3, r3
 800673a:	3b01      	subs	r3, #1
 800673c:	b29b      	uxth	r3, r3
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	4619      	mov	r1, r3
 8006742:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006744:	2b00      	cmp	r3, #0
 8006746:	d10f      	bne.n	8006768 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006756:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68da      	ldr	r2, [r3, #12]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006766:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006768:	2300      	movs	r3, #0
 800676a:	e000      	b.n	800676e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800676c:	2302      	movs	r3, #2
  }
}
 800676e:	4618      	mov	r0, r3
 8006770:	3714      	adds	r7, #20
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr

0800677a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800677a:	b580      	push	{r7, lr}
 800677c:	b082      	sub	sp, #8
 800677e:	af00      	add	r7, sp, #0
 8006780:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68da      	ldr	r2, [r3, #12]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006790:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2220      	movs	r2, #32
 8006796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7ff fe98 	bl	80064d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3708      	adds	r7, #8
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b08c      	sub	sp, #48	; 0x30
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b22      	cmp	r3, #34	; 0x22
 80067bc:	f040 80ab 	bne.w	8006916 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067c8:	d117      	bne.n	80067fa <UART_Receive_IT+0x50>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d113      	bne.n	80067fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80067d2:	2300      	movs	r3, #0
 80067d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067da:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f2:	1c9a      	adds	r2, r3, #2
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	629a      	str	r2, [r3, #40]	; 0x28
 80067f8:	e026      	b.n	8006848 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006800:	2300      	movs	r3, #0
 8006802:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800680c:	d007      	beq.n	800681e <UART_Receive_IT+0x74>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d10a      	bne.n	800682c <UART_Receive_IT+0x82>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d106      	bne.n	800682c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	b2da      	uxtb	r2, r3
 8006826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	e008      	b.n	800683e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	b2db      	uxtb	r3, r3
 8006834:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006838:	b2da      	uxtb	r2, r3
 800683a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800684c:	b29b      	uxth	r3, r3
 800684e:	3b01      	subs	r3, #1
 8006850:	b29b      	uxth	r3, r3
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	4619      	mov	r1, r3
 8006856:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006858:	2b00      	cmp	r3, #0
 800685a:	d15a      	bne.n	8006912 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f022 0220 	bic.w	r2, r2, #32
 800686a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	68da      	ldr	r2, [r3, #12]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800687a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	695a      	ldr	r2, [r3, #20]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f022 0201 	bic.w	r2, r2, #1
 800688a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2220      	movs	r2, #32
 8006890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006898:	2b01      	cmp	r3, #1
 800689a:	d135      	bne.n	8006908 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	330c      	adds	r3, #12
 80068a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	e853 3f00 	ldrex	r3, [r3]
 80068b0:	613b      	str	r3, [r7, #16]
   return(result);
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	f023 0310 	bic.w	r3, r3, #16
 80068b8:	627b      	str	r3, [r7, #36]	; 0x24
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	330c      	adds	r3, #12
 80068c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c2:	623a      	str	r2, [r7, #32]
 80068c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c6:	69f9      	ldr	r1, [r7, #28]
 80068c8:	6a3a      	ldr	r2, [r7, #32]
 80068ca:	e841 2300 	strex	r3, r2, [r1]
 80068ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1e5      	bne.n	80068a2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0310 	and.w	r3, r3, #16
 80068e0:	2b10      	cmp	r3, #16
 80068e2:	d10a      	bne.n	80068fa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068e4:	2300      	movs	r3, #0
 80068e6:	60fb      	str	r3, [r7, #12]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60fb      	str	r3, [r7, #12]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	60fb      	str	r3, [r7, #12]
 80068f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80068fe:	4619      	mov	r1, r3
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7ff fdf9 	bl	80064f8 <HAL_UARTEx_RxEventCallback>
 8006906:	e002      	b.n	800690e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7fa fde3 	bl	80014d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	e002      	b.n	8006918 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	e000      	b.n	8006918 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006916:	2302      	movs	r3, #2
  }
}
 8006918:	4618      	mov	r0, r3
 800691a:	3730      	adds	r7, #48	; 0x30
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006924:	b0c0      	sub	sp, #256	; 0x100
 8006926:	af00      	add	r7, sp, #0
 8006928:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800692c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800693c:	68d9      	ldr	r1, [r3, #12]
 800693e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	ea40 0301 	orr.w	r3, r0, r1
 8006948:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800694a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800694e:	689a      	ldr	r2, [r3, #8]
 8006950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	431a      	orrs	r2, r3
 8006958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800695c:	695b      	ldr	r3, [r3, #20]
 800695e:	431a      	orrs	r2, r3
 8006960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	4313      	orrs	r3, r2
 8006968:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800696c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006978:	f021 010c 	bic.w	r1, r1, #12
 800697c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006986:	430b      	orrs	r3, r1
 8006988:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800698a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800699a:	6999      	ldr	r1, [r3, #24]
 800699c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	ea40 0301 	orr.w	r3, r0, r1
 80069a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	4b8f      	ldr	r3, [pc, #572]	; (8006bec <UART_SetConfig+0x2cc>)
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d005      	beq.n	80069c0 <UART_SetConfig+0xa0>
 80069b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	4b8d      	ldr	r3, [pc, #564]	; (8006bf0 <UART_SetConfig+0x2d0>)
 80069bc:	429a      	cmp	r2, r3
 80069be:	d104      	bne.n	80069ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069c0:	f7fe fc46 	bl	8005250 <HAL_RCC_GetPCLK2Freq>
 80069c4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80069c8:	e003      	b.n	80069d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069ca:	f7fe fc2d 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 80069ce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069d6:	69db      	ldr	r3, [r3, #28]
 80069d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069dc:	f040 810c 	bne.w	8006bf8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069e4:	2200      	movs	r2, #0
 80069e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069ea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80069f2:	4622      	mov	r2, r4
 80069f4:	462b      	mov	r3, r5
 80069f6:	1891      	adds	r1, r2, r2
 80069f8:	65b9      	str	r1, [r7, #88]	; 0x58
 80069fa:	415b      	adcs	r3, r3
 80069fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006a02:	4621      	mov	r1, r4
 8006a04:	eb12 0801 	adds.w	r8, r2, r1
 8006a08:	4629      	mov	r1, r5
 8006a0a:	eb43 0901 	adc.w	r9, r3, r1
 8006a0e:	f04f 0200 	mov.w	r2, #0
 8006a12:	f04f 0300 	mov.w	r3, #0
 8006a16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a22:	4690      	mov	r8, r2
 8006a24:	4699      	mov	r9, r3
 8006a26:	4623      	mov	r3, r4
 8006a28:	eb18 0303 	adds.w	r3, r8, r3
 8006a2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a30:	462b      	mov	r3, r5
 8006a32:	eb49 0303 	adc.w	r3, r9, r3
 8006a36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a4e:	460b      	mov	r3, r1
 8006a50:	18db      	adds	r3, r3, r3
 8006a52:	653b      	str	r3, [r7, #80]	; 0x50
 8006a54:	4613      	mov	r3, r2
 8006a56:	eb42 0303 	adc.w	r3, r2, r3
 8006a5a:	657b      	str	r3, [r7, #84]	; 0x54
 8006a5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a64:	f7fa f8da 	bl	8000c1c <__aeabi_uldivmod>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4b61      	ldr	r3, [pc, #388]	; (8006bf4 <UART_SetConfig+0x2d4>)
 8006a6e:	fba3 2302 	umull	r2, r3, r3, r2
 8006a72:	095b      	lsrs	r3, r3, #5
 8006a74:	011c      	lsls	r4, r3, #4
 8006a76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006a84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006a88:	4642      	mov	r2, r8
 8006a8a:	464b      	mov	r3, r9
 8006a8c:	1891      	adds	r1, r2, r2
 8006a8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a90:	415b      	adcs	r3, r3
 8006a92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006a98:	4641      	mov	r1, r8
 8006a9a:	eb12 0a01 	adds.w	sl, r2, r1
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	eb43 0b01 	adc.w	fp, r3, r1
 8006aa4:	f04f 0200 	mov.w	r2, #0
 8006aa8:	f04f 0300 	mov.w	r3, #0
 8006aac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006ab0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ab4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ab8:	4692      	mov	sl, r2
 8006aba:	469b      	mov	fp, r3
 8006abc:	4643      	mov	r3, r8
 8006abe:	eb1a 0303 	adds.w	r3, sl, r3
 8006ac2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ac6:	464b      	mov	r3, r9
 8006ac8:	eb4b 0303 	adc.w	r3, fp, r3
 8006acc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006adc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ae0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	18db      	adds	r3, r3, r3
 8006ae8:	643b      	str	r3, [r7, #64]	; 0x40
 8006aea:	4613      	mov	r3, r2
 8006aec:	eb42 0303 	adc.w	r3, r2, r3
 8006af0:	647b      	str	r3, [r7, #68]	; 0x44
 8006af2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006af6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006afa:	f7fa f88f 	bl	8000c1c <__aeabi_uldivmod>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	4611      	mov	r1, r2
 8006b04:	4b3b      	ldr	r3, [pc, #236]	; (8006bf4 <UART_SetConfig+0x2d4>)
 8006b06:	fba3 2301 	umull	r2, r3, r3, r1
 8006b0a:	095b      	lsrs	r3, r3, #5
 8006b0c:	2264      	movs	r2, #100	; 0x64
 8006b0e:	fb02 f303 	mul.w	r3, r2, r3
 8006b12:	1acb      	subs	r3, r1, r3
 8006b14:	00db      	lsls	r3, r3, #3
 8006b16:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006b1a:	4b36      	ldr	r3, [pc, #216]	; (8006bf4 <UART_SetConfig+0x2d4>)
 8006b1c:	fba3 2302 	umull	r2, r3, r3, r2
 8006b20:	095b      	lsrs	r3, r3, #5
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b28:	441c      	add	r4, r3
 8006b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b34:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006b38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006b3c:	4642      	mov	r2, r8
 8006b3e:	464b      	mov	r3, r9
 8006b40:	1891      	adds	r1, r2, r2
 8006b42:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b44:	415b      	adcs	r3, r3
 8006b46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b4c:	4641      	mov	r1, r8
 8006b4e:	1851      	adds	r1, r2, r1
 8006b50:	6339      	str	r1, [r7, #48]	; 0x30
 8006b52:	4649      	mov	r1, r9
 8006b54:	414b      	adcs	r3, r1
 8006b56:	637b      	str	r3, [r7, #52]	; 0x34
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	f04f 0300 	mov.w	r3, #0
 8006b60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b64:	4659      	mov	r1, fp
 8006b66:	00cb      	lsls	r3, r1, #3
 8006b68:	4651      	mov	r1, sl
 8006b6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b6e:	4651      	mov	r1, sl
 8006b70:	00ca      	lsls	r2, r1, #3
 8006b72:	4610      	mov	r0, r2
 8006b74:	4619      	mov	r1, r3
 8006b76:	4603      	mov	r3, r0
 8006b78:	4642      	mov	r2, r8
 8006b7a:	189b      	adds	r3, r3, r2
 8006b7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b80:	464b      	mov	r3, r9
 8006b82:	460a      	mov	r2, r1
 8006b84:	eb42 0303 	adc.w	r3, r2, r3
 8006b88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006b98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006b9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	18db      	adds	r3, r3, r3
 8006ba4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	eb42 0303 	adc.w	r3, r2, r3
 8006bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bb2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006bb6:	f7fa f831 	bl	8000c1c <__aeabi_uldivmod>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	4b0d      	ldr	r3, [pc, #52]	; (8006bf4 <UART_SetConfig+0x2d4>)
 8006bc0:	fba3 1302 	umull	r1, r3, r3, r2
 8006bc4:	095b      	lsrs	r3, r3, #5
 8006bc6:	2164      	movs	r1, #100	; 0x64
 8006bc8:	fb01 f303 	mul.w	r3, r1, r3
 8006bcc:	1ad3      	subs	r3, r2, r3
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	3332      	adds	r3, #50	; 0x32
 8006bd2:	4a08      	ldr	r2, [pc, #32]	; (8006bf4 <UART_SetConfig+0x2d4>)
 8006bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bd8:	095b      	lsrs	r3, r3, #5
 8006bda:	f003 0207 	and.w	r2, r3, #7
 8006bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4422      	add	r2, r4
 8006be6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006be8:	e105      	b.n	8006df6 <UART_SetConfig+0x4d6>
 8006bea:	bf00      	nop
 8006bec:	40011000 	.word	0x40011000
 8006bf0:	40011400 	.word	0x40011400
 8006bf4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006c02:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006c06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006c0a:	4642      	mov	r2, r8
 8006c0c:	464b      	mov	r3, r9
 8006c0e:	1891      	adds	r1, r2, r2
 8006c10:	6239      	str	r1, [r7, #32]
 8006c12:	415b      	adcs	r3, r3
 8006c14:	627b      	str	r3, [r7, #36]	; 0x24
 8006c16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c1a:	4641      	mov	r1, r8
 8006c1c:	1854      	adds	r4, r2, r1
 8006c1e:	4649      	mov	r1, r9
 8006c20:	eb43 0501 	adc.w	r5, r3, r1
 8006c24:	f04f 0200 	mov.w	r2, #0
 8006c28:	f04f 0300 	mov.w	r3, #0
 8006c2c:	00eb      	lsls	r3, r5, #3
 8006c2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c32:	00e2      	lsls	r2, r4, #3
 8006c34:	4614      	mov	r4, r2
 8006c36:	461d      	mov	r5, r3
 8006c38:	4643      	mov	r3, r8
 8006c3a:	18e3      	adds	r3, r4, r3
 8006c3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c40:	464b      	mov	r3, r9
 8006c42:	eb45 0303 	adc.w	r3, r5, r3
 8006c46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c5a:	f04f 0200 	mov.w	r2, #0
 8006c5e:	f04f 0300 	mov.w	r3, #0
 8006c62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c66:	4629      	mov	r1, r5
 8006c68:	008b      	lsls	r3, r1, #2
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c70:	4621      	mov	r1, r4
 8006c72:	008a      	lsls	r2, r1, #2
 8006c74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006c78:	f7f9 ffd0 	bl	8000c1c <__aeabi_uldivmod>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	460b      	mov	r3, r1
 8006c80:	4b60      	ldr	r3, [pc, #384]	; (8006e04 <UART_SetConfig+0x4e4>)
 8006c82:	fba3 2302 	umull	r2, r3, r3, r2
 8006c86:	095b      	lsrs	r3, r3, #5
 8006c88:	011c      	lsls	r4, r3, #4
 8006c8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c94:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006c98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	1891      	adds	r1, r2, r2
 8006ca2:	61b9      	str	r1, [r7, #24]
 8006ca4:	415b      	adcs	r3, r3
 8006ca6:	61fb      	str	r3, [r7, #28]
 8006ca8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cac:	4641      	mov	r1, r8
 8006cae:	1851      	adds	r1, r2, r1
 8006cb0:	6139      	str	r1, [r7, #16]
 8006cb2:	4649      	mov	r1, r9
 8006cb4:	414b      	adcs	r3, r1
 8006cb6:	617b      	str	r3, [r7, #20]
 8006cb8:	f04f 0200 	mov.w	r2, #0
 8006cbc:	f04f 0300 	mov.w	r3, #0
 8006cc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006cc4:	4659      	mov	r1, fp
 8006cc6:	00cb      	lsls	r3, r1, #3
 8006cc8:	4651      	mov	r1, sl
 8006cca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cce:	4651      	mov	r1, sl
 8006cd0:	00ca      	lsls	r2, r1, #3
 8006cd2:	4610      	mov	r0, r2
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	4642      	mov	r2, r8
 8006cda:	189b      	adds	r3, r3, r2
 8006cdc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ce0:	464b      	mov	r3, r9
 8006ce2:	460a      	mov	r2, r1
 8006ce4:	eb42 0303 	adc.w	r3, r2, r3
 8006ce8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cf6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006cf8:	f04f 0200 	mov.w	r2, #0
 8006cfc:	f04f 0300 	mov.w	r3, #0
 8006d00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006d04:	4649      	mov	r1, r9
 8006d06:	008b      	lsls	r3, r1, #2
 8006d08:	4641      	mov	r1, r8
 8006d0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d0e:	4641      	mov	r1, r8
 8006d10:	008a      	lsls	r2, r1, #2
 8006d12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006d16:	f7f9 ff81 	bl	8000c1c <__aeabi_uldivmod>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	4b39      	ldr	r3, [pc, #228]	; (8006e04 <UART_SetConfig+0x4e4>)
 8006d20:	fba3 1302 	umull	r1, r3, r3, r2
 8006d24:	095b      	lsrs	r3, r3, #5
 8006d26:	2164      	movs	r1, #100	; 0x64
 8006d28:	fb01 f303 	mul.w	r3, r1, r3
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	011b      	lsls	r3, r3, #4
 8006d30:	3332      	adds	r3, #50	; 0x32
 8006d32:	4a34      	ldr	r2, [pc, #208]	; (8006e04 <UART_SetConfig+0x4e4>)
 8006d34:	fba2 2303 	umull	r2, r3, r2, r3
 8006d38:	095b      	lsrs	r3, r3, #5
 8006d3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d3e:	441c      	add	r4, r3
 8006d40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d44:	2200      	movs	r2, #0
 8006d46:	673b      	str	r3, [r7, #112]	; 0x70
 8006d48:	677a      	str	r2, [r7, #116]	; 0x74
 8006d4a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d4e:	4642      	mov	r2, r8
 8006d50:	464b      	mov	r3, r9
 8006d52:	1891      	adds	r1, r2, r2
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	415b      	adcs	r3, r3
 8006d58:	60fb      	str	r3, [r7, #12]
 8006d5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d5e:	4641      	mov	r1, r8
 8006d60:	1851      	adds	r1, r2, r1
 8006d62:	6039      	str	r1, [r7, #0]
 8006d64:	4649      	mov	r1, r9
 8006d66:	414b      	adcs	r3, r1
 8006d68:	607b      	str	r3, [r7, #4]
 8006d6a:	f04f 0200 	mov.w	r2, #0
 8006d6e:	f04f 0300 	mov.w	r3, #0
 8006d72:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d76:	4659      	mov	r1, fp
 8006d78:	00cb      	lsls	r3, r1, #3
 8006d7a:	4651      	mov	r1, sl
 8006d7c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d80:	4651      	mov	r1, sl
 8006d82:	00ca      	lsls	r2, r1, #3
 8006d84:	4610      	mov	r0, r2
 8006d86:	4619      	mov	r1, r3
 8006d88:	4603      	mov	r3, r0
 8006d8a:	4642      	mov	r2, r8
 8006d8c:	189b      	adds	r3, r3, r2
 8006d8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d90:	464b      	mov	r3, r9
 8006d92:	460a      	mov	r2, r1
 8006d94:	eb42 0303 	adc.w	r3, r2, r3
 8006d98:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	663b      	str	r3, [r7, #96]	; 0x60
 8006da4:	667a      	str	r2, [r7, #100]	; 0x64
 8006da6:	f04f 0200 	mov.w	r2, #0
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006db2:	4649      	mov	r1, r9
 8006db4:	008b      	lsls	r3, r1, #2
 8006db6:	4641      	mov	r1, r8
 8006db8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dbc:	4641      	mov	r1, r8
 8006dbe:	008a      	lsls	r2, r1, #2
 8006dc0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006dc4:	f7f9 ff2a 	bl	8000c1c <__aeabi_uldivmod>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	460b      	mov	r3, r1
 8006dcc:	4b0d      	ldr	r3, [pc, #52]	; (8006e04 <UART_SetConfig+0x4e4>)
 8006dce:	fba3 1302 	umull	r1, r3, r3, r2
 8006dd2:	095b      	lsrs	r3, r3, #5
 8006dd4:	2164      	movs	r1, #100	; 0x64
 8006dd6:	fb01 f303 	mul.w	r3, r1, r3
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	011b      	lsls	r3, r3, #4
 8006dde:	3332      	adds	r3, #50	; 0x32
 8006de0:	4a08      	ldr	r2, [pc, #32]	; (8006e04 <UART_SetConfig+0x4e4>)
 8006de2:	fba2 2303 	umull	r2, r3, r2, r3
 8006de6:	095b      	lsrs	r3, r3, #5
 8006de8:	f003 020f 	and.w	r2, r3, #15
 8006dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4422      	add	r2, r4
 8006df4:	609a      	str	r2, [r3, #8]
}
 8006df6:	bf00      	nop
 8006df8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e02:	bf00      	nop
 8006e04:	51eb851f 	.word	0x51eb851f

08006e08 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	4603      	mov	r3, r0
 8006e10:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006e12:	2300      	movs	r3, #0
 8006e14:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e1a:	2b84      	cmp	r3, #132	; 0x84
 8006e1c:	d005      	beq.n	8006e2a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006e1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	4413      	add	r3, r2
 8006e26:	3303      	adds	r3, #3
 8006e28:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3714      	adds	r7, #20
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006e3c:	f000 faf6 	bl	800742c <vTaskStartScheduler>
  
  return osOK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	bd80      	pop	{r7, pc}

08006e46 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006e46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e48:	b089      	sub	sp, #36	; 0x24
 8006e4a:	af04      	add	r7, sp, #16
 8006e4c:	6078      	str	r0, [r7, #4]
 8006e4e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	695b      	ldr	r3, [r3, #20]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d020      	beq.n	8006e9a <osThreadCreate+0x54>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	699b      	ldr	r3, [r3, #24]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d01c      	beq.n	8006e9a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685c      	ldr	r4, [r3, #4]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681d      	ldr	r5, [r3, #0]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	691e      	ldr	r6, [r3, #16]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7ff ffc8 	bl	8006e08 <makeFreeRtosPriority>
 8006e78:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	695b      	ldr	r3, [r3, #20]
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e82:	9202      	str	r2, [sp, #8]
 8006e84:	9301      	str	r3, [sp, #4]
 8006e86:	9100      	str	r1, [sp, #0]
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	4632      	mov	r2, r6
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	4620      	mov	r0, r4
 8006e90:	f000 f8ed 	bl	800706e <xTaskCreateStatic>
 8006e94:	4603      	mov	r3, r0
 8006e96:	60fb      	str	r3, [r7, #12]
 8006e98:	e01c      	b.n	8006ed4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	685c      	ldr	r4, [r3, #4]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006ea6:	b29e      	uxth	r6, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f7ff ffaa 	bl	8006e08 <makeFreeRtosPriority>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	f107 030c 	add.w	r3, r7, #12
 8006eba:	9301      	str	r3, [sp, #4]
 8006ebc:	9200      	str	r2, [sp, #0]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	4632      	mov	r2, r6
 8006ec2:	4629      	mov	r1, r5
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f000 f92f 	bl	8007128 <xTaskCreate>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d001      	beq.n	8006ed4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	e000      	b.n	8006ed6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3714      	adds	r7, #20
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006ede <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b084      	sub	sp, #16
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <osDelay+0x16>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	e000      	b.n	8006ef6 <osDelay+0x18>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 fa64 	bl	80073c4 <vTaskDelay>
  
  return osOK;
 8006efc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3710      	adds	r7, #16
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006f06:	b480      	push	{r7}
 8006f08:	b083      	sub	sp, #12
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f103 0208 	add.w	r2, r3, #8
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f1e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f103 0208 	add.w	r2, r3, #8
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f103 0208 	add.w	r2, r3, #8
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006f3a:	bf00      	nop
 8006f3c:	370c      	adds	r7, #12
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006f46:	b480      	push	{r7}
 8006f48:	b083      	sub	sp, #12
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006f54:	bf00      	nop
 8006f56:	370c      	adds	r7, #12
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	689a      	ldr	r2, [r3, #8]
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	1c5a      	adds	r2, r3, #1
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	601a      	str	r2, [r3, #0]
}
 8006f9c:	bf00      	nop
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fbe:	d103      	bne.n	8006fc8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	60fb      	str	r3, [r7, #12]
 8006fc6:	e00c      	b.n	8006fe2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	3308      	adds	r3, #8
 8006fcc:	60fb      	str	r3, [r7, #12]
 8006fce:	e002      	b.n	8006fd6 <vListInsert+0x2e>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	60fb      	str	r3, [r7, #12]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d2f6      	bcs.n	8006fd0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	685a      	ldr	r2, [r3, #4]
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	1c5a      	adds	r2, r3, #1
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	601a      	str	r2, [r3, #0]
}
 800700e:	bf00      	nop
 8007010:	3714      	adds	r7, #20
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800701a:	b480      	push	{r7}
 800701c:	b085      	sub	sp, #20
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	6892      	ldr	r2, [r2, #8]
 8007030:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	6852      	ldr	r2, [r2, #4]
 800703a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	429a      	cmp	r2, r3
 8007044:	d103      	bne.n	800704e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	689a      	ldr	r2, [r3, #8]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	1e5a      	subs	r2, r3, #1
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
}
 8007062:	4618      	mov	r0, r3
 8007064:	3714      	adds	r7, #20
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr

0800706e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800706e:	b580      	push	{r7, lr}
 8007070:	b08e      	sub	sp, #56	; 0x38
 8007072:	af04      	add	r7, sp, #16
 8007074:	60f8      	str	r0, [r7, #12]
 8007076:	60b9      	str	r1, [r7, #8]
 8007078:	607a      	str	r2, [r7, #4]
 800707a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800707c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800707e:	2b00      	cmp	r3, #0
 8007080:	d10a      	bne.n	8007098 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007086:	f383 8811 	msr	BASEPRI, r3
 800708a:	f3bf 8f6f 	isb	sy
 800708e:	f3bf 8f4f 	dsb	sy
 8007092:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007094:	bf00      	nop
 8007096:	e7fe      	b.n	8007096 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800709a:	2b00      	cmp	r3, #0
 800709c:	d10a      	bne.n	80070b4 <xTaskCreateStatic+0x46>
	__asm volatile
 800709e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	61fb      	str	r3, [r7, #28]
}
 80070b0:	bf00      	nop
 80070b2:	e7fe      	b.n	80070b2 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80070b4:	23b4      	movs	r3, #180	; 0xb4
 80070b6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	2bb4      	cmp	r3, #180	; 0xb4
 80070bc:	d00a      	beq.n	80070d4 <xTaskCreateStatic+0x66>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	61bb      	str	r3, [r7, #24]
}
 80070d0:	bf00      	nop
 80070d2:	e7fe      	b.n	80070d2 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80070d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80070d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d01e      	beq.n	800711a <xTaskCreateStatic+0xac>
 80070dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d01b      	beq.n	800711a <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80070e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80070ea:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80070ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ee:	2202      	movs	r2, #2
 80070f0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80070f4:	2300      	movs	r3, #0
 80070f6:	9303      	str	r3, [sp, #12]
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	9302      	str	r3, [sp, #8]
 80070fc:	f107 0314 	add.w	r3, r7, #20
 8007100:	9301      	str	r3, [sp, #4]
 8007102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	68b9      	ldr	r1, [r7, #8]
 800710c:	68f8      	ldr	r0, [r7, #12]
 800710e:	f000 f851 	bl	80071b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007112:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007114:	f000 f8ec 	bl	80072f0 <prvAddNewTaskToReadyList>
 8007118:	e001      	b.n	800711e <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800711a:	2300      	movs	r3, #0
 800711c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800711e:	697b      	ldr	r3, [r7, #20]
	}
 8007120:	4618      	mov	r0, r3
 8007122:	3728      	adds	r7, #40	; 0x28
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007128:	b580      	push	{r7, lr}
 800712a:	b08c      	sub	sp, #48	; 0x30
 800712c:	af04      	add	r7, sp, #16
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	603b      	str	r3, [r7, #0]
 8007134:	4613      	mov	r3, r2
 8007136:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007138:	88fb      	ldrh	r3, [r7, #6]
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	4618      	mov	r0, r3
 800713e:	f000 fef3 	bl	8007f28 <pvPortMalloc>
 8007142:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00e      	beq.n	8007168 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800714a:	20b4      	movs	r0, #180	; 0xb4
 800714c:	f000 feec 	bl	8007f28 <pvPortMalloc>
 8007150:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d003      	beq.n	8007160 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	697a      	ldr	r2, [r7, #20]
 800715c:	631a      	str	r2, [r3, #48]	; 0x30
 800715e:	e005      	b.n	800716c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007160:	6978      	ldr	r0, [r7, #20]
 8007162:	f000 ffad 	bl	80080c0 <vPortFree>
 8007166:	e001      	b.n	800716c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007168:	2300      	movs	r3, #0
 800716a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d017      	beq.n	80071a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	2200      	movs	r2, #0
 8007176:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800717a:	88fa      	ldrh	r2, [r7, #6]
 800717c:	2300      	movs	r3, #0
 800717e:	9303      	str	r3, [sp, #12]
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	9302      	str	r3, [sp, #8]
 8007184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007186:	9301      	str	r3, [sp, #4]
 8007188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800718a:	9300      	str	r3, [sp, #0]
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	68b9      	ldr	r1, [r7, #8]
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f000 f80f 	bl	80071b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007196:	69f8      	ldr	r0, [r7, #28]
 8007198:	f000 f8aa 	bl	80072f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800719c:	2301      	movs	r3, #1
 800719e:	61bb      	str	r3, [r7, #24]
 80071a0:	e002      	b.n	80071a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80071a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80071a8:	69bb      	ldr	r3, [r7, #24]
	}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3720      	adds	r7, #32
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b088      	sub	sp, #32
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	607a      	str	r2, [r7, #4]
 80071c0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80071c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80071cc:	3b01      	subs	r3, #1
 80071ce:	009b      	lsls	r3, r3, #2
 80071d0:	4413      	add	r3, r2
 80071d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	f023 0307 	bic.w	r3, r3, #7
 80071da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	f003 0307 	and.w	r3, r3, #7
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00a      	beq.n	80071fc <prvInitialiseNewTask+0x48>
	__asm volatile
 80071e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ea:	f383 8811 	msr	BASEPRI, r3
 80071ee:	f3bf 8f6f 	isb	sy
 80071f2:	f3bf 8f4f 	dsb	sy
 80071f6:	617b      	str	r3, [r7, #20]
}
 80071f8:	bf00      	nop
 80071fa:	e7fe      	b.n	80071fa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01f      	beq.n	8007242 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007202:	2300      	movs	r3, #0
 8007204:	61fb      	str	r3, [r7, #28]
 8007206:	e012      	b.n	800722e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	4413      	add	r3, r2
 800720e:	7819      	ldrb	r1, [r3, #0]
 8007210:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	4413      	add	r3, r2
 8007216:	3334      	adds	r3, #52	; 0x34
 8007218:	460a      	mov	r2, r1
 800721a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800721c:	68ba      	ldr	r2, [r7, #8]
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	4413      	add	r3, r2
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d006      	beq.n	8007236 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	3301      	adds	r3, #1
 800722c:	61fb      	str	r3, [r7, #28]
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	2b0f      	cmp	r3, #15
 8007232:	d9e9      	bls.n	8007208 <prvInitialiseNewTask+0x54>
 8007234:	e000      	b.n	8007238 <prvInitialiseNewTask+0x84>
			{
				break;
 8007236:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723a:	2200      	movs	r2, #0
 800723c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007240:	e003      	b.n	800724a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007244:	2200      	movs	r2, #0
 8007246:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800724a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800724c:	2b06      	cmp	r3, #6
 800724e:	d901      	bls.n	8007254 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007250:	2306      	movs	r3, #6
 8007252:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007256:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007258:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800725a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800725e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007262:	2200      	movs	r2, #0
 8007264:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007268:	3304      	adds	r3, #4
 800726a:	4618      	mov	r0, r3
 800726c:	f7ff fe6b 	bl	8006f46 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007272:	3318      	adds	r3, #24
 8007274:	4618      	mov	r0, r3
 8007276:	f7ff fe66 	bl	8006f46 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800727a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800727c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800727e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007282:	f1c3 0207 	rsb	r2, r3, #7
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800728a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800728c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800728e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007292:	2200      	movs	r2, #0
 8007294:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800729a:	2200      	movs	r2, #0
 800729c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80072a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a2:	334c      	adds	r3, #76	; 0x4c
 80072a4:	2260      	movs	r2, #96	; 0x60
 80072a6:	2100      	movs	r1, #0
 80072a8:	4618      	mov	r0, r3
 80072aa:	f001 f95c 	bl	8008566 <memset>
 80072ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b0:	4a0c      	ldr	r2, [pc, #48]	; (80072e4 <prvInitialiseNewTask+0x130>)
 80072b2:	651a      	str	r2, [r3, #80]	; 0x50
 80072b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b6:	4a0c      	ldr	r2, [pc, #48]	; (80072e8 <prvInitialiseNewTask+0x134>)
 80072b8:	655a      	str	r2, [r3, #84]	; 0x54
 80072ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072bc:	4a0b      	ldr	r2, [pc, #44]	; (80072ec <prvInitialiseNewTask+0x138>)
 80072be:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80072c0:	683a      	ldr	r2, [r7, #0]
 80072c2:	68f9      	ldr	r1, [r7, #12]
 80072c4:	69b8      	ldr	r0, [r7, #24]
 80072c6:	f000 fc1f 	bl	8007b08 <pxPortInitialiseStack>
 80072ca:	4602      	mov	r2, r0
 80072cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ce:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80072d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d002      	beq.n	80072dc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80072d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072da:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072dc:	bf00      	nop
 80072de:	3720      	adds	r7, #32
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	0800b5e0 	.word	0x0800b5e0
 80072e8:	0800b600 	.word	0x0800b600
 80072ec:	0800b5c0 	.word	0x0800b5c0

080072f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80072f8:	f000 fd34 	bl	8007d64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072fc:	4b2a      	ldr	r3, [pc, #168]	; (80073a8 <prvAddNewTaskToReadyList+0xb8>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3301      	adds	r3, #1
 8007302:	4a29      	ldr	r2, [pc, #164]	; (80073a8 <prvAddNewTaskToReadyList+0xb8>)
 8007304:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007306:	4b29      	ldr	r3, [pc, #164]	; (80073ac <prvAddNewTaskToReadyList+0xbc>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d109      	bne.n	8007322 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800730e:	4a27      	ldr	r2, [pc, #156]	; (80073ac <prvAddNewTaskToReadyList+0xbc>)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007314:	4b24      	ldr	r3, [pc, #144]	; (80073a8 <prvAddNewTaskToReadyList+0xb8>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d110      	bne.n	800733e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800731c:	f000 facc 	bl	80078b8 <prvInitialiseTaskLists>
 8007320:	e00d      	b.n	800733e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007322:	4b23      	ldr	r3, [pc, #140]	; (80073b0 <prvAddNewTaskToReadyList+0xc0>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d109      	bne.n	800733e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800732a:	4b20      	ldr	r3, [pc, #128]	; (80073ac <prvAddNewTaskToReadyList+0xbc>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007334:	429a      	cmp	r2, r3
 8007336:	d802      	bhi.n	800733e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007338:	4a1c      	ldr	r2, [pc, #112]	; (80073ac <prvAddNewTaskToReadyList+0xbc>)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800733e:	4b1d      	ldr	r3, [pc, #116]	; (80073b4 <prvAddNewTaskToReadyList+0xc4>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	3301      	adds	r3, #1
 8007344:	4a1b      	ldr	r2, [pc, #108]	; (80073b4 <prvAddNewTaskToReadyList+0xc4>)
 8007346:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800734c:	2201      	movs	r2, #1
 800734e:	409a      	lsls	r2, r3
 8007350:	4b19      	ldr	r3, [pc, #100]	; (80073b8 <prvAddNewTaskToReadyList+0xc8>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4313      	orrs	r3, r2
 8007356:	4a18      	ldr	r2, [pc, #96]	; (80073b8 <prvAddNewTaskToReadyList+0xc8>)
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800735e:	4613      	mov	r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	4a15      	ldr	r2, [pc, #84]	; (80073bc <prvAddNewTaskToReadyList+0xcc>)
 8007368:	441a      	add	r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	3304      	adds	r3, #4
 800736e:	4619      	mov	r1, r3
 8007370:	4610      	mov	r0, r2
 8007372:	f7ff fdf5 	bl	8006f60 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007376:	f000 fd25 	bl	8007dc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800737a:	4b0d      	ldr	r3, [pc, #52]	; (80073b0 <prvAddNewTaskToReadyList+0xc0>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00e      	beq.n	80073a0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007382:	4b0a      	ldr	r3, [pc, #40]	; (80073ac <prvAddNewTaskToReadyList+0xbc>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800738c:	429a      	cmp	r2, r3
 800738e:	d207      	bcs.n	80073a0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007390:	4b0b      	ldr	r3, [pc, #44]	; (80073c0 <prvAddNewTaskToReadyList+0xd0>)
 8007392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007396:	601a      	str	r2, [r3, #0]
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073a0:	bf00      	nop
 80073a2:	3708      	adds	r7, #8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	20000b9c 	.word	0x20000b9c
 80073ac:	20000a9c 	.word	0x20000a9c
 80073b0:	20000ba8 	.word	0x20000ba8
 80073b4:	20000bb8 	.word	0x20000bb8
 80073b8:	20000ba4 	.word	0x20000ba4
 80073bc:	20000aa0 	.word	0x20000aa0
 80073c0:	e000ed04 	.word	0xe000ed04

080073c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80073cc:	2300      	movs	r3, #0
 80073ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d017      	beq.n	8007406 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80073d6:	4b13      	ldr	r3, [pc, #76]	; (8007424 <vTaskDelay+0x60>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d00a      	beq.n	80073f4 <vTaskDelay+0x30>
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	60bb      	str	r3, [r7, #8]
}
 80073f0:	bf00      	nop
 80073f2:	e7fe      	b.n	80073f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80073f4:	f000 f884 	bl	8007500 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80073f8:	2100      	movs	r1, #0
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fb1e 	bl	8007a3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007400:	f000 f88c 	bl	800751c <xTaskResumeAll>
 8007404:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d107      	bne.n	800741c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800740c:	4b06      	ldr	r3, [pc, #24]	; (8007428 <vTaskDelay+0x64>)
 800740e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007412:	601a      	str	r2, [r3, #0]
 8007414:	f3bf 8f4f 	dsb	sy
 8007418:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800741c:	bf00      	nop
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}
 8007424:	20000bc4 	.word	0x20000bc4
 8007428:	e000ed04 	.word	0xe000ed04

0800742c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b08a      	sub	sp, #40	; 0x28
 8007430:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007432:	2300      	movs	r3, #0
 8007434:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007436:	2300      	movs	r3, #0
 8007438:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800743a:	463a      	mov	r2, r7
 800743c:	1d39      	adds	r1, r7, #4
 800743e:	f107 0308 	add.w	r3, r7, #8
 8007442:	4618      	mov	r0, r3
 8007444:	f7f9 fea4 	bl	8001190 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007448:	6839      	ldr	r1, [r7, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	9202      	str	r2, [sp, #8]
 8007450:	9301      	str	r3, [sp, #4]
 8007452:	2300      	movs	r3, #0
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	2300      	movs	r3, #0
 8007458:	460a      	mov	r2, r1
 800745a:	4921      	ldr	r1, [pc, #132]	; (80074e0 <vTaskStartScheduler+0xb4>)
 800745c:	4821      	ldr	r0, [pc, #132]	; (80074e4 <vTaskStartScheduler+0xb8>)
 800745e:	f7ff fe06 	bl	800706e <xTaskCreateStatic>
 8007462:	4603      	mov	r3, r0
 8007464:	4a20      	ldr	r2, [pc, #128]	; (80074e8 <vTaskStartScheduler+0xbc>)
 8007466:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007468:	4b1f      	ldr	r3, [pc, #124]	; (80074e8 <vTaskStartScheduler+0xbc>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007470:	2301      	movs	r3, #1
 8007472:	617b      	str	r3, [r7, #20]
 8007474:	e001      	b.n	800747a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007476:	2300      	movs	r3, #0
 8007478:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d11b      	bne.n	80074b8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007484:	f383 8811 	msr	BASEPRI, r3
 8007488:	f3bf 8f6f 	isb	sy
 800748c:	f3bf 8f4f 	dsb	sy
 8007490:	613b      	str	r3, [r7, #16]
}
 8007492:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007494:	4b15      	ldr	r3, [pc, #84]	; (80074ec <vTaskStartScheduler+0xc0>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	334c      	adds	r3, #76	; 0x4c
 800749a:	4a15      	ldr	r2, [pc, #84]	; (80074f0 <vTaskStartScheduler+0xc4>)
 800749c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800749e:	4b15      	ldr	r3, [pc, #84]	; (80074f4 <vTaskStartScheduler+0xc8>)
 80074a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80074a6:	4b14      	ldr	r3, [pc, #80]	; (80074f8 <vTaskStartScheduler+0xcc>)
 80074a8:	2201      	movs	r2, #1
 80074aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80074ac:	4b13      	ldr	r3, [pc, #76]	; (80074fc <vTaskStartScheduler+0xd0>)
 80074ae:	2200      	movs	r2, #0
 80074b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80074b2:	f000 fbb5 	bl	8007c20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80074b6:	e00e      	b.n	80074d6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074be:	d10a      	bne.n	80074d6 <vTaskStartScheduler+0xaa>
	__asm volatile
 80074c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c4:	f383 8811 	msr	BASEPRI, r3
 80074c8:	f3bf 8f6f 	isb	sy
 80074cc:	f3bf 8f4f 	dsb	sy
 80074d0:	60fb      	str	r3, [r7, #12]
}
 80074d2:	bf00      	nop
 80074d4:	e7fe      	b.n	80074d4 <vTaskStartScheduler+0xa8>
}
 80074d6:	bf00      	nop
 80074d8:	3718      	adds	r7, #24
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	0800b5a0 	.word	0x0800b5a0
 80074e4:	08007889 	.word	0x08007889
 80074e8:	20000bc0 	.word	0x20000bc0
 80074ec:	20000a9c 	.word	0x20000a9c
 80074f0:	20000010 	.word	0x20000010
 80074f4:	20000bbc 	.word	0x20000bbc
 80074f8:	20000ba8 	.word	0x20000ba8
 80074fc:	20000ba0 	.word	0x20000ba0

08007500 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007500:	b480      	push	{r7}
 8007502:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007504:	4b04      	ldr	r3, [pc, #16]	; (8007518 <vTaskSuspendAll+0x18>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3301      	adds	r3, #1
 800750a:	4a03      	ldr	r2, [pc, #12]	; (8007518 <vTaskSuspendAll+0x18>)
 800750c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800750e:	bf00      	nop
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr
 8007518:	20000bc4 	.word	0x20000bc4

0800751c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007522:	2300      	movs	r3, #0
 8007524:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007526:	2300      	movs	r3, #0
 8007528:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800752a:	4b41      	ldr	r3, [pc, #260]	; (8007630 <xTaskResumeAll+0x114>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10a      	bne.n	8007548 <xTaskResumeAll+0x2c>
	__asm volatile
 8007532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007536:	f383 8811 	msr	BASEPRI, r3
 800753a:	f3bf 8f6f 	isb	sy
 800753e:	f3bf 8f4f 	dsb	sy
 8007542:	603b      	str	r3, [r7, #0]
}
 8007544:	bf00      	nop
 8007546:	e7fe      	b.n	8007546 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007548:	f000 fc0c 	bl	8007d64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800754c:	4b38      	ldr	r3, [pc, #224]	; (8007630 <xTaskResumeAll+0x114>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3b01      	subs	r3, #1
 8007552:	4a37      	ldr	r2, [pc, #220]	; (8007630 <xTaskResumeAll+0x114>)
 8007554:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007556:	4b36      	ldr	r3, [pc, #216]	; (8007630 <xTaskResumeAll+0x114>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d161      	bne.n	8007622 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800755e:	4b35      	ldr	r3, [pc, #212]	; (8007634 <xTaskResumeAll+0x118>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d05d      	beq.n	8007622 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007566:	e02e      	b.n	80075c6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007568:	4b33      	ldr	r3, [pc, #204]	; (8007638 <xTaskResumeAll+0x11c>)
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	3318      	adds	r3, #24
 8007574:	4618      	mov	r0, r3
 8007576:	f7ff fd50 	bl	800701a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	3304      	adds	r3, #4
 800757e:	4618      	mov	r0, r3
 8007580:	f7ff fd4b 	bl	800701a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007588:	2201      	movs	r2, #1
 800758a:	409a      	lsls	r2, r3
 800758c:	4b2b      	ldr	r3, [pc, #172]	; (800763c <xTaskResumeAll+0x120>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4313      	orrs	r3, r2
 8007592:	4a2a      	ldr	r2, [pc, #168]	; (800763c <xTaskResumeAll+0x120>)
 8007594:	6013      	str	r3, [r2, #0]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800759a:	4613      	mov	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4413      	add	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4a27      	ldr	r2, [pc, #156]	; (8007640 <xTaskResumeAll+0x124>)
 80075a4:	441a      	add	r2, r3
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	3304      	adds	r3, #4
 80075aa:	4619      	mov	r1, r3
 80075ac:	4610      	mov	r0, r2
 80075ae:	f7ff fcd7 	bl	8006f60 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075b6:	4b23      	ldr	r3, [pc, #140]	; (8007644 <xTaskResumeAll+0x128>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075bc:	429a      	cmp	r2, r3
 80075be:	d302      	bcc.n	80075c6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80075c0:	4b21      	ldr	r3, [pc, #132]	; (8007648 <xTaskResumeAll+0x12c>)
 80075c2:	2201      	movs	r2, #1
 80075c4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80075c6:	4b1c      	ldr	r3, [pc, #112]	; (8007638 <xTaskResumeAll+0x11c>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1cc      	bne.n	8007568 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80075d4:	f000 fa12 	bl	80079fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80075d8:	4b1c      	ldr	r3, [pc, #112]	; (800764c <xTaskResumeAll+0x130>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d010      	beq.n	8007606 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80075e4:	f000 f836 	bl	8007654 <xTaskIncrementTick>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d002      	beq.n	80075f4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80075ee:	4b16      	ldr	r3, [pc, #88]	; (8007648 <xTaskResumeAll+0x12c>)
 80075f0:	2201      	movs	r2, #1
 80075f2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	3b01      	subs	r3, #1
 80075f8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d1f1      	bne.n	80075e4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007600:	4b12      	ldr	r3, [pc, #72]	; (800764c <xTaskResumeAll+0x130>)
 8007602:	2200      	movs	r2, #0
 8007604:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007606:	4b10      	ldr	r3, [pc, #64]	; (8007648 <xTaskResumeAll+0x12c>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d009      	beq.n	8007622 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800760e:	2301      	movs	r3, #1
 8007610:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007612:	4b0f      	ldr	r3, [pc, #60]	; (8007650 <xTaskResumeAll+0x134>)
 8007614:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007618:	601a      	str	r2, [r3, #0]
 800761a:	f3bf 8f4f 	dsb	sy
 800761e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007622:	f000 fbcf 	bl	8007dc4 <vPortExitCritical>

	return xAlreadyYielded;
 8007626:	68bb      	ldr	r3, [r7, #8]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	20000bc4 	.word	0x20000bc4
 8007634:	20000b9c 	.word	0x20000b9c
 8007638:	20000b5c 	.word	0x20000b5c
 800763c:	20000ba4 	.word	0x20000ba4
 8007640:	20000aa0 	.word	0x20000aa0
 8007644:	20000a9c 	.word	0x20000a9c
 8007648:	20000bb0 	.word	0x20000bb0
 800764c:	20000bac 	.word	0x20000bac
 8007650:	e000ed04 	.word	0xe000ed04

08007654 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800765a:	2300      	movs	r3, #0
 800765c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800765e:	4b4e      	ldr	r3, [pc, #312]	; (8007798 <xTaskIncrementTick+0x144>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	f040 808e 	bne.w	8007784 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007668:	4b4c      	ldr	r3, [pc, #304]	; (800779c <xTaskIncrementTick+0x148>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	3301      	adds	r3, #1
 800766e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007670:	4a4a      	ldr	r2, [pc, #296]	; (800779c <xTaskIncrementTick+0x148>)
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d120      	bne.n	80076be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800767c:	4b48      	ldr	r3, [pc, #288]	; (80077a0 <xTaskIncrementTick+0x14c>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00a      	beq.n	800769c <xTaskIncrementTick+0x48>
	__asm volatile
 8007686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768a:	f383 8811 	msr	BASEPRI, r3
 800768e:	f3bf 8f6f 	isb	sy
 8007692:	f3bf 8f4f 	dsb	sy
 8007696:	603b      	str	r3, [r7, #0]
}
 8007698:	bf00      	nop
 800769a:	e7fe      	b.n	800769a <xTaskIncrementTick+0x46>
 800769c:	4b40      	ldr	r3, [pc, #256]	; (80077a0 <xTaskIncrementTick+0x14c>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	60fb      	str	r3, [r7, #12]
 80076a2:	4b40      	ldr	r3, [pc, #256]	; (80077a4 <xTaskIncrementTick+0x150>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a3e      	ldr	r2, [pc, #248]	; (80077a0 <xTaskIncrementTick+0x14c>)
 80076a8:	6013      	str	r3, [r2, #0]
 80076aa:	4a3e      	ldr	r2, [pc, #248]	; (80077a4 <xTaskIncrementTick+0x150>)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	4b3d      	ldr	r3, [pc, #244]	; (80077a8 <xTaskIncrementTick+0x154>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	3301      	adds	r3, #1
 80076b6:	4a3c      	ldr	r2, [pc, #240]	; (80077a8 <xTaskIncrementTick+0x154>)
 80076b8:	6013      	str	r3, [r2, #0]
 80076ba:	f000 f99f 	bl	80079fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80076be:	4b3b      	ldr	r3, [pc, #236]	; (80077ac <xTaskIncrementTick+0x158>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	693a      	ldr	r2, [r7, #16]
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d348      	bcc.n	800775a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076c8:	4b35      	ldr	r3, [pc, #212]	; (80077a0 <xTaskIncrementTick+0x14c>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d104      	bne.n	80076dc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076d2:	4b36      	ldr	r3, [pc, #216]	; (80077ac <xTaskIncrementTick+0x158>)
 80076d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076d8:	601a      	str	r2, [r3, #0]
					break;
 80076da:	e03e      	b.n	800775a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076dc:	4b30      	ldr	r3, [pc, #192]	; (80077a0 <xTaskIncrementTick+0x14c>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d203      	bcs.n	80076fc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80076f4:	4a2d      	ldr	r2, [pc, #180]	; (80077ac <xTaskIncrementTick+0x158>)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80076fa:	e02e      	b.n	800775a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	3304      	adds	r3, #4
 8007700:	4618      	mov	r0, r3
 8007702:	f7ff fc8a 	bl	800701a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800770a:	2b00      	cmp	r3, #0
 800770c:	d004      	beq.n	8007718 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	3318      	adds	r3, #24
 8007712:	4618      	mov	r0, r3
 8007714:	f7ff fc81 	bl	800701a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771c:	2201      	movs	r2, #1
 800771e:	409a      	lsls	r2, r3
 8007720:	4b23      	ldr	r3, [pc, #140]	; (80077b0 <xTaskIncrementTick+0x15c>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4313      	orrs	r3, r2
 8007726:	4a22      	ldr	r2, [pc, #136]	; (80077b0 <xTaskIncrementTick+0x15c>)
 8007728:	6013      	str	r3, [r2, #0]
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800772e:	4613      	mov	r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	4a1f      	ldr	r2, [pc, #124]	; (80077b4 <xTaskIncrementTick+0x160>)
 8007738:	441a      	add	r2, r3
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	3304      	adds	r3, #4
 800773e:	4619      	mov	r1, r3
 8007740:	4610      	mov	r0, r2
 8007742:	f7ff fc0d 	bl	8006f60 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800774a:	4b1b      	ldr	r3, [pc, #108]	; (80077b8 <xTaskIncrementTick+0x164>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007750:	429a      	cmp	r2, r3
 8007752:	d3b9      	bcc.n	80076c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007754:	2301      	movs	r3, #1
 8007756:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007758:	e7b6      	b.n	80076c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800775a:	4b17      	ldr	r3, [pc, #92]	; (80077b8 <xTaskIncrementTick+0x164>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007760:	4914      	ldr	r1, [pc, #80]	; (80077b4 <xTaskIncrementTick+0x160>)
 8007762:	4613      	mov	r3, r2
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	4413      	add	r3, r2
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	440b      	add	r3, r1
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d901      	bls.n	8007776 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007772:	2301      	movs	r3, #1
 8007774:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007776:	4b11      	ldr	r3, [pc, #68]	; (80077bc <xTaskIncrementTick+0x168>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d007      	beq.n	800778e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800777e:	2301      	movs	r3, #1
 8007780:	617b      	str	r3, [r7, #20]
 8007782:	e004      	b.n	800778e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007784:	4b0e      	ldr	r3, [pc, #56]	; (80077c0 <xTaskIncrementTick+0x16c>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	3301      	adds	r3, #1
 800778a:	4a0d      	ldr	r2, [pc, #52]	; (80077c0 <xTaskIncrementTick+0x16c>)
 800778c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800778e:	697b      	ldr	r3, [r7, #20]
}
 8007790:	4618      	mov	r0, r3
 8007792:	3718      	adds	r7, #24
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}
 8007798:	20000bc4 	.word	0x20000bc4
 800779c:	20000ba0 	.word	0x20000ba0
 80077a0:	20000b54 	.word	0x20000b54
 80077a4:	20000b58 	.word	0x20000b58
 80077a8:	20000bb4 	.word	0x20000bb4
 80077ac:	20000bbc 	.word	0x20000bbc
 80077b0:	20000ba4 	.word	0x20000ba4
 80077b4:	20000aa0 	.word	0x20000aa0
 80077b8:	20000a9c 	.word	0x20000a9c
 80077bc:	20000bb0 	.word	0x20000bb0
 80077c0:	20000bac 	.word	0x20000bac

080077c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077ca:	4b29      	ldr	r3, [pc, #164]	; (8007870 <vTaskSwitchContext+0xac>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d003      	beq.n	80077da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80077d2:	4b28      	ldr	r3, [pc, #160]	; (8007874 <vTaskSwitchContext+0xb0>)
 80077d4:	2201      	movs	r2, #1
 80077d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80077d8:	e044      	b.n	8007864 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80077da:	4b26      	ldr	r3, [pc, #152]	; (8007874 <vTaskSwitchContext+0xb0>)
 80077dc:	2200      	movs	r2, #0
 80077de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077e0:	4b25      	ldr	r3, [pc, #148]	; (8007878 <vTaskSwitchContext+0xb4>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	fab3 f383 	clz	r3, r3
 80077ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80077ee:	7afb      	ldrb	r3, [r7, #11]
 80077f0:	f1c3 031f 	rsb	r3, r3, #31
 80077f4:	617b      	str	r3, [r7, #20]
 80077f6:	4921      	ldr	r1, [pc, #132]	; (800787c <vTaskSwitchContext+0xb8>)
 80077f8:	697a      	ldr	r2, [r7, #20]
 80077fa:	4613      	mov	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	4413      	add	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	440b      	add	r3, r1
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10a      	bne.n	8007820 <vTaskSwitchContext+0x5c>
	__asm volatile
 800780a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780e:	f383 8811 	msr	BASEPRI, r3
 8007812:	f3bf 8f6f 	isb	sy
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	607b      	str	r3, [r7, #4]
}
 800781c:	bf00      	nop
 800781e:	e7fe      	b.n	800781e <vTaskSwitchContext+0x5a>
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	4613      	mov	r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4413      	add	r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4a14      	ldr	r2, [pc, #80]	; (800787c <vTaskSwitchContext+0xb8>)
 800782c:	4413      	add	r3, r2
 800782e:	613b      	str	r3, [r7, #16]
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	605a      	str	r2, [r3, #4]
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	685a      	ldr	r2, [r3, #4]
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	3308      	adds	r3, #8
 8007842:	429a      	cmp	r2, r3
 8007844:	d104      	bne.n	8007850 <vTaskSwitchContext+0x8c>
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	685a      	ldr	r2, [r3, #4]
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	605a      	str	r2, [r3, #4]
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	4a0a      	ldr	r2, [pc, #40]	; (8007880 <vTaskSwitchContext+0xbc>)
 8007858:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800785a:	4b09      	ldr	r3, [pc, #36]	; (8007880 <vTaskSwitchContext+0xbc>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	334c      	adds	r3, #76	; 0x4c
 8007860:	4a08      	ldr	r2, [pc, #32]	; (8007884 <vTaskSwitchContext+0xc0>)
 8007862:	6013      	str	r3, [r2, #0]
}
 8007864:	bf00      	nop
 8007866:	371c      	adds	r7, #28
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr
 8007870:	20000bc4 	.word	0x20000bc4
 8007874:	20000bb0 	.word	0x20000bb0
 8007878:	20000ba4 	.word	0x20000ba4
 800787c:	20000aa0 	.word	0x20000aa0
 8007880:	20000a9c 	.word	0x20000a9c
 8007884:	20000010 	.word	0x20000010

08007888 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007890:	f000 f852 	bl	8007938 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007894:	4b06      	ldr	r3, [pc, #24]	; (80078b0 <prvIdleTask+0x28>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d9f9      	bls.n	8007890 <prvIdleTask+0x8>
			{
				taskYIELD();
 800789c:	4b05      	ldr	r3, [pc, #20]	; (80078b4 <prvIdleTask+0x2c>)
 800789e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80078ac:	e7f0      	b.n	8007890 <prvIdleTask+0x8>
 80078ae:	bf00      	nop
 80078b0:	20000aa0 	.word	0x20000aa0
 80078b4:	e000ed04 	.word	0xe000ed04

080078b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b082      	sub	sp, #8
 80078bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078be:	2300      	movs	r3, #0
 80078c0:	607b      	str	r3, [r7, #4]
 80078c2:	e00c      	b.n	80078de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	4613      	mov	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	4413      	add	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	4a12      	ldr	r2, [pc, #72]	; (8007918 <prvInitialiseTaskLists+0x60>)
 80078d0:	4413      	add	r3, r2
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7ff fb17 	bl	8006f06 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	3301      	adds	r3, #1
 80078dc:	607b      	str	r3, [r7, #4]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2b06      	cmp	r3, #6
 80078e2:	d9ef      	bls.n	80078c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80078e4:	480d      	ldr	r0, [pc, #52]	; (800791c <prvInitialiseTaskLists+0x64>)
 80078e6:	f7ff fb0e 	bl	8006f06 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80078ea:	480d      	ldr	r0, [pc, #52]	; (8007920 <prvInitialiseTaskLists+0x68>)
 80078ec:	f7ff fb0b 	bl	8006f06 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80078f0:	480c      	ldr	r0, [pc, #48]	; (8007924 <prvInitialiseTaskLists+0x6c>)
 80078f2:	f7ff fb08 	bl	8006f06 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80078f6:	480c      	ldr	r0, [pc, #48]	; (8007928 <prvInitialiseTaskLists+0x70>)
 80078f8:	f7ff fb05 	bl	8006f06 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80078fc:	480b      	ldr	r0, [pc, #44]	; (800792c <prvInitialiseTaskLists+0x74>)
 80078fe:	f7ff fb02 	bl	8006f06 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007902:	4b0b      	ldr	r3, [pc, #44]	; (8007930 <prvInitialiseTaskLists+0x78>)
 8007904:	4a05      	ldr	r2, [pc, #20]	; (800791c <prvInitialiseTaskLists+0x64>)
 8007906:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007908:	4b0a      	ldr	r3, [pc, #40]	; (8007934 <prvInitialiseTaskLists+0x7c>)
 800790a:	4a05      	ldr	r2, [pc, #20]	; (8007920 <prvInitialiseTaskLists+0x68>)
 800790c:	601a      	str	r2, [r3, #0]
}
 800790e:	bf00      	nop
 8007910:	3708      	adds	r7, #8
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	20000aa0 	.word	0x20000aa0
 800791c:	20000b2c 	.word	0x20000b2c
 8007920:	20000b40 	.word	0x20000b40
 8007924:	20000b5c 	.word	0x20000b5c
 8007928:	20000b70 	.word	0x20000b70
 800792c:	20000b88 	.word	0x20000b88
 8007930:	20000b54 	.word	0x20000b54
 8007934:	20000b58 	.word	0x20000b58

08007938 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800793e:	e019      	b.n	8007974 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007940:	f000 fa10 	bl	8007d64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007944:	4b10      	ldr	r3, [pc, #64]	; (8007988 <prvCheckTasksWaitingTermination+0x50>)
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	3304      	adds	r3, #4
 8007950:	4618      	mov	r0, r3
 8007952:	f7ff fb62 	bl	800701a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007956:	4b0d      	ldr	r3, [pc, #52]	; (800798c <prvCheckTasksWaitingTermination+0x54>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3b01      	subs	r3, #1
 800795c:	4a0b      	ldr	r2, [pc, #44]	; (800798c <prvCheckTasksWaitingTermination+0x54>)
 800795e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007960:	4b0b      	ldr	r3, [pc, #44]	; (8007990 <prvCheckTasksWaitingTermination+0x58>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	3b01      	subs	r3, #1
 8007966:	4a0a      	ldr	r2, [pc, #40]	; (8007990 <prvCheckTasksWaitingTermination+0x58>)
 8007968:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800796a:	f000 fa2b 	bl	8007dc4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f810 	bl	8007994 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007974:	4b06      	ldr	r3, [pc, #24]	; (8007990 <prvCheckTasksWaitingTermination+0x58>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1e1      	bne.n	8007940 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800797c:	bf00      	nop
 800797e:	bf00      	nop
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
 8007986:	bf00      	nop
 8007988:	20000b70 	.word	0x20000b70
 800798c:	20000b9c 	.word	0x20000b9c
 8007990:	20000b84 	.word	0x20000b84

08007994 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	334c      	adds	r3, #76	; 0x4c
 80079a0:	4618      	mov	r0, r3
 80079a2:	f000 ff19 	bl	80087d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d108      	bne.n	80079c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b4:	4618      	mov	r0, r3
 80079b6:	f000 fb83 	bl	80080c0 <vPortFree>
				vPortFree( pxTCB );
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 fb80 	bl	80080c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80079c0:	e018      	b.n	80079f4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d103      	bne.n	80079d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fb77 	bl	80080c0 <vPortFree>
	}
 80079d2:	e00f      	b.n	80079f4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80079da:	2b02      	cmp	r3, #2
 80079dc:	d00a      	beq.n	80079f4 <prvDeleteTCB+0x60>
	__asm volatile
 80079de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e2:	f383 8811 	msr	BASEPRI, r3
 80079e6:	f3bf 8f6f 	isb	sy
 80079ea:	f3bf 8f4f 	dsb	sy
 80079ee:	60fb      	str	r3, [r7, #12]
}
 80079f0:	bf00      	nop
 80079f2:	e7fe      	b.n	80079f2 <prvDeleteTCB+0x5e>
	}
 80079f4:	bf00      	nop
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a02:	4b0c      	ldr	r3, [pc, #48]	; (8007a34 <prvResetNextTaskUnblockTime+0x38>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d104      	bne.n	8007a16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007a0c:	4b0a      	ldr	r3, [pc, #40]	; (8007a38 <prvResetNextTaskUnblockTime+0x3c>)
 8007a0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a12:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007a14:	e008      	b.n	8007a28 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a16:	4b07      	ldr	r3, [pc, #28]	; (8007a34 <prvResetNextTaskUnblockTime+0x38>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	4a04      	ldr	r2, [pc, #16]	; (8007a38 <prvResetNextTaskUnblockTime+0x3c>)
 8007a26:	6013      	str	r3, [r2, #0]
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr
 8007a34:	20000b54 	.word	0x20000b54
 8007a38:	20000bbc 	.word	0x20000bbc

08007a3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a46:	4b29      	ldr	r3, [pc, #164]	; (8007aec <prvAddCurrentTaskToDelayedList+0xb0>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a4c:	4b28      	ldr	r3, [pc, #160]	; (8007af0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	3304      	adds	r3, #4
 8007a52:	4618      	mov	r0, r3
 8007a54:	f7ff fae1 	bl	800701a <uxListRemove>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d10b      	bne.n	8007a76 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007a5e:	4b24      	ldr	r3, [pc, #144]	; (8007af0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a64:	2201      	movs	r2, #1
 8007a66:	fa02 f303 	lsl.w	r3, r2, r3
 8007a6a:	43da      	mvns	r2, r3
 8007a6c:	4b21      	ldr	r3, [pc, #132]	; (8007af4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4013      	ands	r3, r2
 8007a72:	4a20      	ldr	r2, [pc, #128]	; (8007af4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007a74:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a7c:	d10a      	bne.n	8007a94 <prvAddCurrentTaskToDelayedList+0x58>
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d007      	beq.n	8007a94 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a84:	4b1a      	ldr	r3, [pc, #104]	; (8007af0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	3304      	adds	r3, #4
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	481a      	ldr	r0, [pc, #104]	; (8007af8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007a8e:	f7ff fa67 	bl	8006f60 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a92:	e026      	b.n	8007ae2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4413      	add	r3, r2
 8007a9a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a9c:	4b14      	ldr	r3, [pc, #80]	; (8007af0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007aa4:	68ba      	ldr	r2, [r7, #8]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d209      	bcs.n	8007ac0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007aac:	4b13      	ldr	r3, [pc, #76]	; (8007afc <prvAddCurrentTaskToDelayedList+0xc0>)
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	4b0f      	ldr	r3, [pc, #60]	; (8007af0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	3304      	adds	r3, #4
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	4610      	mov	r0, r2
 8007aba:	f7ff fa75 	bl	8006fa8 <vListInsert>
}
 8007abe:	e010      	b.n	8007ae2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ac0:	4b0f      	ldr	r3, [pc, #60]	; (8007b00 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	4b0a      	ldr	r3, [pc, #40]	; (8007af0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	3304      	adds	r3, #4
 8007aca:	4619      	mov	r1, r3
 8007acc:	4610      	mov	r0, r2
 8007ace:	f7ff fa6b 	bl	8006fa8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007ad2:	4b0c      	ldr	r3, [pc, #48]	; (8007b04 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68ba      	ldr	r2, [r7, #8]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d202      	bcs.n	8007ae2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007adc:	4a09      	ldr	r2, [pc, #36]	; (8007b04 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	6013      	str	r3, [r2, #0]
}
 8007ae2:	bf00      	nop
 8007ae4:	3710      	adds	r7, #16
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	20000ba0 	.word	0x20000ba0
 8007af0:	20000a9c 	.word	0x20000a9c
 8007af4:	20000ba4 	.word	0x20000ba4
 8007af8:	20000b88 	.word	0x20000b88
 8007afc:	20000b58 	.word	0x20000b58
 8007b00:	20000b54 	.word	0x20000b54
 8007b04:	20000bbc 	.word	0x20000bbc

08007b08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	60f8      	str	r0, [r7, #12]
 8007b10:	60b9      	str	r1, [r7, #8]
 8007b12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	3b04      	subs	r3, #4
 8007b18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007b20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	3b04      	subs	r3, #4
 8007b26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f023 0201 	bic.w	r2, r3, #1
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	3b04      	subs	r3, #4
 8007b36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b38:	4a0c      	ldr	r2, [pc, #48]	; (8007b6c <pxPortInitialiseStack+0x64>)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	3b14      	subs	r3, #20
 8007b42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	3b04      	subs	r3, #4
 8007b4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f06f 0202 	mvn.w	r2, #2
 8007b56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	3b20      	subs	r3, #32
 8007b5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3714      	adds	r7, #20
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr
 8007b6c:	08007b71 	.word	0x08007b71

08007b70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007b70:	b480      	push	{r7}
 8007b72:	b085      	sub	sp, #20
 8007b74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007b76:	2300      	movs	r3, #0
 8007b78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007b7a:	4b12      	ldr	r3, [pc, #72]	; (8007bc4 <prvTaskExitError+0x54>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b82:	d00a      	beq.n	8007b9a <prvTaskExitError+0x2a>
	__asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	60fb      	str	r3, [r7, #12]
}
 8007b96:	bf00      	nop
 8007b98:	e7fe      	b.n	8007b98 <prvTaskExitError+0x28>
	__asm volatile
 8007b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9e:	f383 8811 	msr	BASEPRI, r3
 8007ba2:	f3bf 8f6f 	isb	sy
 8007ba6:	f3bf 8f4f 	dsb	sy
 8007baa:	60bb      	str	r3, [r7, #8]
}
 8007bac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007bae:	bf00      	nop
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d0fc      	beq.n	8007bb0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007bb6:	bf00      	nop
 8007bb8:	bf00      	nop
 8007bba:	3714      	adds	r7, #20
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr
 8007bc4:	2000000c 	.word	0x2000000c
	...

08007bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007bd0:	4b07      	ldr	r3, [pc, #28]	; (8007bf0 <pxCurrentTCBConst2>)
 8007bd2:	6819      	ldr	r1, [r3, #0]
 8007bd4:	6808      	ldr	r0, [r1, #0]
 8007bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bda:	f380 8809 	msr	PSP, r0
 8007bde:	f3bf 8f6f 	isb	sy
 8007be2:	f04f 0000 	mov.w	r0, #0
 8007be6:	f380 8811 	msr	BASEPRI, r0
 8007bea:	4770      	bx	lr
 8007bec:	f3af 8000 	nop.w

08007bf0 <pxCurrentTCBConst2>:
 8007bf0:	20000a9c 	.word	0x20000a9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop

08007bf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007bf8:	4808      	ldr	r0, [pc, #32]	; (8007c1c <prvPortStartFirstTask+0x24>)
 8007bfa:	6800      	ldr	r0, [r0, #0]
 8007bfc:	6800      	ldr	r0, [r0, #0]
 8007bfe:	f380 8808 	msr	MSP, r0
 8007c02:	f04f 0000 	mov.w	r0, #0
 8007c06:	f380 8814 	msr	CONTROL, r0
 8007c0a:	b662      	cpsie	i
 8007c0c:	b661      	cpsie	f
 8007c0e:	f3bf 8f4f 	dsb	sy
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	df00      	svc	0
 8007c18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c1a:	bf00      	nop
 8007c1c:	e000ed08 	.word	0xe000ed08

08007c20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c26:	4b46      	ldr	r3, [pc, #280]	; (8007d40 <xPortStartScheduler+0x120>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a46      	ldr	r2, [pc, #280]	; (8007d44 <xPortStartScheduler+0x124>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d10a      	bne.n	8007c46 <xPortStartScheduler+0x26>
	__asm volatile
 8007c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c34:	f383 8811 	msr	BASEPRI, r3
 8007c38:	f3bf 8f6f 	isb	sy
 8007c3c:	f3bf 8f4f 	dsb	sy
 8007c40:	613b      	str	r3, [r7, #16]
}
 8007c42:	bf00      	nop
 8007c44:	e7fe      	b.n	8007c44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007c46:	4b3e      	ldr	r3, [pc, #248]	; (8007d40 <xPortStartScheduler+0x120>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a3f      	ldr	r2, [pc, #252]	; (8007d48 <xPortStartScheduler+0x128>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d10a      	bne.n	8007c66 <xPortStartScheduler+0x46>
	__asm volatile
 8007c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c54:	f383 8811 	msr	BASEPRI, r3
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	f3bf 8f4f 	dsb	sy
 8007c60:	60fb      	str	r3, [r7, #12]
}
 8007c62:	bf00      	nop
 8007c64:	e7fe      	b.n	8007c64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007c66:	4b39      	ldr	r3, [pc, #228]	; (8007d4c <xPortStartScheduler+0x12c>)
 8007c68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	22ff      	movs	r2, #255	; 0xff
 8007c76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	781b      	ldrb	r3, [r3, #0]
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007c80:	78fb      	ldrb	r3, [r7, #3]
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007c88:	b2da      	uxtb	r2, r3
 8007c8a:	4b31      	ldr	r3, [pc, #196]	; (8007d50 <xPortStartScheduler+0x130>)
 8007c8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007c8e:	4b31      	ldr	r3, [pc, #196]	; (8007d54 <xPortStartScheduler+0x134>)
 8007c90:	2207      	movs	r2, #7
 8007c92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c94:	e009      	b.n	8007caa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007c96:	4b2f      	ldr	r3, [pc, #188]	; (8007d54 <xPortStartScheduler+0x134>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	4a2d      	ldr	r2, [pc, #180]	; (8007d54 <xPortStartScheduler+0x134>)
 8007c9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ca0:	78fb      	ldrb	r3, [r7, #3]
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	005b      	lsls	r3, r3, #1
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007caa:	78fb      	ldrb	r3, [r7, #3]
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cb2:	2b80      	cmp	r3, #128	; 0x80
 8007cb4:	d0ef      	beq.n	8007c96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007cb6:	4b27      	ldr	r3, [pc, #156]	; (8007d54 <xPortStartScheduler+0x134>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f1c3 0307 	rsb	r3, r3, #7
 8007cbe:	2b04      	cmp	r3, #4
 8007cc0:	d00a      	beq.n	8007cd8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	60bb      	str	r3, [r7, #8]
}
 8007cd4:	bf00      	nop
 8007cd6:	e7fe      	b.n	8007cd6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007cd8:	4b1e      	ldr	r3, [pc, #120]	; (8007d54 <xPortStartScheduler+0x134>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	021b      	lsls	r3, r3, #8
 8007cde:	4a1d      	ldr	r2, [pc, #116]	; (8007d54 <xPortStartScheduler+0x134>)
 8007ce0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ce2:	4b1c      	ldr	r3, [pc, #112]	; (8007d54 <xPortStartScheduler+0x134>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007cea:	4a1a      	ldr	r2, [pc, #104]	; (8007d54 <xPortStartScheduler+0x134>)
 8007cec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	b2da      	uxtb	r2, r3
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007cf6:	4b18      	ldr	r3, [pc, #96]	; (8007d58 <xPortStartScheduler+0x138>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a17      	ldr	r2, [pc, #92]	; (8007d58 <xPortStartScheduler+0x138>)
 8007cfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d02:	4b15      	ldr	r3, [pc, #84]	; (8007d58 <xPortStartScheduler+0x138>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a14      	ldr	r2, [pc, #80]	; (8007d58 <xPortStartScheduler+0x138>)
 8007d08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007d0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d0e:	f000 f8dd 	bl	8007ecc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d12:	4b12      	ldr	r3, [pc, #72]	; (8007d5c <xPortStartScheduler+0x13c>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007d18:	f000 f8fc 	bl	8007f14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d1c:	4b10      	ldr	r3, [pc, #64]	; (8007d60 <xPortStartScheduler+0x140>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a0f      	ldr	r2, [pc, #60]	; (8007d60 <xPortStartScheduler+0x140>)
 8007d22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007d26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d28:	f7ff ff66 	bl	8007bf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007d2c:	f7ff fd4a 	bl	80077c4 <vTaskSwitchContext>
	prvTaskExitError();
 8007d30:	f7ff ff1e 	bl	8007b70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	e000ed00 	.word	0xe000ed00
 8007d44:	410fc271 	.word	0x410fc271
 8007d48:	410fc270 	.word	0x410fc270
 8007d4c:	e000e400 	.word	0xe000e400
 8007d50:	20000bc8 	.word	0x20000bc8
 8007d54:	20000bcc 	.word	0x20000bcc
 8007d58:	e000ed20 	.word	0xe000ed20
 8007d5c:	2000000c 	.word	0x2000000c
 8007d60:	e000ef34 	.word	0xe000ef34

08007d64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
	__asm volatile
 8007d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6e:	f383 8811 	msr	BASEPRI, r3
 8007d72:	f3bf 8f6f 	isb	sy
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	607b      	str	r3, [r7, #4]
}
 8007d7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d7e:	4b0f      	ldr	r3, [pc, #60]	; (8007dbc <vPortEnterCritical+0x58>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	3301      	adds	r3, #1
 8007d84:	4a0d      	ldr	r2, [pc, #52]	; (8007dbc <vPortEnterCritical+0x58>)
 8007d86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d88:	4b0c      	ldr	r3, [pc, #48]	; (8007dbc <vPortEnterCritical+0x58>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d10f      	bne.n	8007db0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007d90:	4b0b      	ldr	r3, [pc, #44]	; (8007dc0 <vPortEnterCritical+0x5c>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00a      	beq.n	8007db0 <vPortEnterCritical+0x4c>
	__asm volatile
 8007d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9e:	f383 8811 	msr	BASEPRI, r3
 8007da2:	f3bf 8f6f 	isb	sy
 8007da6:	f3bf 8f4f 	dsb	sy
 8007daa:	603b      	str	r3, [r7, #0]
}
 8007dac:	bf00      	nop
 8007dae:	e7fe      	b.n	8007dae <vPortEnterCritical+0x4a>
	}
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr
 8007dbc:	2000000c 	.word	0x2000000c
 8007dc0:	e000ed04 	.word	0xe000ed04

08007dc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007dca:	4b12      	ldr	r3, [pc, #72]	; (8007e14 <vPortExitCritical+0x50>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d10a      	bne.n	8007de8 <vPortExitCritical+0x24>
	__asm volatile
 8007dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd6:	f383 8811 	msr	BASEPRI, r3
 8007dda:	f3bf 8f6f 	isb	sy
 8007dde:	f3bf 8f4f 	dsb	sy
 8007de2:	607b      	str	r3, [r7, #4]
}
 8007de4:	bf00      	nop
 8007de6:	e7fe      	b.n	8007de6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007de8:	4b0a      	ldr	r3, [pc, #40]	; (8007e14 <vPortExitCritical+0x50>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	3b01      	subs	r3, #1
 8007dee:	4a09      	ldr	r2, [pc, #36]	; (8007e14 <vPortExitCritical+0x50>)
 8007df0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007df2:	4b08      	ldr	r3, [pc, #32]	; (8007e14 <vPortExitCritical+0x50>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d105      	bne.n	8007e06 <vPortExitCritical+0x42>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e06:	bf00      	nop
 8007e08:	370c      	adds	r7, #12
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	2000000c 	.word	0x2000000c
	...

08007e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e20:	f3ef 8009 	mrs	r0, PSP
 8007e24:	f3bf 8f6f 	isb	sy
 8007e28:	4b15      	ldr	r3, [pc, #84]	; (8007e80 <pxCurrentTCBConst>)
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	f01e 0f10 	tst.w	lr, #16
 8007e30:	bf08      	it	eq
 8007e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3a:	6010      	str	r0, [r2, #0]
 8007e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007e40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007e44:	f380 8811 	msr	BASEPRI, r0
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	f3bf 8f6f 	isb	sy
 8007e50:	f7ff fcb8 	bl	80077c4 <vTaskSwitchContext>
 8007e54:	f04f 0000 	mov.w	r0, #0
 8007e58:	f380 8811 	msr	BASEPRI, r0
 8007e5c:	bc09      	pop	{r0, r3}
 8007e5e:	6819      	ldr	r1, [r3, #0]
 8007e60:	6808      	ldr	r0, [r1, #0]
 8007e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e66:	f01e 0f10 	tst.w	lr, #16
 8007e6a:	bf08      	it	eq
 8007e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007e70:	f380 8809 	msr	PSP, r0
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	f3af 8000 	nop.w

08007e80 <pxCurrentTCBConst>:
 8007e80:	20000a9c 	.word	0x20000a9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e84:	bf00      	nop
 8007e86:	bf00      	nop

08007e88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	607b      	str	r3, [r7, #4]
}
 8007ea0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ea2:	f7ff fbd7 	bl	8007654 <xTaskIncrementTick>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d003      	beq.n	8007eb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007eac:	4b06      	ldr	r3, [pc, #24]	; (8007ec8 <SysTick_Handler+0x40>)
 8007eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	f383 8811 	msr	BASEPRI, r3
}
 8007ebe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007ec0:	bf00      	nop
 8007ec2:	3708      	adds	r7, #8
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	e000ed04 	.word	0xe000ed04

08007ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007ecc:	b480      	push	{r7}
 8007ece:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ed0:	4b0b      	ldr	r3, [pc, #44]	; (8007f00 <vPortSetupTimerInterrupt+0x34>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ed6:	4b0b      	ldr	r3, [pc, #44]	; (8007f04 <vPortSetupTimerInterrupt+0x38>)
 8007ed8:	2200      	movs	r2, #0
 8007eda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007edc:	4b0a      	ldr	r3, [pc, #40]	; (8007f08 <vPortSetupTimerInterrupt+0x3c>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a0a      	ldr	r2, [pc, #40]	; (8007f0c <vPortSetupTimerInterrupt+0x40>)
 8007ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee6:	099b      	lsrs	r3, r3, #6
 8007ee8:	4a09      	ldr	r2, [pc, #36]	; (8007f10 <vPortSetupTimerInterrupt+0x44>)
 8007eea:	3b01      	subs	r3, #1
 8007eec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007eee:	4b04      	ldr	r3, [pc, #16]	; (8007f00 <vPortSetupTimerInterrupt+0x34>)
 8007ef0:	2207      	movs	r2, #7
 8007ef2:	601a      	str	r2, [r3, #0]
}
 8007ef4:	bf00      	nop
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	e000e010 	.word	0xe000e010
 8007f04:	e000e018 	.word	0xe000e018
 8007f08:	20000000 	.word	0x20000000
 8007f0c:	10624dd3 	.word	0x10624dd3
 8007f10:	e000e014 	.word	0xe000e014

08007f14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007f14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007f24 <vPortEnableVFP+0x10>
 8007f18:	6801      	ldr	r1, [r0, #0]
 8007f1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007f1e:	6001      	str	r1, [r0, #0]
 8007f20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007f22:	bf00      	nop
 8007f24:	e000ed88 	.word	0xe000ed88

08007f28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b08a      	sub	sp, #40	; 0x28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007f30:	2300      	movs	r3, #0
 8007f32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007f34:	f7ff fae4 	bl	8007500 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007f38:	4b5b      	ldr	r3, [pc, #364]	; (80080a8 <pvPortMalloc+0x180>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d101      	bne.n	8007f44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007f40:	f000 f920 	bl	8008184 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f44:	4b59      	ldr	r3, [pc, #356]	; (80080ac <pvPortMalloc+0x184>)
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f040 8093 	bne.w	8008078 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d01d      	beq.n	8007f94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007f58:	2208      	movs	r2, #8
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f003 0307 	and.w	r3, r3, #7
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d014      	beq.n	8007f94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f023 0307 	bic.w	r3, r3, #7
 8007f70:	3308      	adds	r3, #8
 8007f72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f003 0307 	and.w	r3, r3, #7
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00a      	beq.n	8007f94 <pvPortMalloc+0x6c>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	617b      	str	r3, [r7, #20]
}
 8007f90:	bf00      	nop
 8007f92:	e7fe      	b.n	8007f92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d06e      	beq.n	8008078 <pvPortMalloc+0x150>
 8007f9a:	4b45      	ldr	r3, [pc, #276]	; (80080b0 <pvPortMalloc+0x188>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d869      	bhi.n	8008078 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007fa4:	4b43      	ldr	r3, [pc, #268]	; (80080b4 <pvPortMalloc+0x18c>)
 8007fa6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007fa8:	4b42      	ldr	r3, [pc, #264]	; (80080b4 <pvPortMalloc+0x18c>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fae:	e004      	b.n	8007fba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d903      	bls.n	8007fcc <pvPortMalloc+0xa4>
 8007fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d1f1      	bne.n	8007fb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007fcc:	4b36      	ldr	r3, [pc, #216]	; (80080a8 <pvPortMalloc+0x180>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d050      	beq.n	8008078 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007fd6:	6a3b      	ldr	r3, [r7, #32]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	2208      	movs	r2, #8
 8007fdc:	4413      	add	r3, r2
 8007fde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fea:	685a      	ldr	r2, [r3, #4]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	1ad2      	subs	r2, r2, r3
 8007ff0:	2308      	movs	r3, #8
 8007ff2:	005b      	lsls	r3, r3, #1
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d91f      	bls.n	8008038 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	f003 0307 	and.w	r3, r3, #7
 8008006:	2b00      	cmp	r3, #0
 8008008:	d00a      	beq.n	8008020 <pvPortMalloc+0xf8>
	__asm volatile
 800800a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800800e:	f383 8811 	msr	BASEPRI, r3
 8008012:	f3bf 8f6f 	isb	sy
 8008016:	f3bf 8f4f 	dsb	sy
 800801a:	613b      	str	r3, [r7, #16]
}
 800801c:	bf00      	nop
 800801e:	e7fe      	b.n	800801e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008022:	685a      	ldr	r2, [r3, #4]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	1ad2      	subs	r2, r2, r3
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800802c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008032:	69b8      	ldr	r0, [r7, #24]
 8008034:	f000 f908 	bl	8008248 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008038:	4b1d      	ldr	r3, [pc, #116]	; (80080b0 <pvPortMalloc+0x188>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	1ad3      	subs	r3, r2, r3
 8008042:	4a1b      	ldr	r2, [pc, #108]	; (80080b0 <pvPortMalloc+0x188>)
 8008044:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008046:	4b1a      	ldr	r3, [pc, #104]	; (80080b0 <pvPortMalloc+0x188>)
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	4b1b      	ldr	r3, [pc, #108]	; (80080b8 <pvPortMalloc+0x190>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	429a      	cmp	r2, r3
 8008050:	d203      	bcs.n	800805a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008052:	4b17      	ldr	r3, [pc, #92]	; (80080b0 <pvPortMalloc+0x188>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a18      	ldr	r2, [pc, #96]	; (80080b8 <pvPortMalloc+0x190>)
 8008058:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800805a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805c:	685a      	ldr	r2, [r3, #4]
 800805e:	4b13      	ldr	r3, [pc, #76]	; (80080ac <pvPortMalloc+0x184>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	431a      	orrs	r2, r3
 8008064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008066:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800806a:	2200      	movs	r2, #0
 800806c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800806e:	4b13      	ldr	r3, [pc, #76]	; (80080bc <pvPortMalloc+0x194>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3301      	adds	r3, #1
 8008074:	4a11      	ldr	r2, [pc, #68]	; (80080bc <pvPortMalloc+0x194>)
 8008076:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008078:	f7ff fa50 	bl	800751c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	f003 0307 	and.w	r3, r3, #7
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00a      	beq.n	800809c <pvPortMalloc+0x174>
	__asm volatile
 8008086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808a:	f383 8811 	msr	BASEPRI, r3
 800808e:	f3bf 8f6f 	isb	sy
 8008092:	f3bf 8f4f 	dsb	sy
 8008096:	60fb      	str	r3, [r7, #12]
}
 8008098:	bf00      	nop
 800809a:	e7fe      	b.n	800809a <pvPortMalloc+0x172>
	return pvReturn;
 800809c:	69fb      	ldr	r3, [r7, #28]
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3728      	adds	r7, #40	; 0x28
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	200047d8 	.word	0x200047d8
 80080ac:	200047ec 	.word	0x200047ec
 80080b0:	200047dc 	.word	0x200047dc
 80080b4:	200047d0 	.word	0x200047d0
 80080b8:	200047e0 	.word	0x200047e0
 80080bc:	200047e4 	.word	0x200047e4

080080c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d04d      	beq.n	800816e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80080d2:	2308      	movs	r3, #8
 80080d4:	425b      	negs	r3, r3
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	4413      	add	r3, r2
 80080da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	685a      	ldr	r2, [r3, #4]
 80080e4:	4b24      	ldr	r3, [pc, #144]	; (8008178 <vPortFree+0xb8>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4013      	ands	r3, r2
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10a      	bne.n	8008104 <vPortFree+0x44>
	__asm volatile
 80080ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f2:	f383 8811 	msr	BASEPRI, r3
 80080f6:	f3bf 8f6f 	isb	sy
 80080fa:	f3bf 8f4f 	dsb	sy
 80080fe:	60fb      	str	r3, [r7, #12]
}
 8008100:	bf00      	nop
 8008102:	e7fe      	b.n	8008102 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d00a      	beq.n	8008122 <vPortFree+0x62>
	__asm volatile
 800810c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008110:	f383 8811 	msr	BASEPRI, r3
 8008114:	f3bf 8f6f 	isb	sy
 8008118:	f3bf 8f4f 	dsb	sy
 800811c:	60bb      	str	r3, [r7, #8]
}
 800811e:	bf00      	nop
 8008120:	e7fe      	b.n	8008120 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	685a      	ldr	r2, [r3, #4]
 8008126:	4b14      	ldr	r3, [pc, #80]	; (8008178 <vPortFree+0xb8>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4013      	ands	r3, r2
 800812c:	2b00      	cmp	r3, #0
 800812e:	d01e      	beq.n	800816e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d11a      	bne.n	800816e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	4b0e      	ldr	r3, [pc, #56]	; (8008178 <vPortFree+0xb8>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	43db      	mvns	r3, r3
 8008142:	401a      	ands	r2, r3
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008148:	f7ff f9da 	bl	8007500 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	685a      	ldr	r2, [r3, #4]
 8008150:	4b0a      	ldr	r3, [pc, #40]	; (800817c <vPortFree+0xbc>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4413      	add	r3, r2
 8008156:	4a09      	ldr	r2, [pc, #36]	; (800817c <vPortFree+0xbc>)
 8008158:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800815a:	6938      	ldr	r0, [r7, #16]
 800815c:	f000 f874 	bl	8008248 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008160:	4b07      	ldr	r3, [pc, #28]	; (8008180 <vPortFree+0xc0>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	3301      	adds	r3, #1
 8008166:	4a06      	ldr	r2, [pc, #24]	; (8008180 <vPortFree+0xc0>)
 8008168:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800816a:	f7ff f9d7 	bl	800751c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800816e:	bf00      	nop
 8008170:	3718      	adds	r7, #24
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	200047ec 	.word	0x200047ec
 800817c:	200047dc 	.word	0x200047dc
 8008180:	200047e8 	.word	0x200047e8

08008184 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800818a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800818e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008190:	4b27      	ldr	r3, [pc, #156]	; (8008230 <prvHeapInit+0xac>)
 8008192:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f003 0307 	and.w	r3, r3, #7
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00c      	beq.n	80081b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3307      	adds	r3, #7
 80081a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f023 0307 	bic.w	r3, r3, #7
 80081aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	4a1f      	ldr	r2, [pc, #124]	; (8008230 <prvHeapInit+0xac>)
 80081b4:	4413      	add	r3, r2
 80081b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80081bc:	4a1d      	ldr	r2, [pc, #116]	; (8008234 <prvHeapInit+0xb0>)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80081c2:	4b1c      	ldr	r3, [pc, #112]	; (8008234 <prvHeapInit+0xb0>)
 80081c4:	2200      	movs	r2, #0
 80081c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	4413      	add	r3, r2
 80081ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80081d0:	2208      	movs	r2, #8
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	1a9b      	subs	r3, r3, r2
 80081d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f023 0307 	bic.w	r3, r3, #7
 80081de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	4a15      	ldr	r2, [pc, #84]	; (8008238 <prvHeapInit+0xb4>)
 80081e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80081e6:	4b14      	ldr	r3, [pc, #80]	; (8008238 <prvHeapInit+0xb4>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	2200      	movs	r2, #0
 80081ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80081ee:	4b12      	ldr	r3, [pc, #72]	; (8008238 <prvHeapInit+0xb4>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2200      	movs	r2, #0
 80081f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	68fa      	ldr	r2, [r7, #12]
 80081fe:	1ad2      	subs	r2, r2, r3
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008204:	4b0c      	ldr	r3, [pc, #48]	; (8008238 <prvHeapInit+0xb4>)
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	4a0a      	ldr	r2, [pc, #40]	; (800823c <prvHeapInit+0xb8>)
 8008212:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	4a09      	ldr	r2, [pc, #36]	; (8008240 <prvHeapInit+0xbc>)
 800821a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800821c:	4b09      	ldr	r3, [pc, #36]	; (8008244 <prvHeapInit+0xc0>)
 800821e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008222:	601a      	str	r2, [r3, #0]
}
 8008224:	bf00      	nop
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	20000bd0 	.word	0x20000bd0
 8008234:	200047d0 	.word	0x200047d0
 8008238:	200047d8 	.word	0x200047d8
 800823c:	200047e0 	.word	0x200047e0
 8008240:	200047dc 	.word	0x200047dc
 8008244:	200047ec 	.word	0x200047ec

08008248 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008250:	4b28      	ldr	r3, [pc, #160]	; (80082f4 <prvInsertBlockIntoFreeList+0xac>)
 8008252:	60fb      	str	r3, [r7, #12]
 8008254:	e002      	b.n	800825c <prvInsertBlockIntoFreeList+0x14>
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	60fb      	str	r3, [r7, #12]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	429a      	cmp	r2, r3
 8008264:	d8f7      	bhi.n	8008256 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	68ba      	ldr	r2, [r7, #8]
 8008270:	4413      	add	r3, r2
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	429a      	cmp	r2, r3
 8008276:	d108      	bne.n	800828a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	685a      	ldr	r2, [r3, #4]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	441a      	add	r2, r3
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	441a      	add	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	429a      	cmp	r2, r3
 800829c:	d118      	bne.n	80082d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	4b15      	ldr	r3, [pc, #84]	; (80082f8 <prvInsertBlockIntoFreeList+0xb0>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d00d      	beq.n	80082c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	685a      	ldr	r2, [r3, #4]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	441a      	add	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	601a      	str	r2, [r3, #0]
 80082c4:	e008      	b.n	80082d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80082c6:	4b0c      	ldr	r3, [pc, #48]	; (80082f8 <prvInsertBlockIntoFreeList+0xb0>)
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	601a      	str	r2, [r3, #0]
 80082ce:	e003      	b.n	80082d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d002      	beq.n	80082e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082e6:	bf00      	nop
 80082e8:	3714      	adds	r7, #20
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop
 80082f4:	200047d0 	.word	0x200047d0
 80082f8:	200047d8 	.word	0x200047d8

080082fc <atof>:
 80082fc:	2100      	movs	r1, #0
 80082fe:	f001 b951 	b.w	80095a4 <strtod>
	...

08008304 <__errno>:
 8008304:	4b01      	ldr	r3, [pc, #4]	; (800830c <__errno+0x8>)
 8008306:	6818      	ldr	r0, [r3, #0]
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	20000010 	.word	0x20000010

08008310 <std>:
 8008310:	2300      	movs	r3, #0
 8008312:	b510      	push	{r4, lr}
 8008314:	4604      	mov	r4, r0
 8008316:	e9c0 3300 	strd	r3, r3, [r0]
 800831a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800831e:	6083      	str	r3, [r0, #8]
 8008320:	8181      	strh	r1, [r0, #12]
 8008322:	6643      	str	r3, [r0, #100]	; 0x64
 8008324:	81c2      	strh	r2, [r0, #14]
 8008326:	6183      	str	r3, [r0, #24]
 8008328:	4619      	mov	r1, r3
 800832a:	2208      	movs	r2, #8
 800832c:	305c      	adds	r0, #92	; 0x5c
 800832e:	f000 f91a 	bl	8008566 <memset>
 8008332:	4b05      	ldr	r3, [pc, #20]	; (8008348 <std+0x38>)
 8008334:	6263      	str	r3, [r4, #36]	; 0x24
 8008336:	4b05      	ldr	r3, [pc, #20]	; (800834c <std+0x3c>)
 8008338:	62a3      	str	r3, [r4, #40]	; 0x28
 800833a:	4b05      	ldr	r3, [pc, #20]	; (8008350 <std+0x40>)
 800833c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800833e:	4b05      	ldr	r3, [pc, #20]	; (8008354 <std+0x44>)
 8008340:	6224      	str	r4, [r4, #32]
 8008342:	6323      	str	r3, [r4, #48]	; 0x30
 8008344:	bd10      	pop	{r4, pc}
 8008346:	bf00      	nop
 8008348:	080088b1 	.word	0x080088b1
 800834c:	080088d3 	.word	0x080088d3
 8008350:	0800890b 	.word	0x0800890b
 8008354:	0800892f 	.word	0x0800892f

08008358 <_cleanup_r>:
 8008358:	4901      	ldr	r1, [pc, #4]	; (8008360 <_cleanup_r+0x8>)
 800835a:	f000 b8af 	b.w	80084bc <_fwalk_reent>
 800835e:	bf00      	nop
 8008360:	0800988d 	.word	0x0800988d

08008364 <__sfmoreglue>:
 8008364:	b570      	push	{r4, r5, r6, lr}
 8008366:	2268      	movs	r2, #104	; 0x68
 8008368:	1e4d      	subs	r5, r1, #1
 800836a:	4355      	muls	r5, r2
 800836c:	460e      	mov	r6, r1
 800836e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008372:	f000 f921 	bl	80085b8 <_malloc_r>
 8008376:	4604      	mov	r4, r0
 8008378:	b140      	cbz	r0, 800838c <__sfmoreglue+0x28>
 800837a:	2100      	movs	r1, #0
 800837c:	e9c0 1600 	strd	r1, r6, [r0]
 8008380:	300c      	adds	r0, #12
 8008382:	60a0      	str	r0, [r4, #8]
 8008384:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008388:	f000 f8ed 	bl	8008566 <memset>
 800838c:	4620      	mov	r0, r4
 800838e:	bd70      	pop	{r4, r5, r6, pc}

08008390 <__sfp_lock_acquire>:
 8008390:	4801      	ldr	r0, [pc, #4]	; (8008398 <__sfp_lock_acquire+0x8>)
 8008392:	f000 b8d8 	b.w	8008546 <__retarget_lock_acquire_recursive>
 8008396:	bf00      	nop
 8008398:	200047f1 	.word	0x200047f1

0800839c <__sfp_lock_release>:
 800839c:	4801      	ldr	r0, [pc, #4]	; (80083a4 <__sfp_lock_release+0x8>)
 800839e:	f000 b8d3 	b.w	8008548 <__retarget_lock_release_recursive>
 80083a2:	bf00      	nop
 80083a4:	200047f1 	.word	0x200047f1

080083a8 <__sinit_lock_acquire>:
 80083a8:	4801      	ldr	r0, [pc, #4]	; (80083b0 <__sinit_lock_acquire+0x8>)
 80083aa:	f000 b8cc 	b.w	8008546 <__retarget_lock_acquire_recursive>
 80083ae:	bf00      	nop
 80083b0:	200047f2 	.word	0x200047f2

080083b4 <__sinit_lock_release>:
 80083b4:	4801      	ldr	r0, [pc, #4]	; (80083bc <__sinit_lock_release+0x8>)
 80083b6:	f000 b8c7 	b.w	8008548 <__retarget_lock_release_recursive>
 80083ba:	bf00      	nop
 80083bc:	200047f2 	.word	0x200047f2

080083c0 <__sinit>:
 80083c0:	b510      	push	{r4, lr}
 80083c2:	4604      	mov	r4, r0
 80083c4:	f7ff fff0 	bl	80083a8 <__sinit_lock_acquire>
 80083c8:	69a3      	ldr	r3, [r4, #24]
 80083ca:	b11b      	cbz	r3, 80083d4 <__sinit+0x14>
 80083cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083d0:	f7ff bff0 	b.w	80083b4 <__sinit_lock_release>
 80083d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80083d8:	6523      	str	r3, [r4, #80]	; 0x50
 80083da:	4b13      	ldr	r3, [pc, #76]	; (8008428 <__sinit+0x68>)
 80083dc:	4a13      	ldr	r2, [pc, #76]	; (800842c <__sinit+0x6c>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80083e2:	42a3      	cmp	r3, r4
 80083e4:	bf04      	itt	eq
 80083e6:	2301      	moveq	r3, #1
 80083e8:	61a3      	streq	r3, [r4, #24]
 80083ea:	4620      	mov	r0, r4
 80083ec:	f000 f820 	bl	8008430 <__sfp>
 80083f0:	6060      	str	r0, [r4, #4]
 80083f2:	4620      	mov	r0, r4
 80083f4:	f000 f81c 	bl	8008430 <__sfp>
 80083f8:	60a0      	str	r0, [r4, #8]
 80083fa:	4620      	mov	r0, r4
 80083fc:	f000 f818 	bl	8008430 <__sfp>
 8008400:	2200      	movs	r2, #0
 8008402:	60e0      	str	r0, [r4, #12]
 8008404:	2104      	movs	r1, #4
 8008406:	6860      	ldr	r0, [r4, #4]
 8008408:	f7ff ff82 	bl	8008310 <std>
 800840c:	68a0      	ldr	r0, [r4, #8]
 800840e:	2201      	movs	r2, #1
 8008410:	2109      	movs	r1, #9
 8008412:	f7ff ff7d 	bl	8008310 <std>
 8008416:	68e0      	ldr	r0, [r4, #12]
 8008418:	2202      	movs	r2, #2
 800841a:	2112      	movs	r1, #18
 800841c:	f7ff ff78 	bl	8008310 <std>
 8008420:	2301      	movs	r3, #1
 8008422:	61a3      	str	r3, [r4, #24]
 8008424:	e7d2      	b.n	80083cc <__sinit+0xc>
 8008426:	bf00      	nop
 8008428:	0800b620 	.word	0x0800b620
 800842c:	08008359 	.word	0x08008359

08008430 <__sfp>:
 8008430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008432:	4607      	mov	r7, r0
 8008434:	f7ff ffac 	bl	8008390 <__sfp_lock_acquire>
 8008438:	4b1e      	ldr	r3, [pc, #120]	; (80084b4 <__sfp+0x84>)
 800843a:	681e      	ldr	r6, [r3, #0]
 800843c:	69b3      	ldr	r3, [r6, #24]
 800843e:	b913      	cbnz	r3, 8008446 <__sfp+0x16>
 8008440:	4630      	mov	r0, r6
 8008442:	f7ff ffbd 	bl	80083c0 <__sinit>
 8008446:	3648      	adds	r6, #72	; 0x48
 8008448:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800844c:	3b01      	subs	r3, #1
 800844e:	d503      	bpl.n	8008458 <__sfp+0x28>
 8008450:	6833      	ldr	r3, [r6, #0]
 8008452:	b30b      	cbz	r3, 8008498 <__sfp+0x68>
 8008454:	6836      	ldr	r6, [r6, #0]
 8008456:	e7f7      	b.n	8008448 <__sfp+0x18>
 8008458:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800845c:	b9d5      	cbnz	r5, 8008494 <__sfp+0x64>
 800845e:	4b16      	ldr	r3, [pc, #88]	; (80084b8 <__sfp+0x88>)
 8008460:	60e3      	str	r3, [r4, #12]
 8008462:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008466:	6665      	str	r5, [r4, #100]	; 0x64
 8008468:	f000 f86c 	bl	8008544 <__retarget_lock_init_recursive>
 800846c:	f7ff ff96 	bl	800839c <__sfp_lock_release>
 8008470:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008474:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008478:	6025      	str	r5, [r4, #0]
 800847a:	61a5      	str	r5, [r4, #24]
 800847c:	2208      	movs	r2, #8
 800847e:	4629      	mov	r1, r5
 8008480:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008484:	f000 f86f 	bl	8008566 <memset>
 8008488:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800848c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008490:	4620      	mov	r0, r4
 8008492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008494:	3468      	adds	r4, #104	; 0x68
 8008496:	e7d9      	b.n	800844c <__sfp+0x1c>
 8008498:	2104      	movs	r1, #4
 800849a:	4638      	mov	r0, r7
 800849c:	f7ff ff62 	bl	8008364 <__sfmoreglue>
 80084a0:	4604      	mov	r4, r0
 80084a2:	6030      	str	r0, [r6, #0]
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d1d5      	bne.n	8008454 <__sfp+0x24>
 80084a8:	f7ff ff78 	bl	800839c <__sfp_lock_release>
 80084ac:	230c      	movs	r3, #12
 80084ae:	603b      	str	r3, [r7, #0]
 80084b0:	e7ee      	b.n	8008490 <__sfp+0x60>
 80084b2:	bf00      	nop
 80084b4:	0800b620 	.word	0x0800b620
 80084b8:	ffff0001 	.word	0xffff0001

080084bc <_fwalk_reent>:
 80084bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084c0:	4606      	mov	r6, r0
 80084c2:	4688      	mov	r8, r1
 80084c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80084c8:	2700      	movs	r7, #0
 80084ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80084ce:	f1b9 0901 	subs.w	r9, r9, #1
 80084d2:	d505      	bpl.n	80084e0 <_fwalk_reent+0x24>
 80084d4:	6824      	ldr	r4, [r4, #0]
 80084d6:	2c00      	cmp	r4, #0
 80084d8:	d1f7      	bne.n	80084ca <_fwalk_reent+0xe>
 80084da:	4638      	mov	r0, r7
 80084dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084e0:	89ab      	ldrh	r3, [r5, #12]
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d907      	bls.n	80084f6 <_fwalk_reent+0x3a>
 80084e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80084ea:	3301      	adds	r3, #1
 80084ec:	d003      	beq.n	80084f6 <_fwalk_reent+0x3a>
 80084ee:	4629      	mov	r1, r5
 80084f0:	4630      	mov	r0, r6
 80084f2:	47c0      	blx	r8
 80084f4:	4307      	orrs	r7, r0
 80084f6:	3568      	adds	r5, #104	; 0x68
 80084f8:	e7e9      	b.n	80084ce <_fwalk_reent+0x12>
	...

080084fc <__libc_init_array>:
 80084fc:	b570      	push	{r4, r5, r6, lr}
 80084fe:	4d0d      	ldr	r5, [pc, #52]	; (8008534 <__libc_init_array+0x38>)
 8008500:	4c0d      	ldr	r4, [pc, #52]	; (8008538 <__libc_init_array+0x3c>)
 8008502:	1b64      	subs	r4, r4, r5
 8008504:	10a4      	asrs	r4, r4, #2
 8008506:	2600      	movs	r6, #0
 8008508:	42a6      	cmp	r6, r4
 800850a:	d109      	bne.n	8008520 <__libc_init_array+0x24>
 800850c:	4d0b      	ldr	r5, [pc, #44]	; (800853c <__libc_init_array+0x40>)
 800850e:	4c0c      	ldr	r4, [pc, #48]	; (8008540 <__libc_init_array+0x44>)
 8008510:	f002 fede 	bl	800b2d0 <_init>
 8008514:	1b64      	subs	r4, r4, r5
 8008516:	10a4      	asrs	r4, r4, #2
 8008518:	2600      	movs	r6, #0
 800851a:	42a6      	cmp	r6, r4
 800851c:	d105      	bne.n	800852a <__libc_init_array+0x2e>
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	f855 3b04 	ldr.w	r3, [r5], #4
 8008524:	4798      	blx	r3
 8008526:	3601      	adds	r6, #1
 8008528:	e7ee      	b.n	8008508 <__libc_init_array+0xc>
 800852a:	f855 3b04 	ldr.w	r3, [r5], #4
 800852e:	4798      	blx	r3
 8008530:	3601      	adds	r6, #1
 8008532:	e7f2      	b.n	800851a <__libc_init_array+0x1e>
 8008534:	0800b9f4 	.word	0x0800b9f4
 8008538:	0800b9f4 	.word	0x0800b9f4
 800853c:	0800b9f4 	.word	0x0800b9f4
 8008540:	0800b9f8 	.word	0x0800b9f8

08008544 <__retarget_lock_init_recursive>:
 8008544:	4770      	bx	lr

08008546 <__retarget_lock_acquire_recursive>:
 8008546:	4770      	bx	lr

08008548 <__retarget_lock_release_recursive>:
 8008548:	4770      	bx	lr

0800854a <memcpy>:
 800854a:	440a      	add	r2, r1
 800854c:	4291      	cmp	r1, r2
 800854e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008552:	d100      	bne.n	8008556 <memcpy+0xc>
 8008554:	4770      	bx	lr
 8008556:	b510      	push	{r4, lr}
 8008558:	f811 4b01 	ldrb.w	r4, [r1], #1
 800855c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008560:	4291      	cmp	r1, r2
 8008562:	d1f9      	bne.n	8008558 <memcpy+0xe>
 8008564:	bd10      	pop	{r4, pc}

08008566 <memset>:
 8008566:	4402      	add	r2, r0
 8008568:	4603      	mov	r3, r0
 800856a:	4293      	cmp	r3, r2
 800856c:	d100      	bne.n	8008570 <memset+0xa>
 800856e:	4770      	bx	lr
 8008570:	f803 1b01 	strb.w	r1, [r3], #1
 8008574:	e7f9      	b.n	800856a <memset+0x4>
	...

08008578 <sbrk_aligned>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	4e0e      	ldr	r6, [pc, #56]	; (80085b4 <sbrk_aligned+0x3c>)
 800857c:	460c      	mov	r4, r1
 800857e:	6831      	ldr	r1, [r6, #0]
 8008580:	4605      	mov	r5, r0
 8008582:	b911      	cbnz	r1, 800858a <sbrk_aligned+0x12>
 8008584:	f000 f984 	bl	8008890 <_sbrk_r>
 8008588:	6030      	str	r0, [r6, #0]
 800858a:	4621      	mov	r1, r4
 800858c:	4628      	mov	r0, r5
 800858e:	f000 f97f 	bl	8008890 <_sbrk_r>
 8008592:	1c43      	adds	r3, r0, #1
 8008594:	d00a      	beq.n	80085ac <sbrk_aligned+0x34>
 8008596:	1cc4      	adds	r4, r0, #3
 8008598:	f024 0403 	bic.w	r4, r4, #3
 800859c:	42a0      	cmp	r0, r4
 800859e:	d007      	beq.n	80085b0 <sbrk_aligned+0x38>
 80085a0:	1a21      	subs	r1, r4, r0
 80085a2:	4628      	mov	r0, r5
 80085a4:	f000 f974 	bl	8008890 <_sbrk_r>
 80085a8:	3001      	adds	r0, #1
 80085aa:	d101      	bne.n	80085b0 <sbrk_aligned+0x38>
 80085ac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80085b0:	4620      	mov	r0, r4
 80085b2:	bd70      	pop	{r4, r5, r6, pc}
 80085b4:	200047f8 	.word	0x200047f8

080085b8 <_malloc_r>:
 80085b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085bc:	1ccd      	adds	r5, r1, #3
 80085be:	f025 0503 	bic.w	r5, r5, #3
 80085c2:	3508      	adds	r5, #8
 80085c4:	2d0c      	cmp	r5, #12
 80085c6:	bf38      	it	cc
 80085c8:	250c      	movcc	r5, #12
 80085ca:	2d00      	cmp	r5, #0
 80085cc:	4607      	mov	r7, r0
 80085ce:	db01      	blt.n	80085d4 <_malloc_r+0x1c>
 80085d0:	42a9      	cmp	r1, r5
 80085d2:	d905      	bls.n	80085e0 <_malloc_r+0x28>
 80085d4:	230c      	movs	r3, #12
 80085d6:	603b      	str	r3, [r7, #0]
 80085d8:	2600      	movs	r6, #0
 80085da:	4630      	mov	r0, r6
 80085dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e0:	4e2e      	ldr	r6, [pc, #184]	; (800869c <_malloc_r+0xe4>)
 80085e2:	f001 fd89 	bl	800a0f8 <__malloc_lock>
 80085e6:	6833      	ldr	r3, [r6, #0]
 80085e8:	461c      	mov	r4, r3
 80085ea:	bb34      	cbnz	r4, 800863a <_malloc_r+0x82>
 80085ec:	4629      	mov	r1, r5
 80085ee:	4638      	mov	r0, r7
 80085f0:	f7ff ffc2 	bl	8008578 <sbrk_aligned>
 80085f4:	1c43      	adds	r3, r0, #1
 80085f6:	4604      	mov	r4, r0
 80085f8:	d14d      	bne.n	8008696 <_malloc_r+0xde>
 80085fa:	6834      	ldr	r4, [r6, #0]
 80085fc:	4626      	mov	r6, r4
 80085fe:	2e00      	cmp	r6, #0
 8008600:	d140      	bne.n	8008684 <_malloc_r+0xcc>
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	4631      	mov	r1, r6
 8008606:	4638      	mov	r0, r7
 8008608:	eb04 0803 	add.w	r8, r4, r3
 800860c:	f000 f940 	bl	8008890 <_sbrk_r>
 8008610:	4580      	cmp	r8, r0
 8008612:	d13a      	bne.n	800868a <_malloc_r+0xd2>
 8008614:	6821      	ldr	r1, [r4, #0]
 8008616:	3503      	adds	r5, #3
 8008618:	1a6d      	subs	r5, r5, r1
 800861a:	f025 0503 	bic.w	r5, r5, #3
 800861e:	3508      	adds	r5, #8
 8008620:	2d0c      	cmp	r5, #12
 8008622:	bf38      	it	cc
 8008624:	250c      	movcc	r5, #12
 8008626:	4629      	mov	r1, r5
 8008628:	4638      	mov	r0, r7
 800862a:	f7ff ffa5 	bl	8008578 <sbrk_aligned>
 800862e:	3001      	adds	r0, #1
 8008630:	d02b      	beq.n	800868a <_malloc_r+0xd2>
 8008632:	6823      	ldr	r3, [r4, #0]
 8008634:	442b      	add	r3, r5
 8008636:	6023      	str	r3, [r4, #0]
 8008638:	e00e      	b.n	8008658 <_malloc_r+0xa0>
 800863a:	6822      	ldr	r2, [r4, #0]
 800863c:	1b52      	subs	r2, r2, r5
 800863e:	d41e      	bmi.n	800867e <_malloc_r+0xc6>
 8008640:	2a0b      	cmp	r2, #11
 8008642:	d916      	bls.n	8008672 <_malloc_r+0xba>
 8008644:	1961      	adds	r1, r4, r5
 8008646:	42a3      	cmp	r3, r4
 8008648:	6025      	str	r5, [r4, #0]
 800864a:	bf18      	it	ne
 800864c:	6059      	strne	r1, [r3, #4]
 800864e:	6863      	ldr	r3, [r4, #4]
 8008650:	bf08      	it	eq
 8008652:	6031      	streq	r1, [r6, #0]
 8008654:	5162      	str	r2, [r4, r5]
 8008656:	604b      	str	r3, [r1, #4]
 8008658:	4638      	mov	r0, r7
 800865a:	f104 060b 	add.w	r6, r4, #11
 800865e:	f001 fd51 	bl	800a104 <__malloc_unlock>
 8008662:	f026 0607 	bic.w	r6, r6, #7
 8008666:	1d23      	adds	r3, r4, #4
 8008668:	1af2      	subs	r2, r6, r3
 800866a:	d0b6      	beq.n	80085da <_malloc_r+0x22>
 800866c:	1b9b      	subs	r3, r3, r6
 800866e:	50a3      	str	r3, [r4, r2]
 8008670:	e7b3      	b.n	80085da <_malloc_r+0x22>
 8008672:	6862      	ldr	r2, [r4, #4]
 8008674:	42a3      	cmp	r3, r4
 8008676:	bf0c      	ite	eq
 8008678:	6032      	streq	r2, [r6, #0]
 800867a:	605a      	strne	r2, [r3, #4]
 800867c:	e7ec      	b.n	8008658 <_malloc_r+0xa0>
 800867e:	4623      	mov	r3, r4
 8008680:	6864      	ldr	r4, [r4, #4]
 8008682:	e7b2      	b.n	80085ea <_malloc_r+0x32>
 8008684:	4634      	mov	r4, r6
 8008686:	6876      	ldr	r6, [r6, #4]
 8008688:	e7b9      	b.n	80085fe <_malloc_r+0x46>
 800868a:	230c      	movs	r3, #12
 800868c:	603b      	str	r3, [r7, #0]
 800868e:	4638      	mov	r0, r7
 8008690:	f001 fd38 	bl	800a104 <__malloc_unlock>
 8008694:	e7a1      	b.n	80085da <_malloc_r+0x22>
 8008696:	6025      	str	r5, [r4, #0]
 8008698:	e7de      	b.n	8008658 <_malloc_r+0xa0>
 800869a:	bf00      	nop
 800869c:	200047f4 	.word	0x200047f4

080086a0 <iprintf>:
 80086a0:	b40f      	push	{r0, r1, r2, r3}
 80086a2:	4b0a      	ldr	r3, [pc, #40]	; (80086cc <iprintf+0x2c>)
 80086a4:	b513      	push	{r0, r1, r4, lr}
 80086a6:	681c      	ldr	r4, [r3, #0]
 80086a8:	b124      	cbz	r4, 80086b4 <iprintf+0x14>
 80086aa:	69a3      	ldr	r3, [r4, #24]
 80086ac:	b913      	cbnz	r3, 80086b4 <iprintf+0x14>
 80086ae:	4620      	mov	r0, r4
 80086b0:	f7ff fe86 	bl	80083c0 <__sinit>
 80086b4:	ab05      	add	r3, sp, #20
 80086b6:	9a04      	ldr	r2, [sp, #16]
 80086b8:	68a1      	ldr	r1, [r4, #8]
 80086ba:	9301      	str	r3, [sp, #4]
 80086bc:	4620      	mov	r0, r4
 80086be:	f002 fa75 	bl	800abac <_vfiprintf_r>
 80086c2:	b002      	add	sp, #8
 80086c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086c8:	b004      	add	sp, #16
 80086ca:	4770      	bx	lr
 80086cc:	20000010 	.word	0x20000010

080086d0 <_puts_r>:
 80086d0:	b570      	push	{r4, r5, r6, lr}
 80086d2:	460e      	mov	r6, r1
 80086d4:	4605      	mov	r5, r0
 80086d6:	b118      	cbz	r0, 80086e0 <_puts_r+0x10>
 80086d8:	6983      	ldr	r3, [r0, #24]
 80086da:	b90b      	cbnz	r3, 80086e0 <_puts_r+0x10>
 80086dc:	f7ff fe70 	bl	80083c0 <__sinit>
 80086e0:	69ab      	ldr	r3, [r5, #24]
 80086e2:	68ac      	ldr	r4, [r5, #8]
 80086e4:	b913      	cbnz	r3, 80086ec <_puts_r+0x1c>
 80086e6:	4628      	mov	r0, r5
 80086e8:	f7ff fe6a 	bl	80083c0 <__sinit>
 80086ec:	4b2c      	ldr	r3, [pc, #176]	; (80087a0 <_puts_r+0xd0>)
 80086ee:	429c      	cmp	r4, r3
 80086f0:	d120      	bne.n	8008734 <_puts_r+0x64>
 80086f2:	686c      	ldr	r4, [r5, #4]
 80086f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086f6:	07db      	lsls	r3, r3, #31
 80086f8:	d405      	bmi.n	8008706 <_puts_r+0x36>
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	0598      	lsls	r0, r3, #22
 80086fe:	d402      	bmi.n	8008706 <_puts_r+0x36>
 8008700:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008702:	f7ff ff20 	bl	8008546 <__retarget_lock_acquire_recursive>
 8008706:	89a3      	ldrh	r3, [r4, #12]
 8008708:	0719      	lsls	r1, r3, #28
 800870a:	d51d      	bpl.n	8008748 <_puts_r+0x78>
 800870c:	6923      	ldr	r3, [r4, #16]
 800870e:	b1db      	cbz	r3, 8008748 <_puts_r+0x78>
 8008710:	3e01      	subs	r6, #1
 8008712:	68a3      	ldr	r3, [r4, #8]
 8008714:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008718:	3b01      	subs	r3, #1
 800871a:	60a3      	str	r3, [r4, #8]
 800871c:	bb39      	cbnz	r1, 800876e <_puts_r+0x9e>
 800871e:	2b00      	cmp	r3, #0
 8008720:	da38      	bge.n	8008794 <_puts_r+0xc4>
 8008722:	4622      	mov	r2, r4
 8008724:	210a      	movs	r1, #10
 8008726:	4628      	mov	r0, r5
 8008728:	f000 ff48 	bl	80095bc <__swbuf_r>
 800872c:	3001      	adds	r0, #1
 800872e:	d011      	beq.n	8008754 <_puts_r+0x84>
 8008730:	250a      	movs	r5, #10
 8008732:	e011      	b.n	8008758 <_puts_r+0x88>
 8008734:	4b1b      	ldr	r3, [pc, #108]	; (80087a4 <_puts_r+0xd4>)
 8008736:	429c      	cmp	r4, r3
 8008738:	d101      	bne.n	800873e <_puts_r+0x6e>
 800873a:	68ac      	ldr	r4, [r5, #8]
 800873c:	e7da      	b.n	80086f4 <_puts_r+0x24>
 800873e:	4b1a      	ldr	r3, [pc, #104]	; (80087a8 <_puts_r+0xd8>)
 8008740:	429c      	cmp	r4, r3
 8008742:	bf08      	it	eq
 8008744:	68ec      	ldreq	r4, [r5, #12]
 8008746:	e7d5      	b.n	80086f4 <_puts_r+0x24>
 8008748:	4621      	mov	r1, r4
 800874a:	4628      	mov	r0, r5
 800874c:	f000 ff9a 	bl	8009684 <__swsetup_r>
 8008750:	2800      	cmp	r0, #0
 8008752:	d0dd      	beq.n	8008710 <_puts_r+0x40>
 8008754:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008758:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800875a:	07da      	lsls	r2, r3, #31
 800875c:	d405      	bmi.n	800876a <_puts_r+0x9a>
 800875e:	89a3      	ldrh	r3, [r4, #12]
 8008760:	059b      	lsls	r3, r3, #22
 8008762:	d402      	bmi.n	800876a <_puts_r+0x9a>
 8008764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008766:	f7ff feef 	bl	8008548 <__retarget_lock_release_recursive>
 800876a:	4628      	mov	r0, r5
 800876c:	bd70      	pop	{r4, r5, r6, pc}
 800876e:	2b00      	cmp	r3, #0
 8008770:	da04      	bge.n	800877c <_puts_r+0xac>
 8008772:	69a2      	ldr	r2, [r4, #24]
 8008774:	429a      	cmp	r2, r3
 8008776:	dc06      	bgt.n	8008786 <_puts_r+0xb6>
 8008778:	290a      	cmp	r1, #10
 800877a:	d004      	beq.n	8008786 <_puts_r+0xb6>
 800877c:	6823      	ldr	r3, [r4, #0]
 800877e:	1c5a      	adds	r2, r3, #1
 8008780:	6022      	str	r2, [r4, #0]
 8008782:	7019      	strb	r1, [r3, #0]
 8008784:	e7c5      	b.n	8008712 <_puts_r+0x42>
 8008786:	4622      	mov	r2, r4
 8008788:	4628      	mov	r0, r5
 800878a:	f000 ff17 	bl	80095bc <__swbuf_r>
 800878e:	3001      	adds	r0, #1
 8008790:	d1bf      	bne.n	8008712 <_puts_r+0x42>
 8008792:	e7df      	b.n	8008754 <_puts_r+0x84>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	250a      	movs	r5, #10
 8008798:	1c5a      	adds	r2, r3, #1
 800879a:	6022      	str	r2, [r4, #0]
 800879c:	701d      	strb	r5, [r3, #0]
 800879e:	e7db      	b.n	8008758 <_puts_r+0x88>
 80087a0:	0800b5e0 	.word	0x0800b5e0
 80087a4:	0800b600 	.word	0x0800b600
 80087a8:	0800b5c0 	.word	0x0800b5c0

080087ac <puts>:
 80087ac:	4b02      	ldr	r3, [pc, #8]	; (80087b8 <puts+0xc>)
 80087ae:	4601      	mov	r1, r0
 80087b0:	6818      	ldr	r0, [r3, #0]
 80087b2:	f7ff bf8d 	b.w	80086d0 <_puts_r>
 80087b6:	bf00      	nop
 80087b8:	20000010 	.word	0x20000010

080087bc <cleanup_glue>:
 80087bc:	b538      	push	{r3, r4, r5, lr}
 80087be:	460c      	mov	r4, r1
 80087c0:	6809      	ldr	r1, [r1, #0]
 80087c2:	4605      	mov	r5, r0
 80087c4:	b109      	cbz	r1, 80087ca <cleanup_glue+0xe>
 80087c6:	f7ff fff9 	bl	80087bc <cleanup_glue>
 80087ca:	4621      	mov	r1, r4
 80087cc:	4628      	mov	r0, r5
 80087ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087d2:	f002 b975 	b.w	800aac0 <_free_r>
	...

080087d8 <_reclaim_reent>:
 80087d8:	4b2c      	ldr	r3, [pc, #176]	; (800888c <_reclaim_reent+0xb4>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4283      	cmp	r3, r0
 80087de:	b570      	push	{r4, r5, r6, lr}
 80087e0:	4604      	mov	r4, r0
 80087e2:	d051      	beq.n	8008888 <_reclaim_reent+0xb0>
 80087e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80087e6:	b143      	cbz	r3, 80087fa <_reclaim_reent+0x22>
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d14a      	bne.n	8008884 <_reclaim_reent+0xac>
 80087ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087f0:	6819      	ldr	r1, [r3, #0]
 80087f2:	b111      	cbz	r1, 80087fa <_reclaim_reent+0x22>
 80087f4:	4620      	mov	r0, r4
 80087f6:	f002 f963 	bl	800aac0 <_free_r>
 80087fa:	6961      	ldr	r1, [r4, #20]
 80087fc:	b111      	cbz	r1, 8008804 <_reclaim_reent+0x2c>
 80087fe:	4620      	mov	r0, r4
 8008800:	f002 f95e 	bl	800aac0 <_free_r>
 8008804:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008806:	b111      	cbz	r1, 800880e <_reclaim_reent+0x36>
 8008808:	4620      	mov	r0, r4
 800880a:	f002 f959 	bl	800aac0 <_free_r>
 800880e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008810:	b111      	cbz	r1, 8008818 <_reclaim_reent+0x40>
 8008812:	4620      	mov	r0, r4
 8008814:	f002 f954 	bl	800aac0 <_free_r>
 8008818:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800881a:	b111      	cbz	r1, 8008822 <_reclaim_reent+0x4a>
 800881c:	4620      	mov	r0, r4
 800881e:	f002 f94f 	bl	800aac0 <_free_r>
 8008822:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008824:	b111      	cbz	r1, 800882c <_reclaim_reent+0x54>
 8008826:	4620      	mov	r0, r4
 8008828:	f002 f94a 	bl	800aac0 <_free_r>
 800882c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800882e:	b111      	cbz	r1, 8008836 <_reclaim_reent+0x5e>
 8008830:	4620      	mov	r0, r4
 8008832:	f002 f945 	bl	800aac0 <_free_r>
 8008836:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008838:	b111      	cbz	r1, 8008840 <_reclaim_reent+0x68>
 800883a:	4620      	mov	r0, r4
 800883c:	f002 f940 	bl	800aac0 <_free_r>
 8008840:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008842:	b111      	cbz	r1, 800884a <_reclaim_reent+0x72>
 8008844:	4620      	mov	r0, r4
 8008846:	f002 f93b 	bl	800aac0 <_free_r>
 800884a:	69a3      	ldr	r3, [r4, #24]
 800884c:	b1e3      	cbz	r3, 8008888 <_reclaim_reent+0xb0>
 800884e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008850:	4620      	mov	r0, r4
 8008852:	4798      	blx	r3
 8008854:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008856:	b1b9      	cbz	r1, 8008888 <_reclaim_reent+0xb0>
 8008858:	4620      	mov	r0, r4
 800885a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800885e:	f7ff bfad 	b.w	80087bc <cleanup_glue>
 8008862:	5949      	ldr	r1, [r1, r5]
 8008864:	b941      	cbnz	r1, 8008878 <_reclaim_reent+0xa0>
 8008866:	3504      	adds	r5, #4
 8008868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800886a:	2d80      	cmp	r5, #128	; 0x80
 800886c:	68d9      	ldr	r1, [r3, #12]
 800886e:	d1f8      	bne.n	8008862 <_reclaim_reent+0x8a>
 8008870:	4620      	mov	r0, r4
 8008872:	f002 f925 	bl	800aac0 <_free_r>
 8008876:	e7ba      	b.n	80087ee <_reclaim_reent+0x16>
 8008878:	680e      	ldr	r6, [r1, #0]
 800887a:	4620      	mov	r0, r4
 800887c:	f002 f920 	bl	800aac0 <_free_r>
 8008880:	4631      	mov	r1, r6
 8008882:	e7ef      	b.n	8008864 <_reclaim_reent+0x8c>
 8008884:	2500      	movs	r5, #0
 8008886:	e7ef      	b.n	8008868 <_reclaim_reent+0x90>
 8008888:	bd70      	pop	{r4, r5, r6, pc}
 800888a:	bf00      	nop
 800888c:	20000010 	.word	0x20000010

08008890 <_sbrk_r>:
 8008890:	b538      	push	{r3, r4, r5, lr}
 8008892:	4d06      	ldr	r5, [pc, #24]	; (80088ac <_sbrk_r+0x1c>)
 8008894:	2300      	movs	r3, #0
 8008896:	4604      	mov	r4, r0
 8008898:	4608      	mov	r0, r1
 800889a:	602b      	str	r3, [r5, #0]
 800889c:	f7f9 fbee 	bl	800207c <_sbrk>
 80088a0:	1c43      	adds	r3, r0, #1
 80088a2:	d102      	bne.n	80088aa <_sbrk_r+0x1a>
 80088a4:	682b      	ldr	r3, [r5, #0]
 80088a6:	b103      	cbz	r3, 80088aa <_sbrk_r+0x1a>
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	bd38      	pop	{r3, r4, r5, pc}
 80088ac:	200047fc 	.word	0x200047fc

080088b0 <__sread>:
 80088b0:	b510      	push	{r4, lr}
 80088b2:	460c      	mov	r4, r1
 80088b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088b8:	f002 fc3c 	bl	800b134 <_read_r>
 80088bc:	2800      	cmp	r0, #0
 80088be:	bfab      	itete	ge
 80088c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088c2:	89a3      	ldrhlt	r3, [r4, #12]
 80088c4:	181b      	addge	r3, r3, r0
 80088c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088ca:	bfac      	ite	ge
 80088cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80088ce:	81a3      	strhlt	r3, [r4, #12]
 80088d0:	bd10      	pop	{r4, pc}

080088d2 <__swrite>:
 80088d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d6:	461f      	mov	r7, r3
 80088d8:	898b      	ldrh	r3, [r1, #12]
 80088da:	05db      	lsls	r3, r3, #23
 80088dc:	4605      	mov	r5, r0
 80088de:	460c      	mov	r4, r1
 80088e0:	4616      	mov	r6, r2
 80088e2:	d505      	bpl.n	80088f0 <__swrite+0x1e>
 80088e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e8:	2302      	movs	r3, #2
 80088ea:	2200      	movs	r2, #0
 80088ec:	f001 fb7a 	bl	8009fe4 <_lseek_r>
 80088f0:	89a3      	ldrh	r3, [r4, #12]
 80088f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088fa:	81a3      	strh	r3, [r4, #12]
 80088fc:	4632      	mov	r2, r6
 80088fe:	463b      	mov	r3, r7
 8008900:	4628      	mov	r0, r5
 8008902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008906:	f000 beab 	b.w	8009660 <_write_r>

0800890a <__sseek>:
 800890a:	b510      	push	{r4, lr}
 800890c:	460c      	mov	r4, r1
 800890e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008912:	f001 fb67 	bl	8009fe4 <_lseek_r>
 8008916:	1c43      	adds	r3, r0, #1
 8008918:	89a3      	ldrh	r3, [r4, #12]
 800891a:	bf15      	itete	ne
 800891c:	6560      	strne	r0, [r4, #84]	; 0x54
 800891e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008922:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008926:	81a3      	strheq	r3, [r4, #12]
 8008928:	bf18      	it	ne
 800892a:	81a3      	strhne	r3, [r4, #12]
 800892c:	bd10      	pop	{r4, pc}

0800892e <__sclose>:
 800892e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008932:	f000 bf15 	b.w	8009760 <_close_r>

08008936 <strncmp>:
 8008936:	b510      	push	{r4, lr}
 8008938:	b17a      	cbz	r2, 800895a <strncmp+0x24>
 800893a:	4603      	mov	r3, r0
 800893c:	3901      	subs	r1, #1
 800893e:	1884      	adds	r4, r0, r2
 8008940:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008944:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008948:	4290      	cmp	r0, r2
 800894a:	d101      	bne.n	8008950 <strncmp+0x1a>
 800894c:	42a3      	cmp	r3, r4
 800894e:	d101      	bne.n	8008954 <strncmp+0x1e>
 8008950:	1a80      	subs	r0, r0, r2
 8008952:	bd10      	pop	{r4, pc}
 8008954:	2800      	cmp	r0, #0
 8008956:	d1f3      	bne.n	8008940 <strncmp+0xa>
 8008958:	e7fa      	b.n	8008950 <strncmp+0x1a>
 800895a:	4610      	mov	r0, r2
 800895c:	e7f9      	b.n	8008952 <strncmp+0x1c>

0800895e <sulp>:
 800895e:	b570      	push	{r4, r5, r6, lr}
 8008960:	4604      	mov	r4, r0
 8008962:	460d      	mov	r5, r1
 8008964:	ec45 4b10 	vmov	d0, r4, r5
 8008968:	4616      	mov	r6, r2
 800896a:	f001 ff43 	bl	800a7f4 <__ulp>
 800896e:	ec51 0b10 	vmov	r0, r1, d0
 8008972:	b17e      	cbz	r6, 8008994 <sulp+0x36>
 8008974:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008978:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800897c:	2b00      	cmp	r3, #0
 800897e:	dd09      	ble.n	8008994 <sulp+0x36>
 8008980:	051b      	lsls	r3, r3, #20
 8008982:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008986:	2400      	movs	r4, #0
 8008988:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800898c:	4622      	mov	r2, r4
 800898e:	462b      	mov	r3, r5
 8008990:	f7f7 fe3a 	bl	8000608 <__aeabi_dmul>
 8008994:	bd70      	pop	{r4, r5, r6, pc}
	...

08008998 <_strtod_l>:
 8008998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	ed2d 8b02 	vpush	{d8}
 80089a0:	b09d      	sub	sp, #116	; 0x74
 80089a2:	461f      	mov	r7, r3
 80089a4:	2300      	movs	r3, #0
 80089a6:	9318      	str	r3, [sp, #96]	; 0x60
 80089a8:	4ba2      	ldr	r3, [pc, #648]	; (8008c34 <_strtod_l+0x29c>)
 80089aa:	9213      	str	r2, [sp, #76]	; 0x4c
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	9305      	str	r3, [sp, #20]
 80089b0:	4604      	mov	r4, r0
 80089b2:	4618      	mov	r0, r3
 80089b4:	4688      	mov	r8, r1
 80089b6:	f7f7 fc13 	bl	80001e0 <strlen>
 80089ba:	f04f 0a00 	mov.w	sl, #0
 80089be:	4605      	mov	r5, r0
 80089c0:	f04f 0b00 	mov.w	fp, #0
 80089c4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80089c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089ca:	781a      	ldrb	r2, [r3, #0]
 80089cc:	2a2b      	cmp	r2, #43	; 0x2b
 80089ce:	d04e      	beq.n	8008a6e <_strtod_l+0xd6>
 80089d0:	d83b      	bhi.n	8008a4a <_strtod_l+0xb2>
 80089d2:	2a0d      	cmp	r2, #13
 80089d4:	d834      	bhi.n	8008a40 <_strtod_l+0xa8>
 80089d6:	2a08      	cmp	r2, #8
 80089d8:	d834      	bhi.n	8008a44 <_strtod_l+0xac>
 80089da:	2a00      	cmp	r2, #0
 80089dc:	d03e      	beq.n	8008a5c <_strtod_l+0xc4>
 80089de:	2300      	movs	r3, #0
 80089e0:	930a      	str	r3, [sp, #40]	; 0x28
 80089e2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80089e4:	7833      	ldrb	r3, [r6, #0]
 80089e6:	2b30      	cmp	r3, #48	; 0x30
 80089e8:	f040 80b0 	bne.w	8008b4c <_strtod_l+0x1b4>
 80089ec:	7873      	ldrb	r3, [r6, #1]
 80089ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80089f2:	2b58      	cmp	r3, #88	; 0x58
 80089f4:	d168      	bne.n	8008ac8 <_strtod_l+0x130>
 80089f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f8:	9301      	str	r3, [sp, #4]
 80089fa:	ab18      	add	r3, sp, #96	; 0x60
 80089fc:	9702      	str	r7, [sp, #8]
 80089fe:	9300      	str	r3, [sp, #0]
 8008a00:	4a8d      	ldr	r2, [pc, #564]	; (8008c38 <_strtod_l+0x2a0>)
 8008a02:	ab19      	add	r3, sp, #100	; 0x64
 8008a04:	a917      	add	r1, sp, #92	; 0x5c
 8008a06:	4620      	mov	r0, r4
 8008a08:	f000 ffe4 	bl	80099d4 <__gethex>
 8008a0c:	f010 0707 	ands.w	r7, r0, #7
 8008a10:	4605      	mov	r5, r0
 8008a12:	d005      	beq.n	8008a20 <_strtod_l+0x88>
 8008a14:	2f06      	cmp	r7, #6
 8008a16:	d12c      	bne.n	8008a72 <_strtod_l+0xda>
 8008a18:	3601      	adds	r6, #1
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	9617      	str	r6, [sp, #92]	; 0x5c
 8008a1e:	930a      	str	r3, [sp, #40]	; 0x28
 8008a20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f040 8590 	bne.w	8009548 <_strtod_l+0xbb0>
 8008a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a2a:	b1eb      	cbz	r3, 8008a68 <_strtod_l+0xd0>
 8008a2c:	4652      	mov	r2, sl
 8008a2e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008a32:	ec43 2b10 	vmov	d0, r2, r3
 8008a36:	b01d      	add	sp, #116	; 0x74
 8008a38:	ecbd 8b02 	vpop	{d8}
 8008a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a40:	2a20      	cmp	r2, #32
 8008a42:	d1cc      	bne.n	80089de <_strtod_l+0x46>
 8008a44:	3301      	adds	r3, #1
 8008a46:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a48:	e7be      	b.n	80089c8 <_strtod_l+0x30>
 8008a4a:	2a2d      	cmp	r2, #45	; 0x2d
 8008a4c:	d1c7      	bne.n	80089de <_strtod_l+0x46>
 8008a4e:	2201      	movs	r2, #1
 8008a50:	920a      	str	r2, [sp, #40]	; 0x28
 8008a52:	1c5a      	adds	r2, r3, #1
 8008a54:	9217      	str	r2, [sp, #92]	; 0x5c
 8008a56:	785b      	ldrb	r3, [r3, #1]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1c2      	bne.n	80089e2 <_strtod_l+0x4a>
 8008a5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a5e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f040 856e 	bne.w	8009544 <_strtod_l+0xbac>
 8008a68:	4652      	mov	r2, sl
 8008a6a:	465b      	mov	r3, fp
 8008a6c:	e7e1      	b.n	8008a32 <_strtod_l+0x9a>
 8008a6e:	2200      	movs	r2, #0
 8008a70:	e7ee      	b.n	8008a50 <_strtod_l+0xb8>
 8008a72:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008a74:	b13a      	cbz	r2, 8008a86 <_strtod_l+0xee>
 8008a76:	2135      	movs	r1, #53	; 0x35
 8008a78:	a81a      	add	r0, sp, #104	; 0x68
 8008a7a:	f001 ffc6 	bl	800aa0a <__copybits>
 8008a7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008a80:	4620      	mov	r0, r4
 8008a82:	f001 fb85 	bl	800a190 <_Bfree>
 8008a86:	3f01      	subs	r7, #1
 8008a88:	2f04      	cmp	r7, #4
 8008a8a:	d806      	bhi.n	8008a9a <_strtod_l+0x102>
 8008a8c:	e8df f007 	tbb	[pc, r7]
 8008a90:	1714030a 	.word	0x1714030a
 8008a94:	0a          	.byte	0x0a
 8008a95:	00          	.byte	0x00
 8008a96:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008a9a:	0728      	lsls	r0, r5, #28
 8008a9c:	d5c0      	bpl.n	8008a20 <_strtod_l+0x88>
 8008a9e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008aa2:	e7bd      	b.n	8008a20 <_strtod_l+0x88>
 8008aa4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008aa8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008aaa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008aae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008ab2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008ab6:	e7f0      	b.n	8008a9a <_strtod_l+0x102>
 8008ab8:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008c3c <_strtod_l+0x2a4>
 8008abc:	e7ed      	b.n	8008a9a <_strtod_l+0x102>
 8008abe:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008ac2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008ac6:	e7e8      	b.n	8008a9a <_strtod_l+0x102>
 8008ac8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008aca:	1c5a      	adds	r2, r3, #1
 8008acc:	9217      	str	r2, [sp, #92]	; 0x5c
 8008ace:	785b      	ldrb	r3, [r3, #1]
 8008ad0:	2b30      	cmp	r3, #48	; 0x30
 8008ad2:	d0f9      	beq.n	8008ac8 <_strtod_l+0x130>
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d0a3      	beq.n	8008a20 <_strtod_l+0x88>
 8008ad8:	2301      	movs	r3, #1
 8008ada:	f04f 0900 	mov.w	r9, #0
 8008ade:	9304      	str	r3, [sp, #16]
 8008ae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ae2:	9308      	str	r3, [sp, #32]
 8008ae4:	f8cd 901c 	str.w	r9, [sp, #28]
 8008ae8:	464f      	mov	r7, r9
 8008aea:	220a      	movs	r2, #10
 8008aec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008aee:	7806      	ldrb	r6, [r0, #0]
 8008af0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008af4:	b2d9      	uxtb	r1, r3
 8008af6:	2909      	cmp	r1, #9
 8008af8:	d92a      	bls.n	8008b50 <_strtod_l+0x1b8>
 8008afa:	9905      	ldr	r1, [sp, #20]
 8008afc:	462a      	mov	r2, r5
 8008afe:	f7ff ff1a 	bl	8008936 <strncmp>
 8008b02:	b398      	cbz	r0, 8008b6c <_strtod_l+0x1d4>
 8008b04:	2000      	movs	r0, #0
 8008b06:	4632      	mov	r2, r6
 8008b08:	463d      	mov	r5, r7
 8008b0a:	9005      	str	r0, [sp, #20]
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	2a65      	cmp	r2, #101	; 0x65
 8008b10:	d001      	beq.n	8008b16 <_strtod_l+0x17e>
 8008b12:	2a45      	cmp	r2, #69	; 0x45
 8008b14:	d118      	bne.n	8008b48 <_strtod_l+0x1b0>
 8008b16:	b91d      	cbnz	r5, 8008b20 <_strtod_l+0x188>
 8008b18:	9a04      	ldr	r2, [sp, #16]
 8008b1a:	4302      	orrs	r2, r0
 8008b1c:	d09e      	beq.n	8008a5c <_strtod_l+0xc4>
 8008b1e:	2500      	movs	r5, #0
 8008b20:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008b24:	f108 0201 	add.w	r2, r8, #1
 8008b28:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b2a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008b2e:	2a2b      	cmp	r2, #43	; 0x2b
 8008b30:	d075      	beq.n	8008c1e <_strtod_l+0x286>
 8008b32:	2a2d      	cmp	r2, #45	; 0x2d
 8008b34:	d07b      	beq.n	8008c2e <_strtod_l+0x296>
 8008b36:	f04f 0c00 	mov.w	ip, #0
 8008b3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008b3e:	2909      	cmp	r1, #9
 8008b40:	f240 8082 	bls.w	8008c48 <_strtod_l+0x2b0>
 8008b44:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008b48:	2600      	movs	r6, #0
 8008b4a:	e09d      	b.n	8008c88 <_strtod_l+0x2f0>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	e7c4      	b.n	8008ada <_strtod_l+0x142>
 8008b50:	2f08      	cmp	r7, #8
 8008b52:	bfd8      	it	le
 8008b54:	9907      	ldrle	r1, [sp, #28]
 8008b56:	f100 0001 	add.w	r0, r0, #1
 8008b5a:	bfda      	itte	le
 8008b5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b60:	9307      	strle	r3, [sp, #28]
 8008b62:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008b66:	3701      	adds	r7, #1
 8008b68:	9017      	str	r0, [sp, #92]	; 0x5c
 8008b6a:	e7bf      	b.n	8008aec <_strtod_l+0x154>
 8008b6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b6e:	195a      	adds	r2, r3, r5
 8008b70:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b72:	5d5a      	ldrb	r2, [r3, r5]
 8008b74:	2f00      	cmp	r7, #0
 8008b76:	d037      	beq.n	8008be8 <_strtod_l+0x250>
 8008b78:	9005      	str	r0, [sp, #20]
 8008b7a:	463d      	mov	r5, r7
 8008b7c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008b80:	2b09      	cmp	r3, #9
 8008b82:	d912      	bls.n	8008baa <_strtod_l+0x212>
 8008b84:	2301      	movs	r3, #1
 8008b86:	e7c2      	b.n	8008b0e <_strtod_l+0x176>
 8008b88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b8a:	1c5a      	adds	r2, r3, #1
 8008b8c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b8e:	785a      	ldrb	r2, [r3, #1]
 8008b90:	3001      	adds	r0, #1
 8008b92:	2a30      	cmp	r2, #48	; 0x30
 8008b94:	d0f8      	beq.n	8008b88 <_strtod_l+0x1f0>
 8008b96:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008b9a:	2b08      	cmp	r3, #8
 8008b9c:	f200 84d9 	bhi.w	8009552 <_strtod_l+0xbba>
 8008ba0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ba2:	9005      	str	r0, [sp, #20]
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	9308      	str	r3, [sp, #32]
 8008ba8:	4605      	mov	r5, r0
 8008baa:	3a30      	subs	r2, #48	; 0x30
 8008bac:	f100 0301 	add.w	r3, r0, #1
 8008bb0:	d014      	beq.n	8008bdc <_strtod_l+0x244>
 8008bb2:	9905      	ldr	r1, [sp, #20]
 8008bb4:	4419      	add	r1, r3
 8008bb6:	9105      	str	r1, [sp, #20]
 8008bb8:	462b      	mov	r3, r5
 8008bba:	eb00 0e05 	add.w	lr, r0, r5
 8008bbe:	210a      	movs	r1, #10
 8008bc0:	4573      	cmp	r3, lr
 8008bc2:	d113      	bne.n	8008bec <_strtod_l+0x254>
 8008bc4:	182b      	adds	r3, r5, r0
 8008bc6:	2b08      	cmp	r3, #8
 8008bc8:	f105 0501 	add.w	r5, r5, #1
 8008bcc:	4405      	add	r5, r0
 8008bce:	dc1c      	bgt.n	8008c0a <_strtod_l+0x272>
 8008bd0:	9907      	ldr	r1, [sp, #28]
 8008bd2:	230a      	movs	r3, #10
 8008bd4:	fb03 2301 	mla	r3, r3, r1, r2
 8008bd8:	9307      	str	r3, [sp, #28]
 8008bda:	2300      	movs	r3, #0
 8008bdc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008bde:	1c51      	adds	r1, r2, #1
 8008be0:	9117      	str	r1, [sp, #92]	; 0x5c
 8008be2:	7852      	ldrb	r2, [r2, #1]
 8008be4:	4618      	mov	r0, r3
 8008be6:	e7c9      	b.n	8008b7c <_strtod_l+0x1e4>
 8008be8:	4638      	mov	r0, r7
 8008bea:	e7d2      	b.n	8008b92 <_strtod_l+0x1fa>
 8008bec:	2b08      	cmp	r3, #8
 8008bee:	dc04      	bgt.n	8008bfa <_strtod_l+0x262>
 8008bf0:	9e07      	ldr	r6, [sp, #28]
 8008bf2:	434e      	muls	r6, r1
 8008bf4:	9607      	str	r6, [sp, #28]
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	e7e2      	b.n	8008bc0 <_strtod_l+0x228>
 8008bfa:	f103 0c01 	add.w	ip, r3, #1
 8008bfe:	f1bc 0f10 	cmp.w	ip, #16
 8008c02:	bfd8      	it	le
 8008c04:	fb01 f909 	mulle.w	r9, r1, r9
 8008c08:	e7f5      	b.n	8008bf6 <_strtod_l+0x25e>
 8008c0a:	2d10      	cmp	r5, #16
 8008c0c:	bfdc      	itt	le
 8008c0e:	230a      	movle	r3, #10
 8008c10:	fb03 2909 	mlale	r9, r3, r9, r2
 8008c14:	e7e1      	b.n	8008bda <_strtod_l+0x242>
 8008c16:	2300      	movs	r3, #0
 8008c18:	9305      	str	r3, [sp, #20]
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e77c      	b.n	8008b18 <_strtod_l+0x180>
 8008c1e:	f04f 0c00 	mov.w	ip, #0
 8008c22:	f108 0202 	add.w	r2, r8, #2
 8008c26:	9217      	str	r2, [sp, #92]	; 0x5c
 8008c28:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008c2c:	e785      	b.n	8008b3a <_strtod_l+0x1a2>
 8008c2e:	f04f 0c01 	mov.w	ip, #1
 8008c32:	e7f6      	b.n	8008c22 <_strtod_l+0x28a>
 8008c34:	0800b6f8 	.word	0x0800b6f8
 8008c38:	0800b630 	.word	0x0800b630
 8008c3c:	7ff00000 	.word	0x7ff00000
 8008c40:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c42:	1c51      	adds	r1, r2, #1
 8008c44:	9117      	str	r1, [sp, #92]	; 0x5c
 8008c46:	7852      	ldrb	r2, [r2, #1]
 8008c48:	2a30      	cmp	r2, #48	; 0x30
 8008c4a:	d0f9      	beq.n	8008c40 <_strtod_l+0x2a8>
 8008c4c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008c50:	2908      	cmp	r1, #8
 8008c52:	f63f af79 	bhi.w	8008b48 <_strtod_l+0x1b0>
 8008c56:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008c5a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c5c:	9206      	str	r2, [sp, #24]
 8008c5e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c60:	1c51      	adds	r1, r2, #1
 8008c62:	9117      	str	r1, [sp, #92]	; 0x5c
 8008c64:	7852      	ldrb	r2, [r2, #1]
 8008c66:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008c6a:	2e09      	cmp	r6, #9
 8008c6c:	d937      	bls.n	8008cde <_strtod_l+0x346>
 8008c6e:	9e06      	ldr	r6, [sp, #24]
 8008c70:	1b89      	subs	r1, r1, r6
 8008c72:	2908      	cmp	r1, #8
 8008c74:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008c78:	dc02      	bgt.n	8008c80 <_strtod_l+0x2e8>
 8008c7a:	4576      	cmp	r6, lr
 8008c7c:	bfa8      	it	ge
 8008c7e:	4676      	movge	r6, lr
 8008c80:	f1bc 0f00 	cmp.w	ip, #0
 8008c84:	d000      	beq.n	8008c88 <_strtod_l+0x2f0>
 8008c86:	4276      	negs	r6, r6
 8008c88:	2d00      	cmp	r5, #0
 8008c8a:	d14d      	bne.n	8008d28 <_strtod_l+0x390>
 8008c8c:	9904      	ldr	r1, [sp, #16]
 8008c8e:	4301      	orrs	r1, r0
 8008c90:	f47f aec6 	bne.w	8008a20 <_strtod_l+0x88>
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	f47f aee1 	bne.w	8008a5c <_strtod_l+0xc4>
 8008c9a:	2a69      	cmp	r2, #105	; 0x69
 8008c9c:	d027      	beq.n	8008cee <_strtod_l+0x356>
 8008c9e:	dc24      	bgt.n	8008cea <_strtod_l+0x352>
 8008ca0:	2a49      	cmp	r2, #73	; 0x49
 8008ca2:	d024      	beq.n	8008cee <_strtod_l+0x356>
 8008ca4:	2a4e      	cmp	r2, #78	; 0x4e
 8008ca6:	f47f aed9 	bne.w	8008a5c <_strtod_l+0xc4>
 8008caa:	499f      	ldr	r1, [pc, #636]	; (8008f28 <_strtod_l+0x590>)
 8008cac:	a817      	add	r0, sp, #92	; 0x5c
 8008cae:	f001 f8e9 	bl	8009e84 <__match>
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	f43f aed2 	beq.w	8008a5c <_strtod_l+0xc4>
 8008cb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cba:	781b      	ldrb	r3, [r3, #0]
 8008cbc:	2b28      	cmp	r3, #40	; 0x28
 8008cbe:	d12d      	bne.n	8008d1c <_strtod_l+0x384>
 8008cc0:	499a      	ldr	r1, [pc, #616]	; (8008f2c <_strtod_l+0x594>)
 8008cc2:	aa1a      	add	r2, sp, #104	; 0x68
 8008cc4:	a817      	add	r0, sp, #92	; 0x5c
 8008cc6:	f001 f8f1 	bl	8009eac <__hexnan>
 8008cca:	2805      	cmp	r0, #5
 8008ccc:	d126      	bne.n	8008d1c <_strtod_l+0x384>
 8008cce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008cd0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008cd4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008cd8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008cdc:	e6a0      	b.n	8008a20 <_strtod_l+0x88>
 8008cde:	210a      	movs	r1, #10
 8008ce0:	fb01 2e0e 	mla	lr, r1, lr, r2
 8008ce4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008ce8:	e7b9      	b.n	8008c5e <_strtod_l+0x2c6>
 8008cea:	2a6e      	cmp	r2, #110	; 0x6e
 8008cec:	e7db      	b.n	8008ca6 <_strtod_l+0x30e>
 8008cee:	4990      	ldr	r1, [pc, #576]	; (8008f30 <_strtod_l+0x598>)
 8008cf0:	a817      	add	r0, sp, #92	; 0x5c
 8008cf2:	f001 f8c7 	bl	8009e84 <__match>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	f43f aeb0 	beq.w	8008a5c <_strtod_l+0xc4>
 8008cfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cfe:	498d      	ldr	r1, [pc, #564]	; (8008f34 <_strtod_l+0x59c>)
 8008d00:	3b01      	subs	r3, #1
 8008d02:	a817      	add	r0, sp, #92	; 0x5c
 8008d04:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d06:	f001 f8bd 	bl	8009e84 <__match>
 8008d0a:	b910      	cbnz	r0, 8008d12 <_strtod_l+0x37a>
 8008d0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d0e:	3301      	adds	r3, #1
 8008d10:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d12:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008f44 <_strtod_l+0x5ac>
 8008d16:	f04f 0a00 	mov.w	sl, #0
 8008d1a:	e681      	b.n	8008a20 <_strtod_l+0x88>
 8008d1c:	4886      	ldr	r0, [pc, #536]	; (8008f38 <_strtod_l+0x5a0>)
 8008d1e:	f002 fa1b 	bl	800b158 <nan>
 8008d22:	ec5b ab10 	vmov	sl, fp, d0
 8008d26:	e67b      	b.n	8008a20 <_strtod_l+0x88>
 8008d28:	9b05      	ldr	r3, [sp, #20]
 8008d2a:	9807      	ldr	r0, [sp, #28]
 8008d2c:	1af3      	subs	r3, r6, r3
 8008d2e:	2f00      	cmp	r7, #0
 8008d30:	bf08      	it	eq
 8008d32:	462f      	moveq	r7, r5
 8008d34:	2d10      	cmp	r5, #16
 8008d36:	9306      	str	r3, [sp, #24]
 8008d38:	46a8      	mov	r8, r5
 8008d3a:	bfa8      	it	ge
 8008d3c:	f04f 0810 	movge.w	r8, #16
 8008d40:	f7f7 fbe8 	bl	8000514 <__aeabi_ui2d>
 8008d44:	2d09      	cmp	r5, #9
 8008d46:	4682      	mov	sl, r0
 8008d48:	468b      	mov	fp, r1
 8008d4a:	dd13      	ble.n	8008d74 <_strtod_l+0x3dc>
 8008d4c:	4b7b      	ldr	r3, [pc, #492]	; (8008f3c <_strtod_l+0x5a4>)
 8008d4e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008d52:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008d56:	f7f7 fc57 	bl	8000608 <__aeabi_dmul>
 8008d5a:	4682      	mov	sl, r0
 8008d5c:	4648      	mov	r0, r9
 8008d5e:	468b      	mov	fp, r1
 8008d60:	f7f7 fbd8 	bl	8000514 <__aeabi_ui2d>
 8008d64:	4602      	mov	r2, r0
 8008d66:	460b      	mov	r3, r1
 8008d68:	4650      	mov	r0, sl
 8008d6a:	4659      	mov	r1, fp
 8008d6c:	f7f7 fa96 	bl	800029c <__adddf3>
 8008d70:	4682      	mov	sl, r0
 8008d72:	468b      	mov	fp, r1
 8008d74:	2d0f      	cmp	r5, #15
 8008d76:	dc38      	bgt.n	8008dea <_strtod_l+0x452>
 8008d78:	9b06      	ldr	r3, [sp, #24]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	f43f ae50 	beq.w	8008a20 <_strtod_l+0x88>
 8008d80:	dd24      	ble.n	8008dcc <_strtod_l+0x434>
 8008d82:	2b16      	cmp	r3, #22
 8008d84:	dc0b      	bgt.n	8008d9e <_strtod_l+0x406>
 8008d86:	496d      	ldr	r1, [pc, #436]	; (8008f3c <_strtod_l+0x5a4>)
 8008d88:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d90:	4652      	mov	r2, sl
 8008d92:	465b      	mov	r3, fp
 8008d94:	f7f7 fc38 	bl	8000608 <__aeabi_dmul>
 8008d98:	4682      	mov	sl, r0
 8008d9a:	468b      	mov	fp, r1
 8008d9c:	e640      	b.n	8008a20 <_strtod_l+0x88>
 8008d9e:	9a06      	ldr	r2, [sp, #24]
 8008da0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008da4:	4293      	cmp	r3, r2
 8008da6:	db20      	blt.n	8008dea <_strtod_l+0x452>
 8008da8:	4c64      	ldr	r4, [pc, #400]	; (8008f3c <_strtod_l+0x5a4>)
 8008daa:	f1c5 050f 	rsb	r5, r5, #15
 8008dae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008db2:	4652      	mov	r2, sl
 8008db4:	465b      	mov	r3, fp
 8008db6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dba:	f7f7 fc25 	bl	8000608 <__aeabi_dmul>
 8008dbe:	9b06      	ldr	r3, [sp, #24]
 8008dc0:	1b5d      	subs	r5, r3, r5
 8008dc2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008dc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008dca:	e7e3      	b.n	8008d94 <_strtod_l+0x3fc>
 8008dcc:	9b06      	ldr	r3, [sp, #24]
 8008dce:	3316      	adds	r3, #22
 8008dd0:	db0b      	blt.n	8008dea <_strtod_l+0x452>
 8008dd2:	9b05      	ldr	r3, [sp, #20]
 8008dd4:	1b9e      	subs	r6, r3, r6
 8008dd6:	4b59      	ldr	r3, [pc, #356]	; (8008f3c <_strtod_l+0x5a4>)
 8008dd8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008ddc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008de0:	4650      	mov	r0, sl
 8008de2:	4659      	mov	r1, fp
 8008de4:	f7f7 fd3a 	bl	800085c <__aeabi_ddiv>
 8008de8:	e7d6      	b.n	8008d98 <_strtod_l+0x400>
 8008dea:	9b06      	ldr	r3, [sp, #24]
 8008dec:	eba5 0808 	sub.w	r8, r5, r8
 8008df0:	4498      	add	r8, r3
 8008df2:	f1b8 0f00 	cmp.w	r8, #0
 8008df6:	dd74      	ble.n	8008ee2 <_strtod_l+0x54a>
 8008df8:	f018 030f 	ands.w	r3, r8, #15
 8008dfc:	d00a      	beq.n	8008e14 <_strtod_l+0x47c>
 8008dfe:	494f      	ldr	r1, [pc, #316]	; (8008f3c <_strtod_l+0x5a4>)
 8008e00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e04:	4652      	mov	r2, sl
 8008e06:	465b      	mov	r3, fp
 8008e08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e0c:	f7f7 fbfc 	bl	8000608 <__aeabi_dmul>
 8008e10:	4682      	mov	sl, r0
 8008e12:	468b      	mov	fp, r1
 8008e14:	f038 080f 	bics.w	r8, r8, #15
 8008e18:	d04f      	beq.n	8008eba <_strtod_l+0x522>
 8008e1a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008e1e:	dd22      	ble.n	8008e66 <_strtod_l+0x4ce>
 8008e20:	2500      	movs	r5, #0
 8008e22:	462e      	mov	r6, r5
 8008e24:	9507      	str	r5, [sp, #28]
 8008e26:	9505      	str	r5, [sp, #20]
 8008e28:	2322      	movs	r3, #34	; 0x22
 8008e2a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008f44 <_strtod_l+0x5ac>
 8008e2e:	6023      	str	r3, [r4, #0]
 8008e30:	f04f 0a00 	mov.w	sl, #0
 8008e34:	9b07      	ldr	r3, [sp, #28]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	f43f adf2 	beq.w	8008a20 <_strtod_l+0x88>
 8008e3c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008e3e:	4620      	mov	r0, r4
 8008e40:	f001 f9a6 	bl	800a190 <_Bfree>
 8008e44:	9905      	ldr	r1, [sp, #20]
 8008e46:	4620      	mov	r0, r4
 8008e48:	f001 f9a2 	bl	800a190 <_Bfree>
 8008e4c:	4631      	mov	r1, r6
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f001 f99e 	bl	800a190 <_Bfree>
 8008e54:	9907      	ldr	r1, [sp, #28]
 8008e56:	4620      	mov	r0, r4
 8008e58:	f001 f99a 	bl	800a190 <_Bfree>
 8008e5c:	4629      	mov	r1, r5
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f001 f996 	bl	800a190 <_Bfree>
 8008e64:	e5dc      	b.n	8008a20 <_strtod_l+0x88>
 8008e66:	4b36      	ldr	r3, [pc, #216]	; (8008f40 <_strtod_l+0x5a8>)
 8008e68:	9304      	str	r3, [sp, #16]
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008e70:	4650      	mov	r0, sl
 8008e72:	4659      	mov	r1, fp
 8008e74:	4699      	mov	r9, r3
 8008e76:	f1b8 0f01 	cmp.w	r8, #1
 8008e7a:	dc21      	bgt.n	8008ec0 <_strtod_l+0x528>
 8008e7c:	b10b      	cbz	r3, 8008e82 <_strtod_l+0x4ea>
 8008e7e:	4682      	mov	sl, r0
 8008e80:	468b      	mov	fp, r1
 8008e82:	4b2f      	ldr	r3, [pc, #188]	; (8008f40 <_strtod_l+0x5a8>)
 8008e84:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008e88:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008e8c:	4652      	mov	r2, sl
 8008e8e:	465b      	mov	r3, fp
 8008e90:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008e94:	f7f7 fbb8 	bl	8000608 <__aeabi_dmul>
 8008e98:	4b2a      	ldr	r3, [pc, #168]	; (8008f44 <_strtod_l+0x5ac>)
 8008e9a:	460a      	mov	r2, r1
 8008e9c:	400b      	ands	r3, r1
 8008e9e:	492a      	ldr	r1, [pc, #168]	; (8008f48 <_strtod_l+0x5b0>)
 8008ea0:	428b      	cmp	r3, r1
 8008ea2:	4682      	mov	sl, r0
 8008ea4:	d8bc      	bhi.n	8008e20 <_strtod_l+0x488>
 8008ea6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008eaa:	428b      	cmp	r3, r1
 8008eac:	bf86      	itte	hi
 8008eae:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008f4c <_strtod_l+0x5b4>
 8008eb2:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8008eb6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008eba:	2300      	movs	r3, #0
 8008ebc:	9304      	str	r3, [sp, #16]
 8008ebe:	e084      	b.n	8008fca <_strtod_l+0x632>
 8008ec0:	f018 0f01 	tst.w	r8, #1
 8008ec4:	d005      	beq.n	8008ed2 <_strtod_l+0x53a>
 8008ec6:	9b04      	ldr	r3, [sp, #16]
 8008ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ecc:	f7f7 fb9c 	bl	8000608 <__aeabi_dmul>
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	9a04      	ldr	r2, [sp, #16]
 8008ed4:	3208      	adds	r2, #8
 8008ed6:	f109 0901 	add.w	r9, r9, #1
 8008eda:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008ede:	9204      	str	r2, [sp, #16]
 8008ee0:	e7c9      	b.n	8008e76 <_strtod_l+0x4de>
 8008ee2:	d0ea      	beq.n	8008eba <_strtod_l+0x522>
 8008ee4:	f1c8 0800 	rsb	r8, r8, #0
 8008ee8:	f018 020f 	ands.w	r2, r8, #15
 8008eec:	d00a      	beq.n	8008f04 <_strtod_l+0x56c>
 8008eee:	4b13      	ldr	r3, [pc, #76]	; (8008f3c <_strtod_l+0x5a4>)
 8008ef0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ef4:	4650      	mov	r0, sl
 8008ef6:	4659      	mov	r1, fp
 8008ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efc:	f7f7 fcae 	bl	800085c <__aeabi_ddiv>
 8008f00:	4682      	mov	sl, r0
 8008f02:	468b      	mov	fp, r1
 8008f04:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008f08:	d0d7      	beq.n	8008eba <_strtod_l+0x522>
 8008f0a:	f1b8 0f1f 	cmp.w	r8, #31
 8008f0e:	dd1f      	ble.n	8008f50 <_strtod_l+0x5b8>
 8008f10:	2500      	movs	r5, #0
 8008f12:	462e      	mov	r6, r5
 8008f14:	9507      	str	r5, [sp, #28]
 8008f16:	9505      	str	r5, [sp, #20]
 8008f18:	2322      	movs	r3, #34	; 0x22
 8008f1a:	f04f 0a00 	mov.w	sl, #0
 8008f1e:	f04f 0b00 	mov.w	fp, #0
 8008f22:	6023      	str	r3, [r4, #0]
 8008f24:	e786      	b.n	8008e34 <_strtod_l+0x49c>
 8008f26:	bf00      	nop
 8008f28:	0800b62d 	.word	0x0800b62d
 8008f2c:	0800b644 	.word	0x0800b644
 8008f30:	0800b624 	.word	0x0800b624
 8008f34:	0800b627 	.word	0x0800b627
 8008f38:	0800b8ea 	.word	0x0800b8ea
 8008f3c:	0800b7a8 	.word	0x0800b7a8
 8008f40:	0800b780 	.word	0x0800b780
 8008f44:	7ff00000 	.word	0x7ff00000
 8008f48:	7ca00000 	.word	0x7ca00000
 8008f4c:	7fefffff 	.word	0x7fefffff
 8008f50:	f018 0310 	ands.w	r3, r8, #16
 8008f54:	bf18      	it	ne
 8008f56:	236a      	movne	r3, #106	; 0x6a
 8008f58:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009308 <_strtod_l+0x970>
 8008f5c:	9304      	str	r3, [sp, #16]
 8008f5e:	4650      	mov	r0, sl
 8008f60:	4659      	mov	r1, fp
 8008f62:	2300      	movs	r3, #0
 8008f64:	f018 0f01 	tst.w	r8, #1
 8008f68:	d004      	beq.n	8008f74 <_strtod_l+0x5dc>
 8008f6a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008f6e:	f7f7 fb4b 	bl	8000608 <__aeabi_dmul>
 8008f72:	2301      	movs	r3, #1
 8008f74:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008f78:	f109 0908 	add.w	r9, r9, #8
 8008f7c:	d1f2      	bne.n	8008f64 <_strtod_l+0x5cc>
 8008f7e:	b10b      	cbz	r3, 8008f84 <_strtod_l+0x5ec>
 8008f80:	4682      	mov	sl, r0
 8008f82:	468b      	mov	fp, r1
 8008f84:	9b04      	ldr	r3, [sp, #16]
 8008f86:	b1c3      	cbz	r3, 8008fba <_strtod_l+0x622>
 8008f88:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008f8c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	4659      	mov	r1, fp
 8008f94:	dd11      	ble.n	8008fba <_strtod_l+0x622>
 8008f96:	2b1f      	cmp	r3, #31
 8008f98:	f340 8124 	ble.w	80091e4 <_strtod_l+0x84c>
 8008f9c:	2b34      	cmp	r3, #52	; 0x34
 8008f9e:	bfde      	ittt	le
 8008fa0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008fa4:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8008fa8:	fa03 f202 	lslle.w	r2, r3, r2
 8008fac:	f04f 0a00 	mov.w	sl, #0
 8008fb0:	bfcc      	ite	gt
 8008fb2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008fb6:	ea02 0b01 	andle.w	fp, r2, r1
 8008fba:	2200      	movs	r2, #0
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	4650      	mov	r0, sl
 8008fc0:	4659      	mov	r1, fp
 8008fc2:	f7f7 fd89 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fc6:	2800      	cmp	r0, #0
 8008fc8:	d1a2      	bne.n	8008f10 <_strtod_l+0x578>
 8008fca:	9b07      	ldr	r3, [sp, #28]
 8008fcc:	9300      	str	r3, [sp, #0]
 8008fce:	9908      	ldr	r1, [sp, #32]
 8008fd0:	462b      	mov	r3, r5
 8008fd2:	463a      	mov	r2, r7
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f001 f943 	bl	800a260 <__s2b>
 8008fda:	9007      	str	r0, [sp, #28]
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	f43f af1f 	beq.w	8008e20 <_strtod_l+0x488>
 8008fe2:	9b05      	ldr	r3, [sp, #20]
 8008fe4:	1b9e      	subs	r6, r3, r6
 8008fe6:	9b06      	ldr	r3, [sp, #24]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	bfb4      	ite	lt
 8008fec:	4633      	movlt	r3, r6
 8008fee:	2300      	movge	r3, #0
 8008ff0:	930c      	str	r3, [sp, #48]	; 0x30
 8008ff2:	9b06      	ldr	r3, [sp, #24]
 8008ff4:	2500      	movs	r5, #0
 8008ff6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008ffa:	9312      	str	r3, [sp, #72]	; 0x48
 8008ffc:	462e      	mov	r6, r5
 8008ffe:	9b07      	ldr	r3, [sp, #28]
 8009000:	4620      	mov	r0, r4
 8009002:	6859      	ldr	r1, [r3, #4]
 8009004:	f001 f884 	bl	800a110 <_Balloc>
 8009008:	9005      	str	r0, [sp, #20]
 800900a:	2800      	cmp	r0, #0
 800900c:	f43f af0c 	beq.w	8008e28 <_strtod_l+0x490>
 8009010:	9b07      	ldr	r3, [sp, #28]
 8009012:	691a      	ldr	r2, [r3, #16]
 8009014:	3202      	adds	r2, #2
 8009016:	f103 010c 	add.w	r1, r3, #12
 800901a:	0092      	lsls	r2, r2, #2
 800901c:	300c      	adds	r0, #12
 800901e:	f7ff fa94 	bl	800854a <memcpy>
 8009022:	ec4b ab10 	vmov	d0, sl, fp
 8009026:	aa1a      	add	r2, sp, #104	; 0x68
 8009028:	a919      	add	r1, sp, #100	; 0x64
 800902a:	4620      	mov	r0, r4
 800902c:	f001 fc5e 	bl	800a8ec <__d2b>
 8009030:	ec4b ab18 	vmov	d8, sl, fp
 8009034:	9018      	str	r0, [sp, #96]	; 0x60
 8009036:	2800      	cmp	r0, #0
 8009038:	f43f aef6 	beq.w	8008e28 <_strtod_l+0x490>
 800903c:	2101      	movs	r1, #1
 800903e:	4620      	mov	r0, r4
 8009040:	f001 f9a8 	bl	800a394 <__i2b>
 8009044:	4606      	mov	r6, r0
 8009046:	2800      	cmp	r0, #0
 8009048:	f43f aeee 	beq.w	8008e28 <_strtod_l+0x490>
 800904c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800904e:	9904      	ldr	r1, [sp, #16]
 8009050:	2b00      	cmp	r3, #0
 8009052:	bfab      	itete	ge
 8009054:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009056:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009058:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800905a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800905e:	bfac      	ite	ge
 8009060:	eb03 0902 	addge.w	r9, r3, r2
 8009064:	1ad7      	sublt	r7, r2, r3
 8009066:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009068:	eba3 0801 	sub.w	r8, r3, r1
 800906c:	4490      	add	r8, r2
 800906e:	4ba1      	ldr	r3, [pc, #644]	; (80092f4 <_strtod_l+0x95c>)
 8009070:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009074:	4598      	cmp	r8, r3
 8009076:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800907a:	f280 80c7 	bge.w	800920c <_strtod_l+0x874>
 800907e:	eba3 0308 	sub.w	r3, r3, r8
 8009082:	2b1f      	cmp	r3, #31
 8009084:	eba2 0203 	sub.w	r2, r2, r3
 8009088:	f04f 0101 	mov.w	r1, #1
 800908c:	f300 80b1 	bgt.w	80091f2 <_strtod_l+0x85a>
 8009090:	fa01 f303 	lsl.w	r3, r1, r3
 8009094:	930d      	str	r3, [sp, #52]	; 0x34
 8009096:	2300      	movs	r3, #0
 8009098:	9308      	str	r3, [sp, #32]
 800909a:	eb09 0802 	add.w	r8, r9, r2
 800909e:	9b04      	ldr	r3, [sp, #16]
 80090a0:	45c1      	cmp	r9, r8
 80090a2:	4417      	add	r7, r2
 80090a4:	441f      	add	r7, r3
 80090a6:	464b      	mov	r3, r9
 80090a8:	bfa8      	it	ge
 80090aa:	4643      	movge	r3, r8
 80090ac:	42bb      	cmp	r3, r7
 80090ae:	bfa8      	it	ge
 80090b0:	463b      	movge	r3, r7
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	bfc2      	ittt	gt
 80090b6:	eba8 0803 	subgt.w	r8, r8, r3
 80090ba:	1aff      	subgt	r7, r7, r3
 80090bc:	eba9 0903 	subgt.w	r9, r9, r3
 80090c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	dd17      	ble.n	80090f6 <_strtod_l+0x75e>
 80090c6:	4631      	mov	r1, r6
 80090c8:	461a      	mov	r2, r3
 80090ca:	4620      	mov	r0, r4
 80090cc:	f001 fa22 	bl	800a514 <__pow5mult>
 80090d0:	4606      	mov	r6, r0
 80090d2:	2800      	cmp	r0, #0
 80090d4:	f43f aea8 	beq.w	8008e28 <_strtod_l+0x490>
 80090d8:	4601      	mov	r1, r0
 80090da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80090dc:	4620      	mov	r0, r4
 80090de:	f001 f96f 	bl	800a3c0 <__multiply>
 80090e2:	900b      	str	r0, [sp, #44]	; 0x2c
 80090e4:	2800      	cmp	r0, #0
 80090e6:	f43f ae9f 	beq.w	8008e28 <_strtod_l+0x490>
 80090ea:	9918      	ldr	r1, [sp, #96]	; 0x60
 80090ec:	4620      	mov	r0, r4
 80090ee:	f001 f84f 	bl	800a190 <_Bfree>
 80090f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090f4:	9318      	str	r3, [sp, #96]	; 0x60
 80090f6:	f1b8 0f00 	cmp.w	r8, #0
 80090fa:	f300 808c 	bgt.w	8009216 <_strtod_l+0x87e>
 80090fe:	9b06      	ldr	r3, [sp, #24]
 8009100:	2b00      	cmp	r3, #0
 8009102:	dd08      	ble.n	8009116 <_strtod_l+0x77e>
 8009104:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009106:	9905      	ldr	r1, [sp, #20]
 8009108:	4620      	mov	r0, r4
 800910a:	f001 fa03 	bl	800a514 <__pow5mult>
 800910e:	9005      	str	r0, [sp, #20]
 8009110:	2800      	cmp	r0, #0
 8009112:	f43f ae89 	beq.w	8008e28 <_strtod_l+0x490>
 8009116:	2f00      	cmp	r7, #0
 8009118:	dd08      	ble.n	800912c <_strtod_l+0x794>
 800911a:	9905      	ldr	r1, [sp, #20]
 800911c:	463a      	mov	r2, r7
 800911e:	4620      	mov	r0, r4
 8009120:	f001 fa52 	bl	800a5c8 <__lshift>
 8009124:	9005      	str	r0, [sp, #20]
 8009126:	2800      	cmp	r0, #0
 8009128:	f43f ae7e 	beq.w	8008e28 <_strtod_l+0x490>
 800912c:	f1b9 0f00 	cmp.w	r9, #0
 8009130:	dd08      	ble.n	8009144 <_strtod_l+0x7ac>
 8009132:	4631      	mov	r1, r6
 8009134:	464a      	mov	r2, r9
 8009136:	4620      	mov	r0, r4
 8009138:	f001 fa46 	bl	800a5c8 <__lshift>
 800913c:	4606      	mov	r6, r0
 800913e:	2800      	cmp	r0, #0
 8009140:	f43f ae72 	beq.w	8008e28 <_strtod_l+0x490>
 8009144:	9a05      	ldr	r2, [sp, #20]
 8009146:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009148:	4620      	mov	r0, r4
 800914a:	f001 fac9 	bl	800a6e0 <__mdiff>
 800914e:	4605      	mov	r5, r0
 8009150:	2800      	cmp	r0, #0
 8009152:	f43f ae69 	beq.w	8008e28 <_strtod_l+0x490>
 8009156:	68c3      	ldr	r3, [r0, #12]
 8009158:	930b      	str	r3, [sp, #44]	; 0x2c
 800915a:	2300      	movs	r3, #0
 800915c:	60c3      	str	r3, [r0, #12]
 800915e:	4631      	mov	r1, r6
 8009160:	f001 faa2 	bl	800a6a8 <__mcmp>
 8009164:	2800      	cmp	r0, #0
 8009166:	da60      	bge.n	800922a <_strtod_l+0x892>
 8009168:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800916a:	ea53 030a 	orrs.w	r3, r3, sl
 800916e:	f040 8082 	bne.w	8009276 <_strtod_l+0x8de>
 8009172:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009176:	2b00      	cmp	r3, #0
 8009178:	d17d      	bne.n	8009276 <_strtod_l+0x8de>
 800917a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800917e:	0d1b      	lsrs	r3, r3, #20
 8009180:	051b      	lsls	r3, r3, #20
 8009182:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009186:	d976      	bls.n	8009276 <_strtod_l+0x8de>
 8009188:	696b      	ldr	r3, [r5, #20]
 800918a:	b913      	cbnz	r3, 8009192 <_strtod_l+0x7fa>
 800918c:	692b      	ldr	r3, [r5, #16]
 800918e:	2b01      	cmp	r3, #1
 8009190:	dd71      	ble.n	8009276 <_strtod_l+0x8de>
 8009192:	4629      	mov	r1, r5
 8009194:	2201      	movs	r2, #1
 8009196:	4620      	mov	r0, r4
 8009198:	f001 fa16 	bl	800a5c8 <__lshift>
 800919c:	4631      	mov	r1, r6
 800919e:	4605      	mov	r5, r0
 80091a0:	f001 fa82 	bl	800a6a8 <__mcmp>
 80091a4:	2800      	cmp	r0, #0
 80091a6:	dd66      	ble.n	8009276 <_strtod_l+0x8de>
 80091a8:	9904      	ldr	r1, [sp, #16]
 80091aa:	4a53      	ldr	r2, [pc, #332]	; (80092f8 <_strtod_l+0x960>)
 80091ac:	465b      	mov	r3, fp
 80091ae:	2900      	cmp	r1, #0
 80091b0:	f000 8081 	beq.w	80092b6 <_strtod_l+0x91e>
 80091b4:	ea02 010b 	and.w	r1, r2, fp
 80091b8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80091bc:	dc7b      	bgt.n	80092b6 <_strtod_l+0x91e>
 80091be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80091c2:	f77f aea9 	ble.w	8008f18 <_strtod_l+0x580>
 80091c6:	4b4d      	ldr	r3, [pc, #308]	; (80092fc <_strtod_l+0x964>)
 80091c8:	4650      	mov	r0, sl
 80091ca:	4659      	mov	r1, fp
 80091cc:	2200      	movs	r2, #0
 80091ce:	f7f7 fa1b 	bl	8000608 <__aeabi_dmul>
 80091d2:	460b      	mov	r3, r1
 80091d4:	4303      	orrs	r3, r0
 80091d6:	bf08      	it	eq
 80091d8:	2322      	moveq	r3, #34	; 0x22
 80091da:	4682      	mov	sl, r0
 80091dc:	468b      	mov	fp, r1
 80091de:	bf08      	it	eq
 80091e0:	6023      	streq	r3, [r4, #0]
 80091e2:	e62b      	b.n	8008e3c <_strtod_l+0x4a4>
 80091e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091e8:	fa02 f303 	lsl.w	r3, r2, r3
 80091ec:	ea03 0a0a 	and.w	sl, r3, sl
 80091f0:	e6e3      	b.n	8008fba <_strtod_l+0x622>
 80091f2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80091f6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80091fa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80091fe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009202:	fa01 f308 	lsl.w	r3, r1, r8
 8009206:	9308      	str	r3, [sp, #32]
 8009208:	910d      	str	r1, [sp, #52]	; 0x34
 800920a:	e746      	b.n	800909a <_strtod_l+0x702>
 800920c:	2300      	movs	r3, #0
 800920e:	9308      	str	r3, [sp, #32]
 8009210:	2301      	movs	r3, #1
 8009212:	930d      	str	r3, [sp, #52]	; 0x34
 8009214:	e741      	b.n	800909a <_strtod_l+0x702>
 8009216:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009218:	4642      	mov	r2, r8
 800921a:	4620      	mov	r0, r4
 800921c:	f001 f9d4 	bl	800a5c8 <__lshift>
 8009220:	9018      	str	r0, [sp, #96]	; 0x60
 8009222:	2800      	cmp	r0, #0
 8009224:	f47f af6b 	bne.w	80090fe <_strtod_l+0x766>
 8009228:	e5fe      	b.n	8008e28 <_strtod_l+0x490>
 800922a:	465f      	mov	r7, fp
 800922c:	d16e      	bne.n	800930c <_strtod_l+0x974>
 800922e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009230:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009234:	b342      	cbz	r2, 8009288 <_strtod_l+0x8f0>
 8009236:	4a32      	ldr	r2, [pc, #200]	; (8009300 <_strtod_l+0x968>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d128      	bne.n	800928e <_strtod_l+0x8f6>
 800923c:	9b04      	ldr	r3, [sp, #16]
 800923e:	4651      	mov	r1, sl
 8009240:	b1eb      	cbz	r3, 800927e <_strtod_l+0x8e6>
 8009242:	4b2d      	ldr	r3, [pc, #180]	; (80092f8 <_strtod_l+0x960>)
 8009244:	403b      	ands	r3, r7
 8009246:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800924a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800924e:	d819      	bhi.n	8009284 <_strtod_l+0x8ec>
 8009250:	0d1b      	lsrs	r3, r3, #20
 8009252:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009256:	fa02 f303 	lsl.w	r3, r2, r3
 800925a:	4299      	cmp	r1, r3
 800925c:	d117      	bne.n	800928e <_strtod_l+0x8f6>
 800925e:	4b29      	ldr	r3, [pc, #164]	; (8009304 <_strtod_l+0x96c>)
 8009260:	429f      	cmp	r7, r3
 8009262:	d102      	bne.n	800926a <_strtod_l+0x8d2>
 8009264:	3101      	adds	r1, #1
 8009266:	f43f addf 	beq.w	8008e28 <_strtod_l+0x490>
 800926a:	4b23      	ldr	r3, [pc, #140]	; (80092f8 <_strtod_l+0x960>)
 800926c:	403b      	ands	r3, r7
 800926e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009272:	f04f 0a00 	mov.w	sl, #0
 8009276:	9b04      	ldr	r3, [sp, #16]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d1a4      	bne.n	80091c6 <_strtod_l+0x82e>
 800927c:	e5de      	b.n	8008e3c <_strtod_l+0x4a4>
 800927e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009282:	e7ea      	b.n	800925a <_strtod_l+0x8c2>
 8009284:	4613      	mov	r3, r2
 8009286:	e7e8      	b.n	800925a <_strtod_l+0x8c2>
 8009288:	ea53 030a 	orrs.w	r3, r3, sl
 800928c:	d08c      	beq.n	80091a8 <_strtod_l+0x810>
 800928e:	9b08      	ldr	r3, [sp, #32]
 8009290:	b1db      	cbz	r3, 80092ca <_strtod_l+0x932>
 8009292:	423b      	tst	r3, r7
 8009294:	d0ef      	beq.n	8009276 <_strtod_l+0x8de>
 8009296:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009298:	9a04      	ldr	r2, [sp, #16]
 800929a:	4650      	mov	r0, sl
 800929c:	4659      	mov	r1, fp
 800929e:	b1c3      	cbz	r3, 80092d2 <_strtod_l+0x93a>
 80092a0:	f7ff fb5d 	bl	800895e <sulp>
 80092a4:	4602      	mov	r2, r0
 80092a6:	460b      	mov	r3, r1
 80092a8:	ec51 0b18 	vmov	r0, r1, d8
 80092ac:	f7f6 fff6 	bl	800029c <__adddf3>
 80092b0:	4682      	mov	sl, r0
 80092b2:	468b      	mov	fp, r1
 80092b4:	e7df      	b.n	8009276 <_strtod_l+0x8de>
 80092b6:	4013      	ands	r3, r2
 80092b8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80092bc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80092c0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80092c4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80092c8:	e7d5      	b.n	8009276 <_strtod_l+0x8de>
 80092ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092cc:	ea13 0f0a 	tst.w	r3, sl
 80092d0:	e7e0      	b.n	8009294 <_strtod_l+0x8fc>
 80092d2:	f7ff fb44 	bl	800895e <sulp>
 80092d6:	4602      	mov	r2, r0
 80092d8:	460b      	mov	r3, r1
 80092da:	ec51 0b18 	vmov	r0, r1, d8
 80092de:	f7f6 ffdb 	bl	8000298 <__aeabi_dsub>
 80092e2:	2200      	movs	r2, #0
 80092e4:	2300      	movs	r3, #0
 80092e6:	4682      	mov	sl, r0
 80092e8:	468b      	mov	fp, r1
 80092ea:	f7f7 fbf5 	bl	8000ad8 <__aeabi_dcmpeq>
 80092ee:	2800      	cmp	r0, #0
 80092f0:	d0c1      	beq.n	8009276 <_strtod_l+0x8de>
 80092f2:	e611      	b.n	8008f18 <_strtod_l+0x580>
 80092f4:	fffffc02 	.word	0xfffffc02
 80092f8:	7ff00000 	.word	0x7ff00000
 80092fc:	39500000 	.word	0x39500000
 8009300:	000fffff 	.word	0x000fffff
 8009304:	7fefffff 	.word	0x7fefffff
 8009308:	0800b658 	.word	0x0800b658
 800930c:	4631      	mov	r1, r6
 800930e:	4628      	mov	r0, r5
 8009310:	f001 fb48 	bl	800a9a4 <__ratio>
 8009314:	ec59 8b10 	vmov	r8, r9, d0
 8009318:	ee10 0a10 	vmov	r0, s0
 800931c:	2200      	movs	r2, #0
 800931e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009322:	4649      	mov	r1, r9
 8009324:	f7f7 fbec 	bl	8000b00 <__aeabi_dcmple>
 8009328:	2800      	cmp	r0, #0
 800932a:	d07a      	beq.n	8009422 <_strtod_l+0xa8a>
 800932c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800932e:	2b00      	cmp	r3, #0
 8009330:	d04a      	beq.n	80093c8 <_strtod_l+0xa30>
 8009332:	4b95      	ldr	r3, [pc, #596]	; (8009588 <_strtod_l+0xbf0>)
 8009334:	2200      	movs	r2, #0
 8009336:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800933a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009588 <_strtod_l+0xbf0>
 800933e:	f04f 0800 	mov.w	r8, #0
 8009342:	4b92      	ldr	r3, [pc, #584]	; (800958c <_strtod_l+0xbf4>)
 8009344:	403b      	ands	r3, r7
 8009346:	930d      	str	r3, [sp, #52]	; 0x34
 8009348:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800934a:	4b91      	ldr	r3, [pc, #580]	; (8009590 <_strtod_l+0xbf8>)
 800934c:	429a      	cmp	r2, r3
 800934e:	f040 80b0 	bne.w	80094b2 <_strtod_l+0xb1a>
 8009352:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009356:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800935a:	ec4b ab10 	vmov	d0, sl, fp
 800935e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009362:	f001 fa47 	bl	800a7f4 <__ulp>
 8009366:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800936a:	ec53 2b10 	vmov	r2, r3, d0
 800936e:	f7f7 f94b 	bl	8000608 <__aeabi_dmul>
 8009372:	4652      	mov	r2, sl
 8009374:	465b      	mov	r3, fp
 8009376:	f7f6 ff91 	bl	800029c <__adddf3>
 800937a:	460b      	mov	r3, r1
 800937c:	4983      	ldr	r1, [pc, #524]	; (800958c <_strtod_l+0xbf4>)
 800937e:	4a85      	ldr	r2, [pc, #532]	; (8009594 <_strtod_l+0xbfc>)
 8009380:	4019      	ands	r1, r3
 8009382:	4291      	cmp	r1, r2
 8009384:	4682      	mov	sl, r0
 8009386:	d960      	bls.n	800944a <_strtod_l+0xab2>
 8009388:	ee18 3a90 	vmov	r3, s17
 800938c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009390:	4293      	cmp	r3, r2
 8009392:	d104      	bne.n	800939e <_strtod_l+0xa06>
 8009394:	ee18 3a10 	vmov	r3, s16
 8009398:	3301      	adds	r3, #1
 800939a:	f43f ad45 	beq.w	8008e28 <_strtod_l+0x490>
 800939e:	f8df b200 	ldr.w	fp, [pc, #512]	; 80095a0 <_strtod_l+0xc08>
 80093a2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80093a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80093a8:	4620      	mov	r0, r4
 80093aa:	f000 fef1 	bl	800a190 <_Bfree>
 80093ae:	9905      	ldr	r1, [sp, #20]
 80093b0:	4620      	mov	r0, r4
 80093b2:	f000 feed 	bl	800a190 <_Bfree>
 80093b6:	4631      	mov	r1, r6
 80093b8:	4620      	mov	r0, r4
 80093ba:	f000 fee9 	bl	800a190 <_Bfree>
 80093be:	4629      	mov	r1, r5
 80093c0:	4620      	mov	r0, r4
 80093c2:	f000 fee5 	bl	800a190 <_Bfree>
 80093c6:	e61a      	b.n	8008ffe <_strtod_l+0x666>
 80093c8:	f1ba 0f00 	cmp.w	sl, #0
 80093cc:	d11b      	bne.n	8009406 <_strtod_l+0xa6e>
 80093ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80093d2:	b9f3      	cbnz	r3, 8009412 <_strtod_l+0xa7a>
 80093d4:	4b6c      	ldr	r3, [pc, #432]	; (8009588 <_strtod_l+0xbf0>)
 80093d6:	2200      	movs	r2, #0
 80093d8:	4640      	mov	r0, r8
 80093da:	4649      	mov	r1, r9
 80093dc:	f7f7 fb86 	bl	8000aec <__aeabi_dcmplt>
 80093e0:	b9d0      	cbnz	r0, 8009418 <_strtod_l+0xa80>
 80093e2:	4640      	mov	r0, r8
 80093e4:	4649      	mov	r1, r9
 80093e6:	4b6c      	ldr	r3, [pc, #432]	; (8009598 <_strtod_l+0xc00>)
 80093e8:	2200      	movs	r2, #0
 80093ea:	f7f7 f90d 	bl	8000608 <__aeabi_dmul>
 80093ee:	4680      	mov	r8, r0
 80093f0:	4689      	mov	r9, r1
 80093f2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80093f6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80093fa:	9315      	str	r3, [sp, #84]	; 0x54
 80093fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009400:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009404:	e79d      	b.n	8009342 <_strtod_l+0x9aa>
 8009406:	f1ba 0f01 	cmp.w	sl, #1
 800940a:	d102      	bne.n	8009412 <_strtod_l+0xa7a>
 800940c:	2f00      	cmp	r7, #0
 800940e:	f43f ad83 	beq.w	8008f18 <_strtod_l+0x580>
 8009412:	4b62      	ldr	r3, [pc, #392]	; (800959c <_strtod_l+0xc04>)
 8009414:	2200      	movs	r2, #0
 8009416:	e78e      	b.n	8009336 <_strtod_l+0x99e>
 8009418:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009598 <_strtod_l+0xc00>
 800941c:	f04f 0800 	mov.w	r8, #0
 8009420:	e7e7      	b.n	80093f2 <_strtod_l+0xa5a>
 8009422:	4b5d      	ldr	r3, [pc, #372]	; (8009598 <_strtod_l+0xc00>)
 8009424:	4640      	mov	r0, r8
 8009426:	4649      	mov	r1, r9
 8009428:	2200      	movs	r2, #0
 800942a:	f7f7 f8ed 	bl	8000608 <__aeabi_dmul>
 800942e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009430:	4680      	mov	r8, r0
 8009432:	4689      	mov	r9, r1
 8009434:	b933      	cbnz	r3, 8009444 <_strtod_l+0xaac>
 8009436:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800943a:	900e      	str	r0, [sp, #56]	; 0x38
 800943c:	930f      	str	r3, [sp, #60]	; 0x3c
 800943e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009442:	e7dd      	b.n	8009400 <_strtod_l+0xa68>
 8009444:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009448:	e7f9      	b.n	800943e <_strtod_l+0xaa6>
 800944a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800944e:	9b04      	ldr	r3, [sp, #16]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d1a8      	bne.n	80093a6 <_strtod_l+0xa0e>
 8009454:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009458:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800945a:	0d1b      	lsrs	r3, r3, #20
 800945c:	051b      	lsls	r3, r3, #20
 800945e:	429a      	cmp	r2, r3
 8009460:	d1a1      	bne.n	80093a6 <_strtod_l+0xa0e>
 8009462:	4640      	mov	r0, r8
 8009464:	4649      	mov	r1, r9
 8009466:	f7f7 fbf1 	bl	8000c4c <__aeabi_d2lz>
 800946a:	f7f7 f89f 	bl	80005ac <__aeabi_l2d>
 800946e:	4602      	mov	r2, r0
 8009470:	460b      	mov	r3, r1
 8009472:	4640      	mov	r0, r8
 8009474:	4649      	mov	r1, r9
 8009476:	f7f6 ff0f 	bl	8000298 <__aeabi_dsub>
 800947a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800947c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009480:	ea43 030a 	orr.w	r3, r3, sl
 8009484:	4313      	orrs	r3, r2
 8009486:	4680      	mov	r8, r0
 8009488:	4689      	mov	r9, r1
 800948a:	d055      	beq.n	8009538 <_strtod_l+0xba0>
 800948c:	a336      	add	r3, pc, #216	; (adr r3, 8009568 <_strtod_l+0xbd0>)
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	f7f7 fb2b 	bl	8000aec <__aeabi_dcmplt>
 8009496:	2800      	cmp	r0, #0
 8009498:	f47f acd0 	bne.w	8008e3c <_strtod_l+0x4a4>
 800949c:	a334      	add	r3, pc, #208	; (adr r3, 8009570 <_strtod_l+0xbd8>)
 800949e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a2:	4640      	mov	r0, r8
 80094a4:	4649      	mov	r1, r9
 80094a6:	f7f7 fb3f 	bl	8000b28 <__aeabi_dcmpgt>
 80094aa:	2800      	cmp	r0, #0
 80094ac:	f43f af7b 	beq.w	80093a6 <_strtod_l+0xa0e>
 80094b0:	e4c4      	b.n	8008e3c <_strtod_l+0x4a4>
 80094b2:	9b04      	ldr	r3, [sp, #16]
 80094b4:	b333      	cbz	r3, 8009504 <_strtod_l+0xb6c>
 80094b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094b8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80094bc:	d822      	bhi.n	8009504 <_strtod_l+0xb6c>
 80094be:	a32e      	add	r3, pc, #184	; (adr r3, 8009578 <_strtod_l+0xbe0>)
 80094c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c4:	4640      	mov	r0, r8
 80094c6:	4649      	mov	r1, r9
 80094c8:	f7f7 fb1a 	bl	8000b00 <__aeabi_dcmple>
 80094cc:	b1a0      	cbz	r0, 80094f8 <_strtod_l+0xb60>
 80094ce:	4649      	mov	r1, r9
 80094d0:	4640      	mov	r0, r8
 80094d2:	f7f7 fb33 	bl	8000b3c <__aeabi_d2uiz>
 80094d6:	2801      	cmp	r0, #1
 80094d8:	bf38      	it	cc
 80094da:	2001      	movcc	r0, #1
 80094dc:	f7f7 f81a 	bl	8000514 <__aeabi_ui2d>
 80094e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094e2:	4680      	mov	r8, r0
 80094e4:	4689      	mov	r9, r1
 80094e6:	bb23      	cbnz	r3, 8009532 <_strtod_l+0xb9a>
 80094e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80094ec:	9010      	str	r0, [sp, #64]	; 0x40
 80094ee:	9311      	str	r3, [sp, #68]	; 0x44
 80094f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80094f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80094fc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009500:	1a9b      	subs	r3, r3, r2
 8009502:	9309      	str	r3, [sp, #36]	; 0x24
 8009504:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009508:	eeb0 0a48 	vmov.f32	s0, s16
 800950c:	eef0 0a68 	vmov.f32	s1, s17
 8009510:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009514:	f001 f96e 	bl	800a7f4 <__ulp>
 8009518:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800951c:	ec53 2b10 	vmov	r2, r3, d0
 8009520:	f7f7 f872 	bl	8000608 <__aeabi_dmul>
 8009524:	ec53 2b18 	vmov	r2, r3, d8
 8009528:	f7f6 feb8 	bl	800029c <__adddf3>
 800952c:	4682      	mov	sl, r0
 800952e:	468b      	mov	fp, r1
 8009530:	e78d      	b.n	800944e <_strtod_l+0xab6>
 8009532:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009536:	e7db      	b.n	80094f0 <_strtod_l+0xb58>
 8009538:	a311      	add	r3, pc, #68	; (adr r3, 8009580 <_strtod_l+0xbe8>)
 800953a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953e:	f7f7 fad5 	bl	8000aec <__aeabi_dcmplt>
 8009542:	e7b2      	b.n	80094aa <_strtod_l+0xb12>
 8009544:	2300      	movs	r3, #0
 8009546:	930a      	str	r3, [sp, #40]	; 0x28
 8009548:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800954a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800954c:	6013      	str	r3, [r2, #0]
 800954e:	f7ff ba6b 	b.w	8008a28 <_strtod_l+0x90>
 8009552:	2a65      	cmp	r2, #101	; 0x65
 8009554:	f43f ab5f 	beq.w	8008c16 <_strtod_l+0x27e>
 8009558:	2a45      	cmp	r2, #69	; 0x45
 800955a:	f43f ab5c 	beq.w	8008c16 <_strtod_l+0x27e>
 800955e:	2301      	movs	r3, #1
 8009560:	f7ff bb94 	b.w	8008c8c <_strtod_l+0x2f4>
 8009564:	f3af 8000 	nop.w
 8009568:	94a03595 	.word	0x94a03595
 800956c:	3fdfffff 	.word	0x3fdfffff
 8009570:	35afe535 	.word	0x35afe535
 8009574:	3fe00000 	.word	0x3fe00000
 8009578:	ffc00000 	.word	0xffc00000
 800957c:	41dfffff 	.word	0x41dfffff
 8009580:	94a03595 	.word	0x94a03595
 8009584:	3fcfffff 	.word	0x3fcfffff
 8009588:	3ff00000 	.word	0x3ff00000
 800958c:	7ff00000 	.word	0x7ff00000
 8009590:	7fe00000 	.word	0x7fe00000
 8009594:	7c9fffff 	.word	0x7c9fffff
 8009598:	3fe00000 	.word	0x3fe00000
 800959c:	bff00000 	.word	0xbff00000
 80095a0:	7fefffff 	.word	0x7fefffff

080095a4 <strtod>:
 80095a4:	460a      	mov	r2, r1
 80095a6:	4601      	mov	r1, r0
 80095a8:	4802      	ldr	r0, [pc, #8]	; (80095b4 <strtod+0x10>)
 80095aa:	4b03      	ldr	r3, [pc, #12]	; (80095b8 <strtod+0x14>)
 80095ac:	6800      	ldr	r0, [r0, #0]
 80095ae:	f7ff b9f3 	b.w	8008998 <_strtod_l>
 80095b2:	bf00      	nop
 80095b4:	20000010 	.word	0x20000010
 80095b8:	20000078 	.word	0x20000078

080095bc <__swbuf_r>:
 80095bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095be:	460e      	mov	r6, r1
 80095c0:	4614      	mov	r4, r2
 80095c2:	4605      	mov	r5, r0
 80095c4:	b118      	cbz	r0, 80095ce <__swbuf_r+0x12>
 80095c6:	6983      	ldr	r3, [r0, #24]
 80095c8:	b90b      	cbnz	r3, 80095ce <__swbuf_r+0x12>
 80095ca:	f7fe fef9 	bl	80083c0 <__sinit>
 80095ce:	4b21      	ldr	r3, [pc, #132]	; (8009654 <__swbuf_r+0x98>)
 80095d0:	429c      	cmp	r4, r3
 80095d2:	d12b      	bne.n	800962c <__swbuf_r+0x70>
 80095d4:	686c      	ldr	r4, [r5, #4]
 80095d6:	69a3      	ldr	r3, [r4, #24]
 80095d8:	60a3      	str	r3, [r4, #8]
 80095da:	89a3      	ldrh	r3, [r4, #12]
 80095dc:	071a      	lsls	r2, r3, #28
 80095de:	d52f      	bpl.n	8009640 <__swbuf_r+0x84>
 80095e0:	6923      	ldr	r3, [r4, #16]
 80095e2:	b36b      	cbz	r3, 8009640 <__swbuf_r+0x84>
 80095e4:	6923      	ldr	r3, [r4, #16]
 80095e6:	6820      	ldr	r0, [r4, #0]
 80095e8:	1ac0      	subs	r0, r0, r3
 80095ea:	6963      	ldr	r3, [r4, #20]
 80095ec:	b2f6      	uxtb	r6, r6
 80095ee:	4283      	cmp	r3, r0
 80095f0:	4637      	mov	r7, r6
 80095f2:	dc04      	bgt.n	80095fe <__swbuf_r+0x42>
 80095f4:	4621      	mov	r1, r4
 80095f6:	4628      	mov	r0, r5
 80095f8:	f000 f948 	bl	800988c <_fflush_r>
 80095fc:	bb30      	cbnz	r0, 800964c <__swbuf_r+0x90>
 80095fe:	68a3      	ldr	r3, [r4, #8]
 8009600:	3b01      	subs	r3, #1
 8009602:	60a3      	str	r3, [r4, #8]
 8009604:	6823      	ldr	r3, [r4, #0]
 8009606:	1c5a      	adds	r2, r3, #1
 8009608:	6022      	str	r2, [r4, #0]
 800960a:	701e      	strb	r6, [r3, #0]
 800960c:	6963      	ldr	r3, [r4, #20]
 800960e:	3001      	adds	r0, #1
 8009610:	4283      	cmp	r3, r0
 8009612:	d004      	beq.n	800961e <__swbuf_r+0x62>
 8009614:	89a3      	ldrh	r3, [r4, #12]
 8009616:	07db      	lsls	r3, r3, #31
 8009618:	d506      	bpl.n	8009628 <__swbuf_r+0x6c>
 800961a:	2e0a      	cmp	r6, #10
 800961c:	d104      	bne.n	8009628 <__swbuf_r+0x6c>
 800961e:	4621      	mov	r1, r4
 8009620:	4628      	mov	r0, r5
 8009622:	f000 f933 	bl	800988c <_fflush_r>
 8009626:	b988      	cbnz	r0, 800964c <__swbuf_r+0x90>
 8009628:	4638      	mov	r0, r7
 800962a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800962c:	4b0a      	ldr	r3, [pc, #40]	; (8009658 <__swbuf_r+0x9c>)
 800962e:	429c      	cmp	r4, r3
 8009630:	d101      	bne.n	8009636 <__swbuf_r+0x7a>
 8009632:	68ac      	ldr	r4, [r5, #8]
 8009634:	e7cf      	b.n	80095d6 <__swbuf_r+0x1a>
 8009636:	4b09      	ldr	r3, [pc, #36]	; (800965c <__swbuf_r+0xa0>)
 8009638:	429c      	cmp	r4, r3
 800963a:	bf08      	it	eq
 800963c:	68ec      	ldreq	r4, [r5, #12]
 800963e:	e7ca      	b.n	80095d6 <__swbuf_r+0x1a>
 8009640:	4621      	mov	r1, r4
 8009642:	4628      	mov	r0, r5
 8009644:	f000 f81e 	bl	8009684 <__swsetup_r>
 8009648:	2800      	cmp	r0, #0
 800964a:	d0cb      	beq.n	80095e4 <__swbuf_r+0x28>
 800964c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009650:	e7ea      	b.n	8009628 <__swbuf_r+0x6c>
 8009652:	bf00      	nop
 8009654:	0800b5e0 	.word	0x0800b5e0
 8009658:	0800b600 	.word	0x0800b600
 800965c:	0800b5c0 	.word	0x0800b5c0

08009660 <_write_r>:
 8009660:	b538      	push	{r3, r4, r5, lr}
 8009662:	4d07      	ldr	r5, [pc, #28]	; (8009680 <_write_r+0x20>)
 8009664:	4604      	mov	r4, r0
 8009666:	4608      	mov	r0, r1
 8009668:	4611      	mov	r1, r2
 800966a:	2200      	movs	r2, #0
 800966c:	602a      	str	r2, [r5, #0]
 800966e:	461a      	mov	r2, r3
 8009670:	f7f8 fcb3 	bl	8001fda <_write>
 8009674:	1c43      	adds	r3, r0, #1
 8009676:	d102      	bne.n	800967e <_write_r+0x1e>
 8009678:	682b      	ldr	r3, [r5, #0]
 800967a:	b103      	cbz	r3, 800967e <_write_r+0x1e>
 800967c:	6023      	str	r3, [r4, #0]
 800967e:	bd38      	pop	{r3, r4, r5, pc}
 8009680:	200047fc 	.word	0x200047fc

08009684 <__swsetup_r>:
 8009684:	4b32      	ldr	r3, [pc, #200]	; (8009750 <__swsetup_r+0xcc>)
 8009686:	b570      	push	{r4, r5, r6, lr}
 8009688:	681d      	ldr	r5, [r3, #0]
 800968a:	4606      	mov	r6, r0
 800968c:	460c      	mov	r4, r1
 800968e:	b125      	cbz	r5, 800969a <__swsetup_r+0x16>
 8009690:	69ab      	ldr	r3, [r5, #24]
 8009692:	b913      	cbnz	r3, 800969a <__swsetup_r+0x16>
 8009694:	4628      	mov	r0, r5
 8009696:	f7fe fe93 	bl	80083c0 <__sinit>
 800969a:	4b2e      	ldr	r3, [pc, #184]	; (8009754 <__swsetup_r+0xd0>)
 800969c:	429c      	cmp	r4, r3
 800969e:	d10f      	bne.n	80096c0 <__swsetup_r+0x3c>
 80096a0:	686c      	ldr	r4, [r5, #4]
 80096a2:	89a3      	ldrh	r3, [r4, #12]
 80096a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096a8:	0719      	lsls	r1, r3, #28
 80096aa:	d42c      	bmi.n	8009706 <__swsetup_r+0x82>
 80096ac:	06dd      	lsls	r5, r3, #27
 80096ae:	d411      	bmi.n	80096d4 <__swsetup_r+0x50>
 80096b0:	2309      	movs	r3, #9
 80096b2:	6033      	str	r3, [r6, #0]
 80096b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80096b8:	81a3      	strh	r3, [r4, #12]
 80096ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096be:	e03e      	b.n	800973e <__swsetup_r+0xba>
 80096c0:	4b25      	ldr	r3, [pc, #148]	; (8009758 <__swsetup_r+0xd4>)
 80096c2:	429c      	cmp	r4, r3
 80096c4:	d101      	bne.n	80096ca <__swsetup_r+0x46>
 80096c6:	68ac      	ldr	r4, [r5, #8]
 80096c8:	e7eb      	b.n	80096a2 <__swsetup_r+0x1e>
 80096ca:	4b24      	ldr	r3, [pc, #144]	; (800975c <__swsetup_r+0xd8>)
 80096cc:	429c      	cmp	r4, r3
 80096ce:	bf08      	it	eq
 80096d0:	68ec      	ldreq	r4, [r5, #12]
 80096d2:	e7e6      	b.n	80096a2 <__swsetup_r+0x1e>
 80096d4:	0758      	lsls	r0, r3, #29
 80096d6:	d512      	bpl.n	80096fe <__swsetup_r+0x7a>
 80096d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096da:	b141      	cbz	r1, 80096ee <__swsetup_r+0x6a>
 80096dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096e0:	4299      	cmp	r1, r3
 80096e2:	d002      	beq.n	80096ea <__swsetup_r+0x66>
 80096e4:	4630      	mov	r0, r6
 80096e6:	f001 f9eb 	bl	800aac0 <_free_r>
 80096ea:	2300      	movs	r3, #0
 80096ec:	6363      	str	r3, [r4, #52]	; 0x34
 80096ee:	89a3      	ldrh	r3, [r4, #12]
 80096f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80096f4:	81a3      	strh	r3, [r4, #12]
 80096f6:	2300      	movs	r3, #0
 80096f8:	6063      	str	r3, [r4, #4]
 80096fa:	6923      	ldr	r3, [r4, #16]
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	f043 0308 	orr.w	r3, r3, #8
 8009704:	81a3      	strh	r3, [r4, #12]
 8009706:	6923      	ldr	r3, [r4, #16]
 8009708:	b94b      	cbnz	r3, 800971e <__swsetup_r+0x9a>
 800970a:	89a3      	ldrh	r3, [r4, #12]
 800970c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009714:	d003      	beq.n	800971e <__swsetup_r+0x9a>
 8009716:	4621      	mov	r1, r4
 8009718:	4630      	mov	r0, r6
 800971a:	f000 fc9b 	bl	800a054 <__smakebuf_r>
 800971e:	89a0      	ldrh	r0, [r4, #12]
 8009720:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009724:	f010 0301 	ands.w	r3, r0, #1
 8009728:	d00a      	beq.n	8009740 <__swsetup_r+0xbc>
 800972a:	2300      	movs	r3, #0
 800972c:	60a3      	str	r3, [r4, #8]
 800972e:	6963      	ldr	r3, [r4, #20]
 8009730:	425b      	negs	r3, r3
 8009732:	61a3      	str	r3, [r4, #24]
 8009734:	6923      	ldr	r3, [r4, #16]
 8009736:	b943      	cbnz	r3, 800974a <__swsetup_r+0xc6>
 8009738:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800973c:	d1ba      	bne.n	80096b4 <__swsetup_r+0x30>
 800973e:	bd70      	pop	{r4, r5, r6, pc}
 8009740:	0781      	lsls	r1, r0, #30
 8009742:	bf58      	it	pl
 8009744:	6963      	ldrpl	r3, [r4, #20]
 8009746:	60a3      	str	r3, [r4, #8]
 8009748:	e7f4      	b.n	8009734 <__swsetup_r+0xb0>
 800974a:	2000      	movs	r0, #0
 800974c:	e7f7      	b.n	800973e <__swsetup_r+0xba>
 800974e:	bf00      	nop
 8009750:	20000010 	.word	0x20000010
 8009754:	0800b5e0 	.word	0x0800b5e0
 8009758:	0800b600 	.word	0x0800b600
 800975c:	0800b5c0 	.word	0x0800b5c0

08009760 <_close_r>:
 8009760:	b538      	push	{r3, r4, r5, lr}
 8009762:	4d06      	ldr	r5, [pc, #24]	; (800977c <_close_r+0x1c>)
 8009764:	2300      	movs	r3, #0
 8009766:	4604      	mov	r4, r0
 8009768:	4608      	mov	r0, r1
 800976a:	602b      	str	r3, [r5, #0]
 800976c:	f7f8 fc51 	bl	8002012 <_close>
 8009770:	1c43      	adds	r3, r0, #1
 8009772:	d102      	bne.n	800977a <_close_r+0x1a>
 8009774:	682b      	ldr	r3, [r5, #0]
 8009776:	b103      	cbz	r3, 800977a <_close_r+0x1a>
 8009778:	6023      	str	r3, [r4, #0]
 800977a:	bd38      	pop	{r3, r4, r5, pc}
 800977c:	200047fc 	.word	0x200047fc

08009780 <__sflush_r>:
 8009780:	898a      	ldrh	r2, [r1, #12]
 8009782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009786:	4605      	mov	r5, r0
 8009788:	0710      	lsls	r0, r2, #28
 800978a:	460c      	mov	r4, r1
 800978c:	d458      	bmi.n	8009840 <__sflush_r+0xc0>
 800978e:	684b      	ldr	r3, [r1, #4]
 8009790:	2b00      	cmp	r3, #0
 8009792:	dc05      	bgt.n	80097a0 <__sflush_r+0x20>
 8009794:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009796:	2b00      	cmp	r3, #0
 8009798:	dc02      	bgt.n	80097a0 <__sflush_r+0x20>
 800979a:	2000      	movs	r0, #0
 800979c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097a2:	2e00      	cmp	r6, #0
 80097a4:	d0f9      	beq.n	800979a <__sflush_r+0x1a>
 80097a6:	2300      	movs	r3, #0
 80097a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097ac:	682f      	ldr	r7, [r5, #0]
 80097ae:	602b      	str	r3, [r5, #0]
 80097b0:	d032      	beq.n	8009818 <__sflush_r+0x98>
 80097b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	075a      	lsls	r2, r3, #29
 80097b8:	d505      	bpl.n	80097c6 <__sflush_r+0x46>
 80097ba:	6863      	ldr	r3, [r4, #4]
 80097bc:	1ac0      	subs	r0, r0, r3
 80097be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097c0:	b10b      	cbz	r3, 80097c6 <__sflush_r+0x46>
 80097c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097c4:	1ac0      	subs	r0, r0, r3
 80097c6:	2300      	movs	r3, #0
 80097c8:	4602      	mov	r2, r0
 80097ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097cc:	6a21      	ldr	r1, [r4, #32]
 80097ce:	4628      	mov	r0, r5
 80097d0:	47b0      	blx	r6
 80097d2:	1c43      	adds	r3, r0, #1
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	d106      	bne.n	80097e6 <__sflush_r+0x66>
 80097d8:	6829      	ldr	r1, [r5, #0]
 80097da:	291d      	cmp	r1, #29
 80097dc:	d82c      	bhi.n	8009838 <__sflush_r+0xb8>
 80097de:	4a2a      	ldr	r2, [pc, #168]	; (8009888 <__sflush_r+0x108>)
 80097e0:	40ca      	lsrs	r2, r1
 80097e2:	07d6      	lsls	r6, r2, #31
 80097e4:	d528      	bpl.n	8009838 <__sflush_r+0xb8>
 80097e6:	2200      	movs	r2, #0
 80097e8:	6062      	str	r2, [r4, #4]
 80097ea:	04d9      	lsls	r1, r3, #19
 80097ec:	6922      	ldr	r2, [r4, #16]
 80097ee:	6022      	str	r2, [r4, #0]
 80097f0:	d504      	bpl.n	80097fc <__sflush_r+0x7c>
 80097f2:	1c42      	adds	r2, r0, #1
 80097f4:	d101      	bne.n	80097fa <__sflush_r+0x7a>
 80097f6:	682b      	ldr	r3, [r5, #0]
 80097f8:	b903      	cbnz	r3, 80097fc <__sflush_r+0x7c>
 80097fa:	6560      	str	r0, [r4, #84]	; 0x54
 80097fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097fe:	602f      	str	r7, [r5, #0]
 8009800:	2900      	cmp	r1, #0
 8009802:	d0ca      	beq.n	800979a <__sflush_r+0x1a>
 8009804:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009808:	4299      	cmp	r1, r3
 800980a:	d002      	beq.n	8009812 <__sflush_r+0x92>
 800980c:	4628      	mov	r0, r5
 800980e:	f001 f957 	bl	800aac0 <_free_r>
 8009812:	2000      	movs	r0, #0
 8009814:	6360      	str	r0, [r4, #52]	; 0x34
 8009816:	e7c1      	b.n	800979c <__sflush_r+0x1c>
 8009818:	6a21      	ldr	r1, [r4, #32]
 800981a:	2301      	movs	r3, #1
 800981c:	4628      	mov	r0, r5
 800981e:	47b0      	blx	r6
 8009820:	1c41      	adds	r1, r0, #1
 8009822:	d1c7      	bne.n	80097b4 <__sflush_r+0x34>
 8009824:	682b      	ldr	r3, [r5, #0]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d0c4      	beq.n	80097b4 <__sflush_r+0x34>
 800982a:	2b1d      	cmp	r3, #29
 800982c:	d001      	beq.n	8009832 <__sflush_r+0xb2>
 800982e:	2b16      	cmp	r3, #22
 8009830:	d101      	bne.n	8009836 <__sflush_r+0xb6>
 8009832:	602f      	str	r7, [r5, #0]
 8009834:	e7b1      	b.n	800979a <__sflush_r+0x1a>
 8009836:	89a3      	ldrh	r3, [r4, #12]
 8009838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800983c:	81a3      	strh	r3, [r4, #12]
 800983e:	e7ad      	b.n	800979c <__sflush_r+0x1c>
 8009840:	690f      	ldr	r7, [r1, #16]
 8009842:	2f00      	cmp	r7, #0
 8009844:	d0a9      	beq.n	800979a <__sflush_r+0x1a>
 8009846:	0793      	lsls	r3, r2, #30
 8009848:	680e      	ldr	r6, [r1, #0]
 800984a:	bf08      	it	eq
 800984c:	694b      	ldreq	r3, [r1, #20]
 800984e:	600f      	str	r7, [r1, #0]
 8009850:	bf18      	it	ne
 8009852:	2300      	movne	r3, #0
 8009854:	eba6 0807 	sub.w	r8, r6, r7
 8009858:	608b      	str	r3, [r1, #8]
 800985a:	f1b8 0f00 	cmp.w	r8, #0
 800985e:	dd9c      	ble.n	800979a <__sflush_r+0x1a>
 8009860:	6a21      	ldr	r1, [r4, #32]
 8009862:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009864:	4643      	mov	r3, r8
 8009866:	463a      	mov	r2, r7
 8009868:	4628      	mov	r0, r5
 800986a:	47b0      	blx	r6
 800986c:	2800      	cmp	r0, #0
 800986e:	dc06      	bgt.n	800987e <__sflush_r+0xfe>
 8009870:	89a3      	ldrh	r3, [r4, #12]
 8009872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009876:	81a3      	strh	r3, [r4, #12]
 8009878:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800987c:	e78e      	b.n	800979c <__sflush_r+0x1c>
 800987e:	4407      	add	r7, r0
 8009880:	eba8 0800 	sub.w	r8, r8, r0
 8009884:	e7e9      	b.n	800985a <__sflush_r+0xda>
 8009886:	bf00      	nop
 8009888:	20400001 	.word	0x20400001

0800988c <_fflush_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	690b      	ldr	r3, [r1, #16]
 8009890:	4605      	mov	r5, r0
 8009892:	460c      	mov	r4, r1
 8009894:	b913      	cbnz	r3, 800989c <_fflush_r+0x10>
 8009896:	2500      	movs	r5, #0
 8009898:	4628      	mov	r0, r5
 800989a:	bd38      	pop	{r3, r4, r5, pc}
 800989c:	b118      	cbz	r0, 80098a6 <_fflush_r+0x1a>
 800989e:	6983      	ldr	r3, [r0, #24]
 80098a0:	b90b      	cbnz	r3, 80098a6 <_fflush_r+0x1a>
 80098a2:	f7fe fd8d 	bl	80083c0 <__sinit>
 80098a6:	4b14      	ldr	r3, [pc, #80]	; (80098f8 <_fflush_r+0x6c>)
 80098a8:	429c      	cmp	r4, r3
 80098aa:	d11b      	bne.n	80098e4 <_fflush_r+0x58>
 80098ac:	686c      	ldr	r4, [r5, #4]
 80098ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d0ef      	beq.n	8009896 <_fflush_r+0xa>
 80098b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098b8:	07d0      	lsls	r0, r2, #31
 80098ba:	d404      	bmi.n	80098c6 <_fflush_r+0x3a>
 80098bc:	0599      	lsls	r1, r3, #22
 80098be:	d402      	bmi.n	80098c6 <_fflush_r+0x3a>
 80098c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098c2:	f7fe fe40 	bl	8008546 <__retarget_lock_acquire_recursive>
 80098c6:	4628      	mov	r0, r5
 80098c8:	4621      	mov	r1, r4
 80098ca:	f7ff ff59 	bl	8009780 <__sflush_r>
 80098ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098d0:	07da      	lsls	r2, r3, #31
 80098d2:	4605      	mov	r5, r0
 80098d4:	d4e0      	bmi.n	8009898 <_fflush_r+0xc>
 80098d6:	89a3      	ldrh	r3, [r4, #12]
 80098d8:	059b      	lsls	r3, r3, #22
 80098da:	d4dd      	bmi.n	8009898 <_fflush_r+0xc>
 80098dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098de:	f7fe fe33 	bl	8008548 <__retarget_lock_release_recursive>
 80098e2:	e7d9      	b.n	8009898 <_fflush_r+0xc>
 80098e4:	4b05      	ldr	r3, [pc, #20]	; (80098fc <_fflush_r+0x70>)
 80098e6:	429c      	cmp	r4, r3
 80098e8:	d101      	bne.n	80098ee <_fflush_r+0x62>
 80098ea:	68ac      	ldr	r4, [r5, #8]
 80098ec:	e7df      	b.n	80098ae <_fflush_r+0x22>
 80098ee:	4b04      	ldr	r3, [pc, #16]	; (8009900 <_fflush_r+0x74>)
 80098f0:	429c      	cmp	r4, r3
 80098f2:	bf08      	it	eq
 80098f4:	68ec      	ldreq	r4, [r5, #12]
 80098f6:	e7da      	b.n	80098ae <_fflush_r+0x22>
 80098f8:	0800b5e0 	.word	0x0800b5e0
 80098fc:	0800b600 	.word	0x0800b600
 8009900:	0800b5c0 	.word	0x0800b5c0

08009904 <rshift>:
 8009904:	6903      	ldr	r3, [r0, #16]
 8009906:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800990a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800990e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009912:	f100 0414 	add.w	r4, r0, #20
 8009916:	dd45      	ble.n	80099a4 <rshift+0xa0>
 8009918:	f011 011f 	ands.w	r1, r1, #31
 800991c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009920:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009924:	d10c      	bne.n	8009940 <rshift+0x3c>
 8009926:	f100 0710 	add.w	r7, r0, #16
 800992a:	4629      	mov	r1, r5
 800992c:	42b1      	cmp	r1, r6
 800992e:	d334      	bcc.n	800999a <rshift+0x96>
 8009930:	1a9b      	subs	r3, r3, r2
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	1eea      	subs	r2, r5, #3
 8009936:	4296      	cmp	r6, r2
 8009938:	bf38      	it	cc
 800993a:	2300      	movcc	r3, #0
 800993c:	4423      	add	r3, r4
 800993e:	e015      	b.n	800996c <rshift+0x68>
 8009940:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009944:	f1c1 0820 	rsb	r8, r1, #32
 8009948:	40cf      	lsrs	r7, r1
 800994a:	f105 0e04 	add.w	lr, r5, #4
 800994e:	46a1      	mov	r9, r4
 8009950:	4576      	cmp	r6, lr
 8009952:	46f4      	mov	ip, lr
 8009954:	d815      	bhi.n	8009982 <rshift+0x7e>
 8009956:	1a9a      	subs	r2, r3, r2
 8009958:	0092      	lsls	r2, r2, #2
 800995a:	3a04      	subs	r2, #4
 800995c:	3501      	adds	r5, #1
 800995e:	42ae      	cmp	r6, r5
 8009960:	bf38      	it	cc
 8009962:	2200      	movcc	r2, #0
 8009964:	18a3      	adds	r3, r4, r2
 8009966:	50a7      	str	r7, [r4, r2]
 8009968:	b107      	cbz	r7, 800996c <rshift+0x68>
 800996a:	3304      	adds	r3, #4
 800996c:	1b1a      	subs	r2, r3, r4
 800996e:	42a3      	cmp	r3, r4
 8009970:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009974:	bf08      	it	eq
 8009976:	2300      	moveq	r3, #0
 8009978:	6102      	str	r2, [r0, #16]
 800997a:	bf08      	it	eq
 800997c:	6143      	streq	r3, [r0, #20]
 800997e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009982:	f8dc c000 	ldr.w	ip, [ip]
 8009986:	fa0c fc08 	lsl.w	ip, ip, r8
 800998a:	ea4c 0707 	orr.w	r7, ip, r7
 800998e:	f849 7b04 	str.w	r7, [r9], #4
 8009992:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009996:	40cf      	lsrs	r7, r1
 8009998:	e7da      	b.n	8009950 <rshift+0x4c>
 800999a:	f851 cb04 	ldr.w	ip, [r1], #4
 800999e:	f847 cf04 	str.w	ip, [r7, #4]!
 80099a2:	e7c3      	b.n	800992c <rshift+0x28>
 80099a4:	4623      	mov	r3, r4
 80099a6:	e7e1      	b.n	800996c <rshift+0x68>

080099a8 <__hexdig_fun>:
 80099a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80099ac:	2b09      	cmp	r3, #9
 80099ae:	d802      	bhi.n	80099b6 <__hexdig_fun+0xe>
 80099b0:	3820      	subs	r0, #32
 80099b2:	b2c0      	uxtb	r0, r0
 80099b4:	4770      	bx	lr
 80099b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80099ba:	2b05      	cmp	r3, #5
 80099bc:	d801      	bhi.n	80099c2 <__hexdig_fun+0x1a>
 80099be:	3847      	subs	r0, #71	; 0x47
 80099c0:	e7f7      	b.n	80099b2 <__hexdig_fun+0xa>
 80099c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80099c6:	2b05      	cmp	r3, #5
 80099c8:	d801      	bhi.n	80099ce <__hexdig_fun+0x26>
 80099ca:	3827      	subs	r0, #39	; 0x27
 80099cc:	e7f1      	b.n	80099b2 <__hexdig_fun+0xa>
 80099ce:	2000      	movs	r0, #0
 80099d0:	4770      	bx	lr
	...

080099d4 <__gethex>:
 80099d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d8:	ed2d 8b02 	vpush	{d8}
 80099dc:	b089      	sub	sp, #36	; 0x24
 80099de:	ee08 0a10 	vmov	s16, r0
 80099e2:	9304      	str	r3, [sp, #16]
 80099e4:	4bb4      	ldr	r3, [pc, #720]	; (8009cb8 <__gethex+0x2e4>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	9301      	str	r3, [sp, #4]
 80099ea:	4618      	mov	r0, r3
 80099ec:	468b      	mov	fp, r1
 80099ee:	4690      	mov	r8, r2
 80099f0:	f7f6 fbf6 	bl	80001e0 <strlen>
 80099f4:	9b01      	ldr	r3, [sp, #4]
 80099f6:	f8db 2000 	ldr.w	r2, [fp]
 80099fa:	4403      	add	r3, r0
 80099fc:	4682      	mov	sl, r0
 80099fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009a02:	9305      	str	r3, [sp, #20]
 8009a04:	1c93      	adds	r3, r2, #2
 8009a06:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009a0a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009a0e:	32fe      	adds	r2, #254	; 0xfe
 8009a10:	18d1      	adds	r1, r2, r3
 8009a12:	461f      	mov	r7, r3
 8009a14:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a18:	9100      	str	r1, [sp, #0]
 8009a1a:	2830      	cmp	r0, #48	; 0x30
 8009a1c:	d0f8      	beq.n	8009a10 <__gethex+0x3c>
 8009a1e:	f7ff ffc3 	bl	80099a8 <__hexdig_fun>
 8009a22:	4604      	mov	r4, r0
 8009a24:	2800      	cmp	r0, #0
 8009a26:	d13a      	bne.n	8009a9e <__gethex+0xca>
 8009a28:	9901      	ldr	r1, [sp, #4]
 8009a2a:	4652      	mov	r2, sl
 8009a2c:	4638      	mov	r0, r7
 8009a2e:	f7fe ff82 	bl	8008936 <strncmp>
 8009a32:	4605      	mov	r5, r0
 8009a34:	2800      	cmp	r0, #0
 8009a36:	d168      	bne.n	8009b0a <__gethex+0x136>
 8009a38:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009a3c:	eb07 060a 	add.w	r6, r7, sl
 8009a40:	f7ff ffb2 	bl	80099a8 <__hexdig_fun>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	d062      	beq.n	8009b0e <__gethex+0x13a>
 8009a48:	4633      	mov	r3, r6
 8009a4a:	7818      	ldrb	r0, [r3, #0]
 8009a4c:	2830      	cmp	r0, #48	; 0x30
 8009a4e:	461f      	mov	r7, r3
 8009a50:	f103 0301 	add.w	r3, r3, #1
 8009a54:	d0f9      	beq.n	8009a4a <__gethex+0x76>
 8009a56:	f7ff ffa7 	bl	80099a8 <__hexdig_fun>
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	fab0 f480 	clz	r4, r0
 8009a60:	0964      	lsrs	r4, r4, #5
 8009a62:	4635      	mov	r5, r6
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	463a      	mov	r2, r7
 8009a68:	4616      	mov	r6, r2
 8009a6a:	3201      	adds	r2, #1
 8009a6c:	7830      	ldrb	r0, [r6, #0]
 8009a6e:	f7ff ff9b 	bl	80099a8 <__hexdig_fun>
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d1f8      	bne.n	8009a68 <__gethex+0x94>
 8009a76:	9901      	ldr	r1, [sp, #4]
 8009a78:	4652      	mov	r2, sl
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f7fe ff5b 	bl	8008936 <strncmp>
 8009a80:	b980      	cbnz	r0, 8009aa4 <__gethex+0xd0>
 8009a82:	b94d      	cbnz	r5, 8009a98 <__gethex+0xc4>
 8009a84:	eb06 050a 	add.w	r5, r6, sl
 8009a88:	462a      	mov	r2, r5
 8009a8a:	4616      	mov	r6, r2
 8009a8c:	3201      	adds	r2, #1
 8009a8e:	7830      	ldrb	r0, [r6, #0]
 8009a90:	f7ff ff8a 	bl	80099a8 <__hexdig_fun>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d1f8      	bne.n	8009a8a <__gethex+0xb6>
 8009a98:	1bad      	subs	r5, r5, r6
 8009a9a:	00ad      	lsls	r5, r5, #2
 8009a9c:	e004      	b.n	8009aa8 <__gethex+0xd4>
 8009a9e:	2400      	movs	r4, #0
 8009aa0:	4625      	mov	r5, r4
 8009aa2:	e7e0      	b.n	8009a66 <__gethex+0x92>
 8009aa4:	2d00      	cmp	r5, #0
 8009aa6:	d1f7      	bne.n	8009a98 <__gethex+0xc4>
 8009aa8:	7833      	ldrb	r3, [r6, #0]
 8009aaa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009aae:	2b50      	cmp	r3, #80	; 0x50
 8009ab0:	d13b      	bne.n	8009b2a <__gethex+0x156>
 8009ab2:	7873      	ldrb	r3, [r6, #1]
 8009ab4:	2b2b      	cmp	r3, #43	; 0x2b
 8009ab6:	d02c      	beq.n	8009b12 <__gethex+0x13e>
 8009ab8:	2b2d      	cmp	r3, #45	; 0x2d
 8009aba:	d02e      	beq.n	8009b1a <__gethex+0x146>
 8009abc:	1c71      	adds	r1, r6, #1
 8009abe:	f04f 0900 	mov.w	r9, #0
 8009ac2:	7808      	ldrb	r0, [r1, #0]
 8009ac4:	f7ff ff70 	bl	80099a8 <__hexdig_fun>
 8009ac8:	1e43      	subs	r3, r0, #1
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	2b18      	cmp	r3, #24
 8009ace:	d82c      	bhi.n	8009b2a <__gethex+0x156>
 8009ad0:	f1a0 0210 	sub.w	r2, r0, #16
 8009ad4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009ad8:	f7ff ff66 	bl	80099a8 <__hexdig_fun>
 8009adc:	1e43      	subs	r3, r0, #1
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	2b18      	cmp	r3, #24
 8009ae2:	d91d      	bls.n	8009b20 <__gethex+0x14c>
 8009ae4:	f1b9 0f00 	cmp.w	r9, #0
 8009ae8:	d000      	beq.n	8009aec <__gethex+0x118>
 8009aea:	4252      	negs	r2, r2
 8009aec:	4415      	add	r5, r2
 8009aee:	f8cb 1000 	str.w	r1, [fp]
 8009af2:	b1e4      	cbz	r4, 8009b2e <__gethex+0x15a>
 8009af4:	9b00      	ldr	r3, [sp, #0]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	bf14      	ite	ne
 8009afa:	2700      	movne	r7, #0
 8009afc:	2706      	moveq	r7, #6
 8009afe:	4638      	mov	r0, r7
 8009b00:	b009      	add	sp, #36	; 0x24
 8009b02:	ecbd 8b02 	vpop	{d8}
 8009b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b0a:	463e      	mov	r6, r7
 8009b0c:	4625      	mov	r5, r4
 8009b0e:	2401      	movs	r4, #1
 8009b10:	e7ca      	b.n	8009aa8 <__gethex+0xd4>
 8009b12:	f04f 0900 	mov.w	r9, #0
 8009b16:	1cb1      	adds	r1, r6, #2
 8009b18:	e7d3      	b.n	8009ac2 <__gethex+0xee>
 8009b1a:	f04f 0901 	mov.w	r9, #1
 8009b1e:	e7fa      	b.n	8009b16 <__gethex+0x142>
 8009b20:	230a      	movs	r3, #10
 8009b22:	fb03 0202 	mla	r2, r3, r2, r0
 8009b26:	3a10      	subs	r2, #16
 8009b28:	e7d4      	b.n	8009ad4 <__gethex+0x100>
 8009b2a:	4631      	mov	r1, r6
 8009b2c:	e7df      	b.n	8009aee <__gethex+0x11a>
 8009b2e:	1bf3      	subs	r3, r6, r7
 8009b30:	3b01      	subs	r3, #1
 8009b32:	4621      	mov	r1, r4
 8009b34:	2b07      	cmp	r3, #7
 8009b36:	dc0b      	bgt.n	8009b50 <__gethex+0x17c>
 8009b38:	ee18 0a10 	vmov	r0, s16
 8009b3c:	f000 fae8 	bl	800a110 <_Balloc>
 8009b40:	4604      	mov	r4, r0
 8009b42:	b940      	cbnz	r0, 8009b56 <__gethex+0x182>
 8009b44:	4b5d      	ldr	r3, [pc, #372]	; (8009cbc <__gethex+0x2e8>)
 8009b46:	4602      	mov	r2, r0
 8009b48:	21de      	movs	r1, #222	; 0xde
 8009b4a:	485d      	ldr	r0, [pc, #372]	; (8009cc0 <__gethex+0x2ec>)
 8009b4c:	f001 fb1a 	bl	800b184 <__assert_func>
 8009b50:	3101      	adds	r1, #1
 8009b52:	105b      	asrs	r3, r3, #1
 8009b54:	e7ee      	b.n	8009b34 <__gethex+0x160>
 8009b56:	f100 0914 	add.w	r9, r0, #20
 8009b5a:	f04f 0b00 	mov.w	fp, #0
 8009b5e:	f1ca 0301 	rsb	r3, sl, #1
 8009b62:	f8cd 9008 	str.w	r9, [sp, #8]
 8009b66:	f8cd b000 	str.w	fp, [sp]
 8009b6a:	9306      	str	r3, [sp, #24]
 8009b6c:	42b7      	cmp	r7, r6
 8009b6e:	d340      	bcc.n	8009bf2 <__gethex+0x21e>
 8009b70:	9802      	ldr	r0, [sp, #8]
 8009b72:	9b00      	ldr	r3, [sp, #0]
 8009b74:	f840 3b04 	str.w	r3, [r0], #4
 8009b78:	eba0 0009 	sub.w	r0, r0, r9
 8009b7c:	1080      	asrs	r0, r0, #2
 8009b7e:	0146      	lsls	r6, r0, #5
 8009b80:	6120      	str	r0, [r4, #16]
 8009b82:	4618      	mov	r0, r3
 8009b84:	f000 fbb6 	bl	800a2f4 <__hi0bits>
 8009b88:	1a30      	subs	r0, r6, r0
 8009b8a:	f8d8 6000 	ldr.w	r6, [r8]
 8009b8e:	42b0      	cmp	r0, r6
 8009b90:	dd63      	ble.n	8009c5a <__gethex+0x286>
 8009b92:	1b87      	subs	r7, r0, r6
 8009b94:	4639      	mov	r1, r7
 8009b96:	4620      	mov	r0, r4
 8009b98:	f000 ff5a 	bl	800aa50 <__any_on>
 8009b9c:	4682      	mov	sl, r0
 8009b9e:	b1a8      	cbz	r0, 8009bcc <__gethex+0x1f8>
 8009ba0:	1e7b      	subs	r3, r7, #1
 8009ba2:	1159      	asrs	r1, r3, #5
 8009ba4:	f003 021f 	and.w	r2, r3, #31
 8009ba8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009bac:	f04f 0a01 	mov.w	sl, #1
 8009bb0:	fa0a f202 	lsl.w	r2, sl, r2
 8009bb4:	420a      	tst	r2, r1
 8009bb6:	d009      	beq.n	8009bcc <__gethex+0x1f8>
 8009bb8:	4553      	cmp	r3, sl
 8009bba:	dd05      	ble.n	8009bc8 <__gethex+0x1f4>
 8009bbc:	1eb9      	subs	r1, r7, #2
 8009bbe:	4620      	mov	r0, r4
 8009bc0:	f000 ff46 	bl	800aa50 <__any_on>
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	d145      	bne.n	8009c54 <__gethex+0x280>
 8009bc8:	f04f 0a02 	mov.w	sl, #2
 8009bcc:	4639      	mov	r1, r7
 8009bce:	4620      	mov	r0, r4
 8009bd0:	f7ff fe98 	bl	8009904 <rshift>
 8009bd4:	443d      	add	r5, r7
 8009bd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bda:	42ab      	cmp	r3, r5
 8009bdc:	da4c      	bge.n	8009c78 <__gethex+0x2a4>
 8009bde:	ee18 0a10 	vmov	r0, s16
 8009be2:	4621      	mov	r1, r4
 8009be4:	f000 fad4 	bl	800a190 <_Bfree>
 8009be8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009bea:	2300      	movs	r3, #0
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	27a3      	movs	r7, #163	; 0xa3
 8009bf0:	e785      	b.n	8009afe <__gethex+0x12a>
 8009bf2:	1e73      	subs	r3, r6, #1
 8009bf4:	9a05      	ldr	r2, [sp, #20]
 8009bf6:	9303      	str	r3, [sp, #12]
 8009bf8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d019      	beq.n	8009c34 <__gethex+0x260>
 8009c00:	f1bb 0f20 	cmp.w	fp, #32
 8009c04:	d107      	bne.n	8009c16 <__gethex+0x242>
 8009c06:	9b02      	ldr	r3, [sp, #8]
 8009c08:	9a00      	ldr	r2, [sp, #0]
 8009c0a:	f843 2b04 	str.w	r2, [r3], #4
 8009c0e:	9302      	str	r3, [sp, #8]
 8009c10:	2300      	movs	r3, #0
 8009c12:	9300      	str	r3, [sp, #0]
 8009c14:	469b      	mov	fp, r3
 8009c16:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009c1a:	f7ff fec5 	bl	80099a8 <__hexdig_fun>
 8009c1e:	9b00      	ldr	r3, [sp, #0]
 8009c20:	f000 000f 	and.w	r0, r0, #15
 8009c24:	fa00 f00b 	lsl.w	r0, r0, fp
 8009c28:	4303      	orrs	r3, r0
 8009c2a:	9300      	str	r3, [sp, #0]
 8009c2c:	f10b 0b04 	add.w	fp, fp, #4
 8009c30:	9b03      	ldr	r3, [sp, #12]
 8009c32:	e00d      	b.n	8009c50 <__gethex+0x27c>
 8009c34:	9b03      	ldr	r3, [sp, #12]
 8009c36:	9a06      	ldr	r2, [sp, #24]
 8009c38:	4413      	add	r3, r2
 8009c3a:	42bb      	cmp	r3, r7
 8009c3c:	d3e0      	bcc.n	8009c00 <__gethex+0x22c>
 8009c3e:	4618      	mov	r0, r3
 8009c40:	9901      	ldr	r1, [sp, #4]
 8009c42:	9307      	str	r3, [sp, #28]
 8009c44:	4652      	mov	r2, sl
 8009c46:	f7fe fe76 	bl	8008936 <strncmp>
 8009c4a:	9b07      	ldr	r3, [sp, #28]
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d1d7      	bne.n	8009c00 <__gethex+0x22c>
 8009c50:	461e      	mov	r6, r3
 8009c52:	e78b      	b.n	8009b6c <__gethex+0x198>
 8009c54:	f04f 0a03 	mov.w	sl, #3
 8009c58:	e7b8      	b.n	8009bcc <__gethex+0x1f8>
 8009c5a:	da0a      	bge.n	8009c72 <__gethex+0x29e>
 8009c5c:	1a37      	subs	r7, r6, r0
 8009c5e:	4621      	mov	r1, r4
 8009c60:	ee18 0a10 	vmov	r0, s16
 8009c64:	463a      	mov	r2, r7
 8009c66:	f000 fcaf 	bl	800a5c8 <__lshift>
 8009c6a:	1bed      	subs	r5, r5, r7
 8009c6c:	4604      	mov	r4, r0
 8009c6e:	f100 0914 	add.w	r9, r0, #20
 8009c72:	f04f 0a00 	mov.w	sl, #0
 8009c76:	e7ae      	b.n	8009bd6 <__gethex+0x202>
 8009c78:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009c7c:	42a8      	cmp	r0, r5
 8009c7e:	dd72      	ble.n	8009d66 <__gethex+0x392>
 8009c80:	1b45      	subs	r5, r0, r5
 8009c82:	42ae      	cmp	r6, r5
 8009c84:	dc36      	bgt.n	8009cf4 <__gethex+0x320>
 8009c86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c8a:	2b02      	cmp	r3, #2
 8009c8c:	d02a      	beq.n	8009ce4 <__gethex+0x310>
 8009c8e:	2b03      	cmp	r3, #3
 8009c90:	d02c      	beq.n	8009cec <__gethex+0x318>
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d11c      	bne.n	8009cd0 <__gethex+0x2fc>
 8009c96:	42ae      	cmp	r6, r5
 8009c98:	d11a      	bne.n	8009cd0 <__gethex+0x2fc>
 8009c9a:	2e01      	cmp	r6, #1
 8009c9c:	d112      	bne.n	8009cc4 <__gethex+0x2f0>
 8009c9e:	9a04      	ldr	r2, [sp, #16]
 8009ca0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009ca4:	6013      	str	r3, [r2, #0]
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	6123      	str	r3, [r4, #16]
 8009caa:	f8c9 3000 	str.w	r3, [r9]
 8009cae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009cb0:	2762      	movs	r7, #98	; 0x62
 8009cb2:	601c      	str	r4, [r3, #0]
 8009cb4:	e723      	b.n	8009afe <__gethex+0x12a>
 8009cb6:	bf00      	nop
 8009cb8:	0800b6f8 	.word	0x0800b6f8
 8009cbc:	0800b680 	.word	0x0800b680
 8009cc0:	0800b691 	.word	0x0800b691
 8009cc4:	1e71      	subs	r1, r6, #1
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	f000 fec2 	bl	800aa50 <__any_on>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d1e6      	bne.n	8009c9e <__gethex+0x2ca>
 8009cd0:	ee18 0a10 	vmov	r0, s16
 8009cd4:	4621      	mov	r1, r4
 8009cd6:	f000 fa5b 	bl	800a190 <_Bfree>
 8009cda:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009cdc:	2300      	movs	r3, #0
 8009cde:	6013      	str	r3, [r2, #0]
 8009ce0:	2750      	movs	r7, #80	; 0x50
 8009ce2:	e70c      	b.n	8009afe <__gethex+0x12a>
 8009ce4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d1f2      	bne.n	8009cd0 <__gethex+0x2fc>
 8009cea:	e7d8      	b.n	8009c9e <__gethex+0x2ca>
 8009cec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1d5      	bne.n	8009c9e <__gethex+0x2ca>
 8009cf2:	e7ed      	b.n	8009cd0 <__gethex+0x2fc>
 8009cf4:	1e6f      	subs	r7, r5, #1
 8009cf6:	f1ba 0f00 	cmp.w	sl, #0
 8009cfa:	d131      	bne.n	8009d60 <__gethex+0x38c>
 8009cfc:	b127      	cbz	r7, 8009d08 <__gethex+0x334>
 8009cfe:	4639      	mov	r1, r7
 8009d00:	4620      	mov	r0, r4
 8009d02:	f000 fea5 	bl	800aa50 <__any_on>
 8009d06:	4682      	mov	sl, r0
 8009d08:	117b      	asrs	r3, r7, #5
 8009d0a:	2101      	movs	r1, #1
 8009d0c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009d10:	f007 071f 	and.w	r7, r7, #31
 8009d14:	fa01 f707 	lsl.w	r7, r1, r7
 8009d18:	421f      	tst	r7, r3
 8009d1a:	4629      	mov	r1, r5
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	bf18      	it	ne
 8009d20:	f04a 0a02 	orrne.w	sl, sl, #2
 8009d24:	1b76      	subs	r6, r6, r5
 8009d26:	f7ff fded 	bl	8009904 <rshift>
 8009d2a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009d2e:	2702      	movs	r7, #2
 8009d30:	f1ba 0f00 	cmp.w	sl, #0
 8009d34:	d048      	beq.n	8009dc8 <__gethex+0x3f4>
 8009d36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d3a:	2b02      	cmp	r3, #2
 8009d3c:	d015      	beq.n	8009d6a <__gethex+0x396>
 8009d3e:	2b03      	cmp	r3, #3
 8009d40:	d017      	beq.n	8009d72 <__gethex+0x39e>
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d109      	bne.n	8009d5a <__gethex+0x386>
 8009d46:	f01a 0f02 	tst.w	sl, #2
 8009d4a:	d006      	beq.n	8009d5a <__gethex+0x386>
 8009d4c:	f8d9 0000 	ldr.w	r0, [r9]
 8009d50:	ea4a 0a00 	orr.w	sl, sl, r0
 8009d54:	f01a 0f01 	tst.w	sl, #1
 8009d58:	d10e      	bne.n	8009d78 <__gethex+0x3a4>
 8009d5a:	f047 0710 	orr.w	r7, r7, #16
 8009d5e:	e033      	b.n	8009dc8 <__gethex+0x3f4>
 8009d60:	f04f 0a01 	mov.w	sl, #1
 8009d64:	e7d0      	b.n	8009d08 <__gethex+0x334>
 8009d66:	2701      	movs	r7, #1
 8009d68:	e7e2      	b.n	8009d30 <__gethex+0x35c>
 8009d6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d6c:	f1c3 0301 	rsb	r3, r3, #1
 8009d70:	9315      	str	r3, [sp, #84]	; 0x54
 8009d72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d0f0      	beq.n	8009d5a <__gethex+0x386>
 8009d78:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009d7c:	f104 0314 	add.w	r3, r4, #20
 8009d80:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009d84:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009d88:	f04f 0c00 	mov.w	ip, #0
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d92:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009d96:	d01c      	beq.n	8009dd2 <__gethex+0x3fe>
 8009d98:	3201      	adds	r2, #1
 8009d9a:	6002      	str	r2, [r0, #0]
 8009d9c:	2f02      	cmp	r7, #2
 8009d9e:	f104 0314 	add.w	r3, r4, #20
 8009da2:	d13f      	bne.n	8009e24 <__gethex+0x450>
 8009da4:	f8d8 2000 	ldr.w	r2, [r8]
 8009da8:	3a01      	subs	r2, #1
 8009daa:	42b2      	cmp	r2, r6
 8009dac:	d10a      	bne.n	8009dc4 <__gethex+0x3f0>
 8009dae:	1171      	asrs	r1, r6, #5
 8009db0:	2201      	movs	r2, #1
 8009db2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009db6:	f006 061f 	and.w	r6, r6, #31
 8009dba:	fa02 f606 	lsl.w	r6, r2, r6
 8009dbe:	421e      	tst	r6, r3
 8009dc0:	bf18      	it	ne
 8009dc2:	4617      	movne	r7, r2
 8009dc4:	f047 0720 	orr.w	r7, r7, #32
 8009dc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009dca:	601c      	str	r4, [r3, #0]
 8009dcc:	9b04      	ldr	r3, [sp, #16]
 8009dce:	601d      	str	r5, [r3, #0]
 8009dd0:	e695      	b.n	8009afe <__gethex+0x12a>
 8009dd2:	4299      	cmp	r1, r3
 8009dd4:	f843 cc04 	str.w	ip, [r3, #-4]
 8009dd8:	d8d8      	bhi.n	8009d8c <__gethex+0x3b8>
 8009dda:	68a3      	ldr	r3, [r4, #8]
 8009ddc:	459b      	cmp	fp, r3
 8009dde:	db19      	blt.n	8009e14 <__gethex+0x440>
 8009de0:	6861      	ldr	r1, [r4, #4]
 8009de2:	ee18 0a10 	vmov	r0, s16
 8009de6:	3101      	adds	r1, #1
 8009de8:	f000 f992 	bl	800a110 <_Balloc>
 8009dec:	4681      	mov	r9, r0
 8009dee:	b918      	cbnz	r0, 8009df8 <__gethex+0x424>
 8009df0:	4b1a      	ldr	r3, [pc, #104]	; (8009e5c <__gethex+0x488>)
 8009df2:	4602      	mov	r2, r0
 8009df4:	2184      	movs	r1, #132	; 0x84
 8009df6:	e6a8      	b.n	8009b4a <__gethex+0x176>
 8009df8:	6922      	ldr	r2, [r4, #16]
 8009dfa:	3202      	adds	r2, #2
 8009dfc:	f104 010c 	add.w	r1, r4, #12
 8009e00:	0092      	lsls	r2, r2, #2
 8009e02:	300c      	adds	r0, #12
 8009e04:	f7fe fba1 	bl	800854a <memcpy>
 8009e08:	4621      	mov	r1, r4
 8009e0a:	ee18 0a10 	vmov	r0, s16
 8009e0e:	f000 f9bf 	bl	800a190 <_Bfree>
 8009e12:	464c      	mov	r4, r9
 8009e14:	6923      	ldr	r3, [r4, #16]
 8009e16:	1c5a      	adds	r2, r3, #1
 8009e18:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e1c:	6122      	str	r2, [r4, #16]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	615a      	str	r2, [r3, #20]
 8009e22:	e7bb      	b.n	8009d9c <__gethex+0x3c8>
 8009e24:	6922      	ldr	r2, [r4, #16]
 8009e26:	455a      	cmp	r2, fp
 8009e28:	dd0b      	ble.n	8009e42 <__gethex+0x46e>
 8009e2a:	2101      	movs	r1, #1
 8009e2c:	4620      	mov	r0, r4
 8009e2e:	f7ff fd69 	bl	8009904 <rshift>
 8009e32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e36:	3501      	adds	r5, #1
 8009e38:	42ab      	cmp	r3, r5
 8009e3a:	f6ff aed0 	blt.w	8009bde <__gethex+0x20a>
 8009e3e:	2701      	movs	r7, #1
 8009e40:	e7c0      	b.n	8009dc4 <__gethex+0x3f0>
 8009e42:	f016 061f 	ands.w	r6, r6, #31
 8009e46:	d0fa      	beq.n	8009e3e <__gethex+0x46a>
 8009e48:	4453      	add	r3, sl
 8009e4a:	f1c6 0620 	rsb	r6, r6, #32
 8009e4e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e52:	f000 fa4f 	bl	800a2f4 <__hi0bits>
 8009e56:	42b0      	cmp	r0, r6
 8009e58:	dbe7      	blt.n	8009e2a <__gethex+0x456>
 8009e5a:	e7f0      	b.n	8009e3e <__gethex+0x46a>
 8009e5c:	0800b680 	.word	0x0800b680

08009e60 <L_shift>:
 8009e60:	f1c2 0208 	rsb	r2, r2, #8
 8009e64:	0092      	lsls	r2, r2, #2
 8009e66:	b570      	push	{r4, r5, r6, lr}
 8009e68:	f1c2 0620 	rsb	r6, r2, #32
 8009e6c:	6843      	ldr	r3, [r0, #4]
 8009e6e:	6804      	ldr	r4, [r0, #0]
 8009e70:	fa03 f506 	lsl.w	r5, r3, r6
 8009e74:	432c      	orrs	r4, r5
 8009e76:	40d3      	lsrs	r3, r2
 8009e78:	6004      	str	r4, [r0, #0]
 8009e7a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e7e:	4288      	cmp	r0, r1
 8009e80:	d3f4      	bcc.n	8009e6c <L_shift+0xc>
 8009e82:	bd70      	pop	{r4, r5, r6, pc}

08009e84 <__match>:
 8009e84:	b530      	push	{r4, r5, lr}
 8009e86:	6803      	ldr	r3, [r0, #0]
 8009e88:	3301      	adds	r3, #1
 8009e8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e8e:	b914      	cbnz	r4, 8009e96 <__match+0x12>
 8009e90:	6003      	str	r3, [r0, #0]
 8009e92:	2001      	movs	r0, #1
 8009e94:	bd30      	pop	{r4, r5, pc}
 8009e96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e9a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009e9e:	2d19      	cmp	r5, #25
 8009ea0:	bf98      	it	ls
 8009ea2:	3220      	addls	r2, #32
 8009ea4:	42a2      	cmp	r2, r4
 8009ea6:	d0f0      	beq.n	8009e8a <__match+0x6>
 8009ea8:	2000      	movs	r0, #0
 8009eaa:	e7f3      	b.n	8009e94 <__match+0x10>

08009eac <__hexnan>:
 8009eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb0:	680b      	ldr	r3, [r1, #0]
 8009eb2:	115e      	asrs	r6, r3, #5
 8009eb4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009eb8:	f013 031f 	ands.w	r3, r3, #31
 8009ebc:	b087      	sub	sp, #28
 8009ebe:	bf18      	it	ne
 8009ec0:	3604      	addne	r6, #4
 8009ec2:	2500      	movs	r5, #0
 8009ec4:	1f37      	subs	r7, r6, #4
 8009ec6:	4690      	mov	r8, r2
 8009ec8:	6802      	ldr	r2, [r0, #0]
 8009eca:	9301      	str	r3, [sp, #4]
 8009ecc:	4682      	mov	sl, r0
 8009ece:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ed2:	46b9      	mov	r9, r7
 8009ed4:	463c      	mov	r4, r7
 8009ed6:	9502      	str	r5, [sp, #8]
 8009ed8:	46ab      	mov	fp, r5
 8009eda:	7851      	ldrb	r1, [r2, #1]
 8009edc:	1c53      	adds	r3, r2, #1
 8009ede:	9303      	str	r3, [sp, #12]
 8009ee0:	b341      	cbz	r1, 8009f34 <__hexnan+0x88>
 8009ee2:	4608      	mov	r0, r1
 8009ee4:	9205      	str	r2, [sp, #20]
 8009ee6:	9104      	str	r1, [sp, #16]
 8009ee8:	f7ff fd5e 	bl	80099a8 <__hexdig_fun>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d14f      	bne.n	8009f90 <__hexnan+0xe4>
 8009ef0:	9904      	ldr	r1, [sp, #16]
 8009ef2:	9a05      	ldr	r2, [sp, #20]
 8009ef4:	2920      	cmp	r1, #32
 8009ef6:	d818      	bhi.n	8009f2a <__hexnan+0x7e>
 8009ef8:	9b02      	ldr	r3, [sp, #8]
 8009efa:	459b      	cmp	fp, r3
 8009efc:	dd13      	ble.n	8009f26 <__hexnan+0x7a>
 8009efe:	454c      	cmp	r4, r9
 8009f00:	d206      	bcs.n	8009f10 <__hexnan+0x64>
 8009f02:	2d07      	cmp	r5, #7
 8009f04:	dc04      	bgt.n	8009f10 <__hexnan+0x64>
 8009f06:	462a      	mov	r2, r5
 8009f08:	4649      	mov	r1, r9
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	f7ff ffa8 	bl	8009e60 <L_shift>
 8009f10:	4544      	cmp	r4, r8
 8009f12:	d950      	bls.n	8009fb6 <__hexnan+0x10a>
 8009f14:	2300      	movs	r3, #0
 8009f16:	f1a4 0904 	sub.w	r9, r4, #4
 8009f1a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f1e:	f8cd b008 	str.w	fp, [sp, #8]
 8009f22:	464c      	mov	r4, r9
 8009f24:	461d      	mov	r5, r3
 8009f26:	9a03      	ldr	r2, [sp, #12]
 8009f28:	e7d7      	b.n	8009eda <__hexnan+0x2e>
 8009f2a:	2929      	cmp	r1, #41	; 0x29
 8009f2c:	d156      	bne.n	8009fdc <__hexnan+0x130>
 8009f2e:	3202      	adds	r2, #2
 8009f30:	f8ca 2000 	str.w	r2, [sl]
 8009f34:	f1bb 0f00 	cmp.w	fp, #0
 8009f38:	d050      	beq.n	8009fdc <__hexnan+0x130>
 8009f3a:	454c      	cmp	r4, r9
 8009f3c:	d206      	bcs.n	8009f4c <__hexnan+0xa0>
 8009f3e:	2d07      	cmp	r5, #7
 8009f40:	dc04      	bgt.n	8009f4c <__hexnan+0xa0>
 8009f42:	462a      	mov	r2, r5
 8009f44:	4649      	mov	r1, r9
 8009f46:	4620      	mov	r0, r4
 8009f48:	f7ff ff8a 	bl	8009e60 <L_shift>
 8009f4c:	4544      	cmp	r4, r8
 8009f4e:	d934      	bls.n	8009fba <__hexnan+0x10e>
 8009f50:	f1a8 0204 	sub.w	r2, r8, #4
 8009f54:	4623      	mov	r3, r4
 8009f56:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f5a:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f5e:	429f      	cmp	r7, r3
 8009f60:	d2f9      	bcs.n	8009f56 <__hexnan+0xaa>
 8009f62:	1b3b      	subs	r3, r7, r4
 8009f64:	f023 0303 	bic.w	r3, r3, #3
 8009f68:	3304      	adds	r3, #4
 8009f6a:	3401      	adds	r4, #1
 8009f6c:	3e03      	subs	r6, #3
 8009f6e:	42b4      	cmp	r4, r6
 8009f70:	bf88      	it	hi
 8009f72:	2304      	movhi	r3, #4
 8009f74:	4443      	add	r3, r8
 8009f76:	2200      	movs	r2, #0
 8009f78:	f843 2b04 	str.w	r2, [r3], #4
 8009f7c:	429f      	cmp	r7, r3
 8009f7e:	d2fb      	bcs.n	8009f78 <__hexnan+0xcc>
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	b91b      	cbnz	r3, 8009f8c <__hexnan+0xe0>
 8009f84:	4547      	cmp	r7, r8
 8009f86:	d127      	bne.n	8009fd8 <__hexnan+0x12c>
 8009f88:	2301      	movs	r3, #1
 8009f8a:	603b      	str	r3, [r7, #0]
 8009f8c:	2005      	movs	r0, #5
 8009f8e:	e026      	b.n	8009fde <__hexnan+0x132>
 8009f90:	3501      	adds	r5, #1
 8009f92:	2d08      	cmp	r5, #8
 8009f94:	f10b 0b01 	add.w	fp, fp, #1
 8009f98:	dd06      	ble.n	8009fa8 <__hexnan+0xfc>
 8009f9a:	4544      	cmp	r4, r8
 8009f9c:	d9c3      	bls.n	8009f26 <__hexnan+0x7a>
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fa4:	2501      	movs	r5, #1
 8009fa6:	3c04      	subs	r4, #4
 8009fa8:	6822      	ldr	r2, [r4, #0]
 8009faa:	f000 000f 	and.w	r0, r0, #15
 8009fae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009fb2:	6022      	str	r2, [r4, #0]
 8009fb4:	e7b7      	b.n	8009f26 <__hexnan+0x7a>
 8009fb6:	2508      	movs	r5, #8
 8009fb8:	e7b5      	b.n	8009f26 <__hexnan+0x7a>
 8009fba:	9b01      	ldr	r3, [sp, #4]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d0df      	beq.n	8009f80 <__hexnan+0xd4>
 8009fc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009fc4:	f1c3 0320 	rsb	r3, r3, #32
 8009fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8009fcc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009fd0:	401a      	ands	r2, r3
 8009fd2:	f846 2c04 	str.w	r2, [r6, #-4]
 8009fd6:	e7d3      	b.n	8009f80 <__hexnan+0xd4>
 8009fd8:	3f04      	subs	r7, #4
 8009fda:	e7d1      	b.n	8009f80 <__hexnan+0xd4>
 8009fdc:	2004      	movs	r0, #4
 8009fde:	b007      	add	sp, #28
 8009fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fe4 <_lseek_r>:
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	4d07      	ldr	r5, [pc, #28]	; (800a004 <_lseek_r+0x20>)
 8009fe8:	4604      	mov	r4, r0
 8009fea:	4608      	mov	r0, r1
 8009fec:	4611      	mov	r1, r2
 8009fee:	2200      	movs	r2, #0
 8009ff0:	602a      	str	r2, [r5, #0]
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	f7f8 f834 	bl	8002060 <_lseek>
 8009ff8:	1c43      	adds	r3, r0, #1
 8009ffa:	d102      	bne.n	800a002 <_lseek_r+0x1e>
 8009ffc:	682b      	ldr	r3, [r5, #0]
 8009ffe:	b103      	cbz	r3, 800a002 <_lseek_r+0x1e>
 800a000:	6023      	str	r3, [r4, #0]
 800a002:	bd38      	pop	{r3, r4, r5, pc}
 800a004:	200047fc 	.word	0x200047fc

0800a008 <__swhatbuf_r>:
 800a008:	b570      	push	{r4, r5, r6, lr}
 800a00a:	460e      	mov	r6, r1
 800a00c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a010:	2900      	cmp	r1, #0
 800a012:	b096      	sub	sp, #88	; 0x58
 800a014:	4614      	mov	r4, r2
 800a016:	461d      	mov	r5, r3
 800a018:	da08      	bge.n	800a02c <__swhatbuf_r+0x24>
 800a01a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a01e:	2200      	movs	r2, #0
 800a020:	602a      	str	r2, [r5, #0]
 800a022:	061a      	lsls	r2, r3, #24
 800a024:	d410      	bmi.n	800a048 <__swhatbuf_r+0x40>
 800a026:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a02a:	e00e      	b.n	800a04a <__swhatbuf_r+0x42>
 800a02c:	466a      	mov	r2, sp
 800a02e:	f001 f8d9 	bl	800b1e4 <_fstat_r>
 800a032:	2800      	cmp	r0, #0
 800a034:	dbf1      	blt.n	800a01a <__swhatbuf_r+0x12>
 800a036:	9a01      	ldr	r2, [sp, #4]
 800a038:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a03c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a040:	425a      	negs	r2, r3
 800a042:	415a      	adcs	r2, r3
 800a044:	602a      	str	r2, [r5, #0]
 800a046:	e7ee      	b.n	800a026 <__swhatbuf_r+0x1e>
 800a048:	2340      	movs	r3, #64	; 0x40
 800a04a:	2000      	movs	r0, #0
 800a04c:	6023      	str	r3, [r4, #0]
 800a04e:	b016      	add	sp, #88	; 0x58
 800a050:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a054 <__smakebuf_r>:
 800a054:	898b      	ldrh	r3, [r1, #12]
 800a056:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a058:	079d      	lsls	r5, r3, #30
 800a05a:	4606      	mov	r6, r0
 800a05c:	460c      	mov	r4, r1
 800a05e:	d507      	bpl.n	800a070 <__smakebuf_r+0x1c>
 800a060:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a064:	6023      	str	r3, [r4, #0]
 800a066:	6123      	str	r3, [r4, #16]
 800a068:	2301      	movs	r3, #1
 800a06a:	6163      	str	r3, [r4, #20]
 800a06c:	b002      	add	sp, #8
 800a06e:	bd70      	pop	{r4, r5, r6, pc}
 800a070:	ab01      	add	r3, sp, #4
 800a072:	466a      	mov	r2, sp
 800a074:	f7ff ffc8 	bl	800a008 <__swhatbuf_r>
 800a078:	9900      	ldr	r1, [sp, #0]
 800a07a:	4605      	mov	r5, r0
 800a07c:	4630      	mov	r0, r6
 800a07e:	f7fe fa9b 	bl	80085b8 <_malloc_r>
 800a082:	b948      	cbnz	r0, 800a098 <__smakebuf_r+0x44>
 800a084:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a088:	059a      	lsls	r2, r3, #22
 800a08a:	d4ef      	bmi.n	800a06c <__smakebuf_r+0x18>
 800a08c:	f023 0303 	bic.w	r3, r3, #3
 800a090:	f043 0302 	orr.w	r3, r3, #2
 800a094:	81a3      	strh	r3, [r4, #12]
 800a096:	e7e3      	b.n	800a060 <__smakebuf_r+0xc>
 800a098:	4b0d      	ldr	r3, [pc, #52]	; (800a0d0 <__smakebuf_r+0x7c>)
 800a09a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a09c:	89a3      	ldrh	r3, [r4, #12]
 800a09e:	6020      	str	r0, [r4, #0]
 800a0a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0a4:	81a3      	strh	r3, [r4, #12]
 800a0a6:	9b00      	ldr	r3, [sp, #0]
 800a0a8:	6163      	str	r3, [r4, #20]
 800a0aa:	9b01      	ldr	r3, [sp, #4]
 800a0ac:	6120      	str	r0, [r4, #16]
 800a0ae:	b15b      	cbz	r3, 800a0c8 <__smakebuf_r+0x74>
 800a0b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0b4:	4630      	mov	r0, r6
 800a0b6:	f001 f8a7 	bl	800b208 <_isatty_r>
 800a0ba:	b128      	cbz	r0, 800a0c8 <__smakebuf_r+0x74>
 800a0bc:	89a3      	ldrh	r3, [r4, #12]
 800a0be:	f023 0303 	bic.w	r3, r3, #3
 800a0c2:	f043 0301 	orr.w	r3, r3, #1
 800a0c6:	81a3      	strh	r3, [r4, #12]
 800a0c8:	89a0      	ldrh	r0, [r4, #12]
 800a0ca:	4305      	orrs	r5, r0
 800a0cc:	81a5      	strh	r5, [r4, #12]
 800a0ce:	e7cd      	b.n	800a06c <__smakebuf_r+0x18>
 800a0d0:	08008359 	.word	0x08008359

0800a0d4 <__ascii_mbtowc>:
 800a0d4:	b082      	sub	sp, #8
 800a0d6:	b901      	cbnz	r1, 800a0da <__ascii_mbtowc+0x6>
 800a0d8:	a901      	add	r1, sp, #4
 800a0da:	b142      	cbz	r2, 800a0ee <__ascii_mbtowc+0x1a>
 800a0dc:	b14b      	cbz	r3, 800a0f2 <__ascii_mbtowc+0x1e>
 800a0de:	7813      	ldrb	r3, [r2, #0]
 800a0e0:	600b      	str	r3, [r1, #0]
 800a0e2:	7812      	ldrb	r2, [r2, #0]
 800a0e4:	1e10      	subs	r0, r2, #0
 800a0e6:	bf18      	it	ne
 800a0e8:	2001      	movne	r0, #1
 800a0ea:	b002      	add	sp, #8
 800a0ec:	4770      	bx	lr
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	e7fb      	b.n	800a0ea <__ascii_mbtowc+0x16>
 800a0f2:	f06f 0001 	mvn.w	r0, #1
 800a0f6:	e7f8      	b.n	800a0ea <__ascii_mbtowc+0x16>

0800a0f8 <__malloc_lock>:
 800a0f8:	4801      	ldr	r0, [pc, #4]	; (800a100 <__malloc_lock+0x8>)
 800a0fa:	f7fe ba24 	b.w	8008546 <__retarget_lock_acquire_recursive>
 800a0fe:	bf00      	nop
 800a100:	200047f0 	.word	0x200047f0

0800a104 <__malloc_unlock>:
 800a104:	4801      	ldr	r0, [pc, #4]	; (800a10c <__malloc_unlock+0x8>)
 800a106:	f7fe ba1f 	b.w	8008548 <__retarget_lock_release_recursive>
 800a10a:	bf00      	nop
 800a10c:	200047f0 	.word	0x200047f0

0800a110 <_Balloc>:
 800a110:	b570      	push	{r4, r5, r6, lr}
 800a112:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a114:	4604      	mov	r4, r0
 800a116:	460d      	mov	r5, r1
 800a118:	b976      	cbnz	r6, 800a138 <_Balloc+0x28>
 800a11a:	2010      	movs	r0, #16
 800a11c:	f001 f884 	bl	800b228 <malloc>
 800a120:	4602      	mov	r2, r0
 800a122:	6260      	str	r0, [r4, #36]	; 0x24
 800a124:	b920      	cbnz	r0, 800a130 <_Balloc+0x20>
 800a126:	4b18      	ldr	r3, [pc, #96]	; (800a188 <_Balloc+0x78>)
 800a128:	4818      	ldr	r0, [pc, #96]	; (800a18c <_Balloc+0x7c>)
 800a12a:	2166      	movs	r1, #102	; 0x66
 800a12c:	f001 f82a 	bl	800b184 <__assert_func>
 800a130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a134:	6006      	str	r6, [r0, #0]
 800a136:	60c6      	str	r6, [r0, #12]
 800a138:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a13a:	68f3      	ldr	r3, [r6, #12]
 800a13c:	b183      	cbz	r3, 800a160 <_Balloc+0x50>
 800a13e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a146:	b9b8      	cbnz	r0, 800a178 <_Balloc+0x68>
 800a148:	2101      	movs	r1, #1
 800a14a:	fa01 f605 	lsl.w	r6, r1, r5
 800a14e:	1d72      	adds	r2, r6, #5
 800a150:	0092      	lsls	r2, r2, #2
 800a152:	4620      	mov	r0, r4
 800a154:	f000 fc9d 	bl	800aa92 <_calloc_r>
 800a158:	b160      	cbz	r0, 800a174 <_Balloc+0x64>
 800a15a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a15e:	e00e      	b.n	800a17e <_Balloc+0x6e>
 800a160:	2221      	movs	r2, #33	; 0x21
 800a162:	2104      	movs	r1, #4
 800a164:	4620      	mov	r0, r4
 800a166:	f000 fc94 	bl	800aa92 <_calloc_r>
 800a16a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a16c:	60f0      	str	r0, [r6, #12]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d1e4      	bne.n	800a13e <_Balloc+0x2e>
 800a174:	2000      	movs	r0, #0
 800a176:	bd70      	pop	{r4, r5, r6, pc}
 800a178:	6802      	ldr	r2, [r0, #0]
 800a17a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a17e:	2300      	movs	r3, #0
 800a180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a184:	e7f7      	b.n	800a176 <_Balloc+0x66>
 800a186:	bf00      	nop
 800a188:	0800b70c 	.word	0x0800b70c
 800a18c:	0800b723 	.word	0x0800b723

0800a190 <_Bfree>:
 800a190:	b570      	push	{r4, r5, r6, lr}
 800a192:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a194:	4605      	mov	r5, r0
 800a196:	460c      	mov	r4, r1
 800a198:	b976      	cbnz	r6, 800a1b8 <_Bfree+0x28>
 800a19a:	2010      	movs	r0, #16
 800a19c:	f001 f844 	bl	800b228 <malloc>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	6268      	str	r0, [r5, #36]	; 0x24
 800a1a4:	b920      	cbnz	r0, 800a1b0 <_Bfree+0x20>
 800a1a6:	4b09      	ldr	r3, [pc, #36]	; (800a1cc <_Bfree+0x3c>)
 800a1a8:	4809      	ldr	r0, [pc, #36]	; (800a1d0 <_Bfree+0x40>)
 800a1aa:	218a      	movs	r1, #138	; 0x8a
 800a1ac:	f000 ffea 	bl	800b184 <__assert_func>
 800a1b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1b4:	6006      	str	r6, [r0, #0]
 800a1b6:	60c6      	str	r6, [r0, #12]
 800a1b8:	b13c      	cbz	r4, 800a1ca <_Bfree+0x3a>
 800a1ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a1bc:	6862      	ldr	r2, [r4, #4]
 800a1be:	68db      	ldr	r3, [r3, #12]
 800a1c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1c4:	6021      	str	r1, [r4, #0]
 800a1c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1ca:	bd70      	pop	{r4, r5, r6, pc}
 800a1cc:	0800b70c 	.word	0x0800b70c
 800a1d0:	0800b723 	.word	0x0800b723

0800a1d4 <__multadd>:
 800a1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1d8:	690d      	ldr	r5, [r1, #16]
 800a1da:	4607      	mov	r7, r0
 800a1dc:	460c      	mov	r4, r1
 800a1de:	461e      	mov	r6, r3
 800a1e0:	f101 0c14 	add.w	ip, r1, #20
 800a1e4:	2000      	movs	r0, #0
 800a1e6:	f8dc 3000 	ldr.w	r3, [ip]
 800a1ea:	b299      	uxth	r1, r3
 800a1ec:	fb02 6101 	mla	r1, r2, r1, r6
 800a1f0:	0c1e      	lsrs	r6, r3, #16
 800a1f2:	0c0b      	lsrs	r3, r1, #16
 800a1f4:	fb02 3306 	mla	r3, r2, r6, r3
 800a1f8:	b289      	uxth	r1, r1
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a200:	4285      	cmp	r5, r0
 800a202:	f84c 1b04 	str.w	r1, [ip], #4
 800a206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a20a:	dcec      	bgt.n	800a1e6 <__multadd+0x12>
 800a20c:	b30e      	cbz	r6, 800a252 <__multadd+0x7e>
 800a20e:	68a3      	ldr	r3, [r4, #8]
 800a210:	42ab      	cmp	r3, r5
 800a212:	dc19      	bgt.n	800a248 <__multadd+0x74>
 800a214:	6861      	ldr	r1, [r4, #4]
 800a216:	4638      	mov	r0, r7
 800a218:	3101      	adds	r1, #1
 800a21a:	f7ff ff79 	bl	800a110 <_Balloc>
 800a21e:	4680      	mov	r8, r0
 800a220:	b928      	cbnz	r0, 800a22e <__multadd+0x5a>
 800a222:	4602      	mov	r2, r0
 800a224:	4b0c      	ldr	r3, [pc, #48]	; (800a258 <__multadd+0x84>)
 800a226:	480d      	ldr	r0, [pc, #52]	; (800a25c <__multadd+0x88>)
 800a228:	21b5      	movs	r1, #181	; 0xb5
 800a22a:	f000 ffab 	bl	800b184 <__assert_func>
 800a22e:	6922      	ldr	r2, [r4, #16]
 800a230:	3202      	adds	r2, #2
 800a232:	f104 010c 	add.w	r1, r4, #12
 800a236:	0092      	lsls	r2, r2, #2
 800a238:	300c      	adds	r0, #12
 800a23a:	f7fe f986 	bl	800854a <memcpy>
 800a23e:	4621      	mov	r1, r4
 800a240:	4638      	mov	r0, r7
 800a242:	f7ff ffa5 	bl	800a190 <_Bfree>
 800a246:	4644      	mov	r4, r8
 800a248:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a24c:	3501      	adds	r5, #1
 800a24e:	615e      	str	r6, [r3, #20]
 800a250:	6125      	str	r5, [r4, #16]
 800a252:	4620      	mov	r0, r4
 800a254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a258:	0800b680 	.word	0x0800b680
 800a25c:	0800b723 	.word	0x0800b723

0800a260 <__s2b>:
 800a260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a264:	460c      	mov	r4, r1
 800a266:	4615      	mov	r5, r2
 800a268:	461f      	mov	r7, r3
 800a26a:	2209      	movs	r2, #9
 800a26c:	3308      	adds	r3, #8
 800a26e:	4606      	mov	r6, r0
 800a270:	fb93 f3f2 	sdiv	r3, r3, r2
 800a274:	2100      	movs	r1, #0
 800a276:	2201      	movs	r2, #1
 800a278:	429a      	cmp	r2, r3
 800a27a:	db09      	blt.n	800a290 <__s2b+0x30>
 800a27c:	4630      	mov	r0, r6
 800a27e:	f7ff ff47 	bl	800a110 <_Balloc>
 800a282:	b940      	cbnz	r0, 800a296 <__s2b+0x36>
 800a284:	4602      	mov	r2, r0
 800a286:	4b19      	ldr	r3, [pc, #100]	; (800a2ec <__s2b+0x8c>)
 800a288:	4819      	ldr	r0, [pc, #100]	; (800a2f0 <__s2b+0x90>)
 800a28a:	21ce      	movs	r1, #206	; 0xce
 800a28c:	f000 ff7a 	bl	800b184 <__assert_func>
 800a290:	0052      	lsls	r2, r2, #1
 800a292:	3101      	adds	r1, #1
 800a294:	e7f0      	b.n	800a278 <__s2b+0x18>
 800a296:	9b08      	ldr	r3, [sp, #32]
 800a298:	6143      	str	r3, [r0, #20]
 800a29a:	2d09      	cmp	r5, #9
 800a29c:	f04f 0301 	mov.w	r3, #1
 800a2a0:	6103      	str	r3, [r0, #16]
 800a2a2:	dd16      	ble.n	800a2d2 <__s2b+0x72>
 800a2a4:	f104 0909 	add.w	r9, r4, #9
 800a2a8:	46c8      	mov	r8, r9
 800a2aa:	442c      	add	r4, r5
 800a2ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a2b0:	4601      	mov	r1, r0
 800a2b2:	3b30      	subs	r3, #48	; 0x30
 800a2b4:	220a      	movs	r2, #10
 800a2b6:	4630      	mov	r0, r6
 800a2b8:	f7ff ff8c 	bl	800a1d4 <__multadd>
 800a2bc:	45a0      	cmp	r8, r4
 800a2be:	d1f5      	bne.n	800a2ac <__s2b+0x4c>
 800a2c0:	f1a5 0408 	sub.w	r4, r5, #8
 800a2c4:	444c      	add	r4, r9
 800a2c6:	1b2d      	subs	r5, r5, r4
 800a2c8:	1963      	adds	r3, r4, r5
 800a2ca:	42bb      	cmp	r3, r7
 800a2cc:	db04      	blt.n	800a2d8 <__s2b+0x78>
 800a2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2d2:	340a      	adds	r4, #10
 800a2d4:	2509      	movs	r5, #9
 800a2d6:	e7f6      	b.n	800a2c6 <__s2b+0x66>
 800a2d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a2dc:	4601      	mov	r1, r0
 800a2de:	3b30      	subs	r3, #48	; 0x30
 800a2e0:	220a      	movs	r2, #10
 800a2e2:	4630      	mov	r0, r6
 800a2e4:	f7ff ff76 	bl	800a1d4 <__multadd>
 800a2e8:	e7ee      	b.n	800a2c8 <__s2b+0x68>
 800a2ea:	bf00      	nop
 800a2ec:	0800b680 	.word	0x0800b680
 800a2f0:	0800b723 	.word	0x0800b723

0800a2f4 <__hi0bits>:
 800a2f4:	0c03      	lsrs	r3, r0, #16
 800a2f6:	041b      	lsls	r3, r3, #16
 800a2f8:	b9d3      	cbnz	r3, 800a330 <__hi0bits+0x3c>
 800a2fa:	0400      	lsls	r0, r0, #16
 800a2fc:	2310      	movs	r3, #16
 800a2fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a302:	bf04      	itt	eq
 800a304:	0200      	lsleq	r0, r0, #8
 800a306:	3308      	addeq	r3, #8
 800a308:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a30c:	bf04      	itt	eq
 800a30e:	0100      	lsleq	r0, r0, #4
 800a310:	3304      	addeq	r3, #4
 800a312:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a316:	bf04      	itt	eq
 800a318:	0080      	lsleq	r0, r0, #2
 800a31a:	3302      	addeq	r3, #2
 800a31c:	2800      	cmp	r0, #0
 800a31e:	db05      	blt.n	800a32c <__hi0bits+0x38>
 800a320:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a324:	f103 0301 	add.w	r3, r3, #1
 800a328:	bf08      	it	eq
 800a32a:	2320      	moveq	r3, #32
 800a32c:	4618      	mov	r0, r3
 800a32e:	4770      	bx	lr
 800a330:	2300      	movs	r3, #0
 800a332:	e7e4      	b.n	800a2fe <__hi0bits+0xa>

0800a334 <__lo0bits>:
 800a334:	6803      	ldr	r3, [r0, #0]
 800a336:	f013 0207 	ands.w	r2, r3, #7
 800a33a:	4601      	mov	r1, r0
 800a33c:	d00b      	beq.n	800a356 <__lo0bits+0x22>
 800a33e:	07da      	lsls	r2, r3, #31
 800a340:	d423      	bmi.n	800a38a <__lo0bits+0x56>
 800a342:	0798      	lsls	r0, r3, #30
 800a344:	bf49      	itett	mi
 800a346:	085b      	lsrmi	r3, r3, #1
 800a348:	089b      	lsrpl	r3, r3, #2
 800a34a:	2001      	movmi	r0, #1
 800a34c:	600b      	strmi	r3, [r1, #0]
 800a34e:	bf5c      	itt	pl
 800a350:	600b      	strpl	r3, [r1, #0]
 800a352:	2002      	movpl	r0, #2
 800a354:	4770      	bx	lr
 800a356:	b298      	uxth	r0, r3
 800a358:	b9a8      	cbnz	r0, 800a386 <__lo0bits+0x52>
 800a35a:	0c1b      	lsrs	r3, r3, #16
 800a35c:	2010      	movs	r0, #16
 800a35e:	b2da      	uxtb	r2, r3
 800a360:	b90a      	cbnz	r2, 800a366 <__lo0bits+0x32>
 800a362:	3008      	adds	r0, #8
 800a364:	0a1b      	lsrs	r3, r3, #8
 800a366:	071a      	lsls	r2, r3, #28
 800a368:	bf04      	itt	eq
 800a36a:	091b      	lsreq	r3, r3, #4
 800a36c:	3004      	addeq	r0, #4
 800a36e:	079a      	lsls	r2, r3, #30
 800a370:	bf04      	itt	eq
 800a372:	089b      	lsreq	r3, r3, #2
 800a374:	3002      	addeq	r0, #2
 800a376:	07da      	lsls	r2, r3, #31
 800a378:	d403      	bmi.n	800a382 <__lo0bits+0x4e>
 800a37a:	085b      	lsrs	r3, r3, #1
 800a37c:	f100 0001 	add.w	r0, r0, #1
 800a380:	d005      	beq.n	800a38e <__lo0bits+0x5a>
 800a382:	600b      	str	r3, [r1, #0]
 800a384:	4770      	bx	lr
 800a386:	4610      	mov	r0, r2
 800a388:	e7e9      	b.n	800a35e <__lo0bits+0x2a>
 800a38a:	2000      	movs	r0, #0
 800a38c:	4770      	bx	lr
 800a38e:	2020      	movs	r0, #32
 800a390:	4770      	bx	lr
	...

0800a394 <__i2b>:
 800a394:	b510      	push	{r4, lr}
 800a396:	460c      	mov	r4, r1
 800a398:	2101      	movs	r1, #1
 800a39a:	f7ff feb9 	bl	800a110 <_Balloc>
 800a39e:	4602      	mov	r2, r0
 800a3a0:	b928      	cbnz	r0, 800a3ae <__i2b+0x1a>
 800a3a2:	4b05      	ldr	r3, [pc, #20]	; (800a3b8 <__i2b+0x24>)
 800a3a4:	4805      	ldr	r0, [pc, #20]	; (800a3bc <__i2b+0x28>)
 800a3a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a3aa:	f000 feeb 	bl	800b184 <__assert_func>
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	6144      	str	r4, [r0, #20]
 800a3b2:	6103      	str	r3, [r0, #16]
 800a3b4:	bd10      	pop	{r4, pc}
 800a3b6:	bf00      	nop
 800a3b8:	0800b680 	.word	0x0800b680
 800a3bc:	0800b723 	.word	0x0800b723

0800a3c0 <__multiply>:
 800a3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c4:	4691      	mov	r9, r2
 800a3c6:	690a      	ldr	r2, [r1, #16]
 800a3c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	bfb8      	it	lt
 800a3d0:	460b      	movlt	r3, r1
 800a3d2:	460c      	mov	r4, r1
 800a3d4:	bfbc      	itt	lt
 800a3d6:	464c      	movlt	r4, r9
 800a3d8:	4699      	movlt	r9, r3
 800a3da:	6927      	ldr	r7, [r4, #16]
 800a3dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a3e0:	68a3      	ldr	r3, [r4, #8]
 800a3e2:	6861      	ldr	r1, [r4, #4]
 800a3e4:	eb07 060a 	add.w	r6, r7, sl
 800a3e8:	42b3      	cmp	r3, r6
 800a3ea:	b085      	sub	sp, #20
 800a3ec:	bfb8      	it	lt
 800a3ee:	3101      	addlt	r1, #1
 800a3f0:	f7ff fe8e 	bl	800a110 <_Balloc>
 800a3f4:	b930      	cbnz	r0, 800a404 <__multiply+0x44>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	4b44      	ldr	r3, [pc, #272]	; (800a50c <__multiply+0x14c>)
 800a3fa:	4845      	ldr	r0, [pc, #276]	; (800a510 <__multiply+0x150>)
 800a3fc:	f240 115d 	movw	r1, #349	; 0x15d
 800a400:	f000 fec0 	bl	800b184 <__assert_func>
 800a404:	f100 0514 	add.w	r5, r0, #20
 800a408:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a40c:	462b      	mov	r3, r5
 800a40e:	2200      	movs	r2, #0
 800a410:	4543      	cmp	r3, r8
 800a412:	d321      	bcc.n	800a458 <__multiply+0x98>
 800a414:	f104 0314 	add.w	r3, r4, #20
 800a418:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a41c:	f109 0314 	add.w	r3, r9, #20
 800a420:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a424:	9202      	str	r2, [sp, #8]
 800a426:	1b3a      	subs	r2, r7, r4
 800a428:	3a15      	subs	r2, #21
 800a42a:	f022 0203 	bic.w	r2, r2, #3
 800a42e:	3204      	adds	r2, #4
 800a430:	f104 0115 	add.w	r1, r4, #21
 800a434:	428f      	cmp	r7, r1
 800a436:	bf38      	it	cc
 800a438:	2204      	movcc	r2, #4
 800a43a:	9201      	str	r2, [sp, #4]
 800a43c:	9a02      	ldr	r2, [sp, #8]
 800a43e:	9303      	str	r3, [sp, #12]
 800a440:	429a      	cmp	r2, r3
 800a442:	d80c      	bhi.n	800a45e <__multiply+0x9e>
 800a444:	2e00      	cmp	r6, #0
 800a446:	dd03      	ble.n	800a450 <__multiply+0x90>
 800a448:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d05a      	beq.n	800a506 <__multiply+0x146>
 800a450:	6106      	str	r6, [r0, #16]
 800a452:	b005      	add	sp, #20
 800a454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a458:	f843 2b04 	str.w	r2, [r3], #4
 800a45c:	e7d8      	b.n	800a410 <__multiply+0x50>
 800a45e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a462:	f1ba 0f00 	cmp.w	sl, #0
 800a466:	d024      	beq.n	800a4b2 <__multiply+0xf2>
 800a468:	f104 0e14 	add.w	lr, r4, #20
 800a46c:	46a9      	mov	r9, r5
 800a46e:	f04f 0c00 	mov.w	ip, #0
 800a472:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a476:	f8d9 1000 	ldr.w	r1, [r9]
 800a47a:	fa1f fb82 	uxth.w	fp, r2
 800a47e:	b289      	uxth	r1, r1
 800a480:	fb0a 110b 	mla	r1, sl, fp, r1
 800a484:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a488:	f8d9 2000 	ldr.w	r2, [r9]
 800a48c:	4461      	add	r1, ip
 800a48e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a492:	fb0a c20b 	mla	r2, sl, fp, ip
 800a496:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a49a:	b289      	uxth	r1, r1
 800a49c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4a0:	4577      	cmp	r7, lr
 800a4a2:	f849 1b04 	str.w	r1, [r9], #4
 800a4a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4aa:	d8e2      	bhi.n	800a472 <__multiply+0xb2>
 800a4ac:	9a01      	ldr	r2, [sp, #4]
 800a4ae:	f845 c002 	str.w	ip, [r5, r2]
 800a4b2:	9a03      	ldr	r2, [sp, #12]
 800a4b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a4b8:	3304      	adds	r3, #4
 800a4ba:	f1b9 0f00 	cmp.w	r9, #0
 800a4be:	d020      	beq.n	800a502 <__multiply+0x142>
 800a4c0:	6829      	ldr	r1, [r5, #0]
 800a4c2:	f104 0c14 	add.w	ip, r4, #20
 800a4c6:	46ae      	mov	lr, r5
 800a4c8:	f04f 0a00 	mov.w	sl, #0
 800a4cc:	f8bc b000 	ldrh.w	fp, [ip]
 800a4d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a4d4:	fb09 220b 	mla	r2, r9, fp, r2
 800a4d8:	4492      	add	sl, r2
 800a4da:	b289      	uxth	r1, r1
 800a4dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a4e0:	f84e 1b04 	str.w	r1, [lr], #4
 800a4e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a4e8:	f8be 1000 	ldrh.w	r1, [lr]
 800a4ec:	0c12      	lsrs	r2, r2, #16
 800a4ee:	fb09 1102 	mla	r1, r9, r2, r1
 800a4f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a4f6:	4567      	cmp	r7, ip
 800a4f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4fc:	d8e6      	bhi.n	800a4cc <__multiply+0x10c>
 800a4fe:	9a01      	ldr	r2, [sp, #4]
 800a500:	50a9      	str	r1, [r5, r2]
 800a502:	3504      	adds	r5, #4
 800a504:	e79a      	b.n	800a43c <__multiply+0x7c>
 800a506:	3e01      	subs	r6, #1
 800a508:	e79c      	b.n	800a444 <__multiply+0x84>
 800a50a:	bf00      	nop
 800a50c:	0800b680 	.word	0x0800b680
 800a510:	0800b723 	.word	0x0800b723

0800a514 <__pow5mult>:
 800a514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a518:	4615      	mov	r5, r2
 800a51a:	f012 0203 	ands.w	r2, r2, #3
 800a51e:	4606      	mov	r6, r0
 800a520:	460f      	mov	r7, r1
 800a522:	d007      	beq.n	800a534 <__pow5mult+0x20>
 800a524:	4c25      	ldr	r4, [pc, #148]	; (800a5bc <__pow5mult+0xa8>)
 800a526:	3a01      	subs	r2, #1
 800a528:	2300      	movs	r3, #0
 800a52a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a52e:	f7ff fe51 	bl	800a1d4 <__multadd>
 800a532:	4607      	mov	r7, r0
 800a534:	10ad      	asrs	r5, r5, #2
 800a536:	d03d      	beq.n	800a5b4 <__pow5mult+0xa0>
 800a538:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a53a:	b97c      	cbnz	r4, 800a55c <__pow5mult+0x48>
 800a53c:	2010      	movs	r0, #16
 800a53e:	f000 fe73 	bl	800b228 <malloc>
 800a542:	4602      	mov	r2, r0
 800a544:	6270      	str	r0, [r6, #36]	; 0x24
 800a546:	b928      	cbnz	r0, 800a554 <__pow5mult+0x40>
 800a548:	4b1d      	ldr	r3, [pc, #116]	; (800a5c0 <__pow5mult+0xac>)
 800a54a:	481e      	ldr	r0, [pc, #120]	; (800a5c4 <__pow5mult+0xb0>)
 800a54c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a550:	f000 fe18 	bl	800b184 <__assert_func>
 800a554:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a558:	6004      	str	r4, [r0, #0]
 800a55a:	60c4      	str	r4, [r0, #12]
 800a55c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a560:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a564:	b94c      	cbnz	r4, 800a57a <__pow5mult+0x66>
 800a566:	f240 2171 	movw	r1, #625	; 0x271
 800a56a:	4630      	mov	r0, r6
 800a56c:	f7ff ff12 	bl	800a394 <__i2b>
 800a570:	2300      	movs	r3, #0
 800a572:	f8c8 0008 	str.w	r0, [r8, #8]
 800a576:	4604      	mov	r4, r0
 800a578:	6003      	str	r3, [r0, #0]
 800a57a:	f04f 0900 	mov.w	r9, #0
 800a57e:	07eb      	lsls	r3, r5, #31
 800a580:	d50a      	bpl.n	800a598 <__pow5mult+0x84>
 800a582:	4639      	mov	r1, r7
 800a584:	4622      	mov	r2, r4
 800a586:	4630      	mov	r0, r6
 800a588:	f7ff ff1a 	bl	800a3c0 <__multiply>
 800a58c:	4639      	mov	r1, r7
 800a58e:	4680      	mov	r8, r0
 800a590:	4630      	mov	r0, r6
 800a592:	f7ff fdfd 	bl	800a190 <_Bfree>
 800a596:	4647      	mov	r7, r8
 800a598:	106d      	asrs	r5, r5, #1
 800a59a:	d00b      	beq.n	800a5b4 <__pow5mult+0xa0>
 800a59c:	6820      	ldr	r0, [r4, #0]
 800a59e:	b938      	cbnz	r0, 800a5b0 <__pow5mult+0x9c>
 800a5a0:	4622      	mov	r2, r4
 800a5a2:	4621      	mov	r1, r4
 800a5a4:	4630      	mov	r0, r6
 800a5a6:	f7ff ff0b 	bl	800a3c0 <__multiply>
 800a5aa:	6020      	str	r0, [r4, #0]
 800a5ac:	f8c0 9000 	str.w	r9, [r0]
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	e7e4      	b.n	800a57e <__pow5mult+0x6a>
 800a5b4:	4638      	mov	r0, r7
 800a5b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5ba:	bf00      	nop
 800a5bc:	0800b870 	.word	0x0800b870
 800a5c0:	0800b70c 	.word	0x0800b70c
 800a5c4:	0800b723 	.word	0x0800b723

0800a5c8 <__lshift>:
 800a5c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5cc:	460c      	mov	r4, r1
 800a5ce:	6849      	ldr	r1, [r1, #4]
 800a5d0:	6923      	ldr	r3, [r4, #16]
 800a5d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a5d6:	68a3      	ldr	r3, [r4, #8]
 800a5d8:	4607      	mov	r7, r0
 800a5da:	4691      	mov	r9, r2
 800a5dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5e0:	f108 0601 	add.w	r6, r8, #1
 800a5e4:	42b3      	cmp	r3, r6
 800a5e6:	db0b      	blt.n	800a600 <__lshift+0x38>
 800a5e8:	4638      	mov	r0, r7
 800a5ea:	f7ff fd91 	bl	800a110 <_Balloc>
 800a5ee:	4605      	mov	r5, r0
 800a5f0:	b948      	cbnz	r0, 800a606 <__lshift+0x3e>
 800a5f2:	4602      	mov	r2, r0
 800a5f4:	4b2a      	ldr	r3, [pc, #168]	; (800a6a0 <__lshift+0xd8>)
 800a5f6:	482b      	ldr	r0, [pc, #172]	; (800a6a4 <__lshift+0xdc>)
 800a5f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a5fc:	f000 fdc2 	bl	800b184 <__assert_func>
 800a600:	3101      	adds	r1, #1
 800a602:	005b      	lsls	r3, r3, #1
 800a604:	e7ee      	b.n	800a5e4 <__lshift+0x1c>
 800a606:	2300      	movs	r3, #0
 800a608:	f100 0114 	add.w	r1, r0, #20
 800a60c:	f100 0210 	add.w	r2, r0, #16
 800a610:	4618      	mov	r0, r3
 800a612:	4553      	cmp	r3, sl
 800a614:	db37      	blt.n	800a686 <__lshift+0xbe>
 800a616:	6920      	ldr	r0, [r4, #16]
 800a618:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a61c:	f104 0314 	add.w	r3, r4, #20
 800a620:	f019 091f 	ands.w	r9, r9, #31
 800a624:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a628:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a62c:	d02f      	beq.n	800a68e <__lshift+0xc6>
 800a62e:	f1c9 0e20 	rsb	lr, r9, #32
 800a632:	468a      	mov	sl, r1
 800a634:	f04f 0c00 	mov.w	ip, #0
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	fa02 f209 	lsl.w	r2, r2, r9
 800a63e:	ea42 020c 	orr.w	r2, r2, ip
 800a642:	f84a 2b04 	str.w	r2, [sl], #4
 800a646:	f853 2b04 	ldr.w	r2, [r3], #4
 800a64a:	4298      	cmp	r0, r3
 800a64c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a650:	d8f2      	bhi.n	800a638 <__lshift+0x70>
 800a652:	1b03      	subs	r3, r0, r4
 800a654:	3b15      	subs	r3, #21
 800a656:	f023 0303 	bic.w	r3, r3, #3
 800a65a:	3304      	adds	r3, #4
 800a65c:	f104 0215 	add.w	r2, r4, #21
 800a660:	4290      	cmp	r0, r2
 800a662:	bf38      	it	cc
 800a664:	2304      	movcc	r3, #4
 800a666:	f841 c003 	str.w	ip, [r1, r3]
 800a66a:	f1bc 0f00 	cmp.w	ip, #0
 800a66e:	d001      	beq.n	800a674 <__lshift+0xac>
 800a670:	f108 0602 	add.w	r6, r8, #2
 800a674:	3e01      	subs	r6, #1
 800a676:	4638      	mov	r0, r7
 800a678:	612e      	str	r6, [r5, #16]
 800a67a:	4621      	mov	r1, r4
 800a67c:	f7ff fd88 	bl	800a190 <_Bfree>
 800a680:	4628      	mov	r0, r5
 800a682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a686:	f842 0f04 	str.w	r0, [r2, #4]!
 800a68a:	3301      	adds	r3, #1
 800a68c:	e7c1      	b.n	800a612 <__lshift+0x4a>
 800a68e:	3904      	subs	r1, #4
 800a690:	f853 2b04 	ldr.w	r2, [r3], #4
 800a694:	f841 2f04 	str.w	r2, [r1, #4]!
 800a698:	4298      	cmp	r0, r3
 800a69a:	d8f9      	bhi.n	800a690 <__lshift+0xc8>
 800a69c:	e7ea      	b.n	800a674 <__lshift+0xac>
 800a69e:	bf00      	nop
 800a6a0:	0800b680 	.word	0x0800b680
 800a6a4:	0800b723 	.word	0x0800b723

0800a6a8 <__mcmp>:
 800a6a8:	b530      	push	{r4, r5, lr}
 800a6aa:	6902      	ldr	r2, [r0, #16]
 800a6ac:	690c      	ldr	r4, [r1, #16]
 800a6ae:	1b12      	subs	r2, r2, r4
 800a6b0:	d10e      	bne.n	800a6d0 <__mcmp+0x28>
 800a6b2:	f100 0314 	add.w	r3, r0, #20
 800a6b6:	3114      	adds	r1, #20
 800a6b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a6bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a6c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a6c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a6c8:	42a5      	cmp	r5, r4
 800a6ca:	d003      	beq.n	800a6d4 <__mcmp+0x2c>
 800a6cc:	d305      	bcc.n	800a6da <__mcmp+0x32>
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	4610      	mov	r0, r2
 800a6d2:	bd30      	pop	{r4, r5, pc}
 800a6d4:	4283      	cmp	r3, r0
 800a6d6:	d3f3      	bcc.n	800a6c0 <__mcmp+0x18>
 800a6d8:	e7fa      	b.n	800a6d0 <__mcmp+0x28>
 800a6da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a6de:	e7f7      	b.n	800a6d0 <__mcmp+0x28>

0800a6e0 <__mdiff>:
 800a6e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e4:	460c      	mov	r4, r1
 800a6e6:	4606      	mov	r6, r0
 800a6e8:	4611      	mov	r1, r2
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	4690      	mov	r8, r2
 800a6ee:	f7ff ffdb 	bl	800a6a8 <__mcmp>
 800a6f2:	1e05      	subs	r5, r0, #0
 800a6f4:	d110      	bne.n	800a718 <__mdiff+0x38>
 800a6f6:	4629      	mov	r1, r5
 800a6f8:	4630      	mov	r0, r6
 800a6fa:	f7ff fd09 	bl	800a110 <_Balloc>
 800a6fe:	b930      	cbnz	r0, 800a70e <__mdiff+0x2e>
 800a700:	4b3a      	ldr	r3, [pc, #232]	; (800a7ec <__mdiff+0x10c>)
 800a702:	4602      	mov	r2, r0
 800a704:	f240 2132 	movw	r1, #562	; 0x232
 800a708:	4839      	ldr	r0, [pc, #228]	; (800a7f0 <__mdiff+0x110>)
 800a70a:	f000 fd3b 	bl	800b184 <__assert_func>
 800a70e:	2301      	movs	r3, #1
 800a710:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a714:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a718:	bfa4      	itt	ge
 800a71a:	4643      	movge	r3, r8
 800a71c:	46a0      	movge	r8, r4
 800a71e:	4630      	mov	r0, r6
 800a720:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a724:	bfa6      	itte	ge
 800a726:	461c      	movge	r4, r3
 800a728:	2500      	movge	r5, #0
 800a72a:	2501      	movlt	r5, #1
 800a72c:	f7ff fcf0 	bl	800a110 <_Balloc>
 800a730:	b920      	cbnz	r0, 800a73c <__mdiff+0x5c>
 800a732:	4b2e      	ldr	r3, [pc, #184]	; (800a7ec <__mdiff+0x10c>)
 800a734:	4602      	mov	r2, r0
 800a736:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a73a:	e7e5      	b.n	800a708 <__mdiff+0x28>
 800a73c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a740:	6926      	ldr	r6, [r4, #16]
 800a742:	60c5      	str	r5, [r0, #12]
 800a744:	f104 0914 	add.w	r9, r4, #20
 800a748:	f108 0514 	add.w	r5, r8, #20
 800a74c:	f100 0e14 	add.w	lr, r0, #20
 800a750:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a754:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a758:	f108 0210 	add.w	r2, r8, #16
 800a75c:	46f2      	mov	sl, lr
 800a75e:	2100      	movs	r1, #0
 800a760:	f859 3b04 	ldr.w	r3, [r9], #4
 800a764:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a768:	fa1f f883 	uxth.w	r8, r3
 800a76c:	fa11 f18b 	uxtah	r1, r1, fp
 800a770:	0c1b      	lsrs	r3, r3, #16
 800a772:	eba1 0808 	sub.w	r8, r1, r8
 800a776:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a77a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a77e:	fa1f f888 	uxth.w	r8, r8
 800a782:	1419      	asrs	r1, r3, #16
 800a784:	454e      	cmp	r6, r9
 800a786:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a78a:	f84a 3b04 	str.w	r3, [sl], #4
 800a78e:	d8e7      	bhi.n	800a760 <__mdiff+0x80>
 800a790:	1b33      	subs	r3, r6, r4
 800a792:	3b15      	subs	r3, #21
 800a794:	f023 0303 	bic.w	r3, r3, #3
 800a798:	3304      	adds	r3, #4
 800a79a:	3415      	adds	r4, #21
 800a79c:	42a6      	cmp	r6, r4
 800a79e:	bf38      	it	cc
 800a7a0:	2304      	movcc	r3, #4
 800a7a2:	441d      	add	r5, r3
 800a7a4:	4473      	add	r3, lr
 800a7a6:	469e      	mov	lr, r3
 800a7a8:	462e      	mov	r6, r5
 800a7aa:	4566      	cmp	r6, ip
 800a7ac:	d30e      	bcc.n	800a7cc <__mdiff+0xec>
 800a7ae:	f10c 0203 	add.w	r2, ip, #3
 800a7b2:	1b52      	subs	r2, r2, r5
 800a7b4:	f022 0203 	bic.w	r2, r2, #3
 800a7b8:	3d03      	subs	r5, #3
 800a7ba:	45ac      	cmp	ip, r5
 800a7bc:	bf38      	it	cc
 800a7be:	2200      	movcc	r2, #0
 800a7c0:	441a      	add	r2, r3
 800a7c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a7c6:	b17b      	cbz	r3, 800a7e8 <__mdiff+0x108>
 800a7c8:	6107      	str	r7, [r0, #16]
 800a7ca:	e7a3      	b.n	800a714 <__mdiff+0x34>
 800a7cc:	f856 8b04 	ldr.w	r8, [r6], #4
 800a7d0:	fa11 f288 	uxtah	r2, r1, r8
 800a7d4:	1414      	asrs	r4, r2, #16
 800a7d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a7da:	b292      	uxth	r2, r2
 800a7dc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a7e0:	f84e 2b04 	str.w	r2, [lr], #4
 800a7e4:	1421      	asrs	r1, r4, #16
 800a7e6:	e7e0      	b.n	800a7aa <__mdiff+0xca>
 800a7e8:	3f01      	subs	r7, #1
 800a7ea:	e7ea      	b.n	800a7c2 <__mdiff+0xe2>
 800a7ec:	0800b680 	.word	0x0800b680
 800a7f0:	0800b723 	.word	0x0800b723

0800a7f4 <__ulp>:
 800a7f4:	b082      	sub	sp, #8
 800a7f6:	ed8d 0b00 	vstr	d0, [sp]
 800a7fa:	9b01      	ldr	r3, [sp, #4]
 800a7fc:	4912      	ldr	r1, [pc, #72]	; (800a848 <__ulp+0x54>)
 800a7fe:	4019      	ands	r1, r3
 800a800:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a804:	2900      	cmp	r1, #0
 800a806:	dd05      	ble.n	800a814 <__ulp+0x20>
 800a808:	2200      	movs	r2, #0
 800a80a:	460b      	mov	r3, r1
 800a80c:	ec43 2b10 	vmov	d0, r2, r3
 800a810:	b002      	add	sp, #8
 800a812:	4770      	bx	lr
 800a814:	4249      	negs	r1, r1
 800a816:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a81a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a81e:	f04f 0200 	mov.w	r2, #0
 800a822:	f04f 0300 	mov.w	r3, #0
 800a826:	da04      	bge.n	800a832 <__ulp+0x3e>
 800a828:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a82c:	fa41 f300 	asr.w	r3, r1, r0
 800a830:	e7ec      	b.n	800a80c <__ulp+0x18>
 800a832:	f1a0 0114 	sub.w	r1, r0, #20
 800a836:	291e      	cmp	r1, #30
 800a838:	bfda      	itte	le
 800a83a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a83e:	fa20 f101 	lsrle.w	r1, r0, r1
 800a842:	2101      	movgt	r1, #1
 800a844:	460a      	mov	r2, r1
 800a846:	e7e1      	b.n	800a80c <__ulp+0x18>
 800a848:	7ff00000 	.word	0x7ff00000

0800a84c <__b2d>:
 800a84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a84e:	6905      	ldr	r5, [r0, #16]
 800a850:	f100 0714 	add.w	r7, r0, #20
 800a854:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a858:	1f2e      	subs	r6, r5, #4
 800a85a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a85e:	4620      	mov	r0, r4
 800a860:	f7ff fd48 	bl	800a2f4 <__hi0bits>
 800a864:	f1c0 0320 	rsb	r3, r0, #32
 800a868:	280a      	cmp	r0, #10
 800a86a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a8e8 <__b2d+0x9c>
 800a86e:	600b      	str	r3, [r1, #0]
 800a870:	dc14      	bgt.n	800a89c <__b2d+0x50>
 800a872:	f1c0 0e0b 	rsb	lr, r0, #11
 800a876:	fa24 f10e 	lsr.w	r1, r4, lr
 800a87a:	42b7      	cmp	r7, r6
 800a87c:	ea41 030c 	orr.w	r3, r1, ip
 800a880:	bf34      	ite	cc
 800a882:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a886:	2100      	movcs	r1, #0
 800a888:	3015      	adds	r0, #21
 800a88a:	fa04 f000 	lsl.w	r0, r4, r0
 800a88e:	fa21 f10e 	lsr.w	r1, r1, lr
 800a892:	ea40 0201 	orr.w	r2, r0, r1
 800a896:	ec43 2b10 	vmov	d0, r2, r3
 800a89a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a89c:	42b7      	cmp	r7, r6
 800a89e:	bf3a      	itte	cc
 800a8a0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a8a4:	f1a5 0608 	subcc.w	r6, r5, #8
 800a8a8:	2100      	movcs	r1, #0
 800a8aa:	380b      	subs	r0, #11
 800a8ac:	d017      	beq.n	800a8de <__b2d+0x92>
 800a8ae:	f1c0 0c20 	rsb	ip, r0, #32
 800a8b2:	fa04 f500 	lsl.w	r5, r4, r0
 800a8b6:	42be      	cmp	r6, r7
 800a8b8:	fa21 f40c 	lsr.w	r4, r1, ip
 800a8bc:	ea45 0504 	orr.w	r5, r5, r4
 800a8c0:	bf8c      	ite	hi
 800a8c2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a8c6:	2400      	movls	r4, #0
 800a8c8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a8cc:	fa01 f000 	lsl.w	r0, r1, r0
 800a8d0:	fa24 f40c 	lsr.w	r4, r4, ip
 800a8d4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a8d8:	ea40 0204 	orr.w	r2, r0, r4
 800a8dc:	e7db      	b.n	800a896 <__b2d+0x4a>
 800a8de:	ea44 030c 	orr.w	r3, r4, ip
 800a8e2:	460a      	mov	r2, r1
 800a8e4:	e7d7      	b.n	800a896 <__b2d+0x4a>
 800a8e6:	bf00      	nop
 800a8e8:	3ff00000 	.word	0x3ff00000

0800a8ec <__d2b>:
 800a8ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a8f0:	4689      	mov	r9, r1
 800a8f2:	2101      	movs	r1, #1
 800a8f4:	ec57 6b10 	vmov	r6, r7, d0
 800a8f8:	4690      	mov	r8, r2
 800a8fa:	f7ff fc09 	bl	800a110 <_Balloc>
 800a8fe:	4604      	mov	r4, r0
 800a900:	b930      	cbnz	r0, 800a910 <__d2b+0x24>
 800a902:	4602      	mov	r2, r0
 800a904:	4b25      	ldr	r3, [pc, #148]	; (800a99c <__d2b+0xb0>)
 800a906:	4826      	ldr	r0, [pc, #152]	; (800a9a0 <__d2b+0xb4>)
 800a908:	f240 310a 	movw	r1, #778	; 0x30a
 800a90c:	f000 fc3a 	bl	800b184 <__assert_func>
 800a910:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a914:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a918:	bb35      	cbnz	r5, 800a968 <__d2b+0x7c>
 800a91a:	2e00      	cmp	r6, #0
 800a91c:	9301      	str	r3, [sp, #4]
 800a91e:	d028      	beq.n	800a972 <__d2b+0x86>
 800a920:	4668      	mov	r0, sp
 800a922:	9600      	str	r6, [sp, #0]
 800a924:	f7ff fd06 	bl	800a334 <__lo0bits>
 800a928:	9900      	ldr	r1, [sp, #0]
 800a92a:	b300      	cbz	r0, 800a96e <__d2b+0x82>
 800a92c:	9a01      	ldr	r2, [sp, #4]
 800a92e:	f1c0 0320 	rsb	r3, r0, #32
 800a932:	fa02 f303 	lsl.w	r3, r2, r3
 800a936:	430b      	orrs	r3, r1
 800a938:	40c2      	lsrs	r2, r0
 800a93a:	6163      	str	r3, [r4, #20]
 800a93c:	9201      	str	r2, [sp, #4]
 800a93e:	9b01      	ldr	r3, [sp, #4]
 800a940:	61a3      	str	r3, [r4, #24]
 800a942:	2b00      	cmp	r3, #0
 800a944:	bf14      	ite	ne
 800a946:	2202      	movne	r2, #2
 800a948:	2201      	moveq	r2, #1
 800a94a:	6122      	str	r2, [r4, #16]
 800a94c:	b1d5      	cbz	r5, 800a984 <__d2b+0x98>
 800a94e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a952:	4405      	add	r5, r0
 800a954:	f8c9 5000 	str.w	r5, [r9]
 800a958:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a95c:	f8c8 0000 	str.w	r0, [r8]
 800a960:	4620      	mov	r0, r4
 800a962:	b003      	add	sp, #12
 800a964:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a968:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a96c:	e7d5      	b.n	800a91a <__d2b+0x2e>
 800a96e:	6161      	str	r1, [r4, #20]
 800a970:	e7e5      	b.n	800a93e <__d2b+0x52>
 800a972:	a801      	add	r0, sp, #4
 800a974:	f7ff fcde 	bl	800a334 <__lo0bits>
 800a978:	9b01      	ldr	r3, [sp, #4]
 800a97a:	6163      	str	r3, [r4, #20]
 800a97c:	2201      	movs	r2, #1
 800a97e:	6122      	str	r2, [r4, #16]
 800a980:	3020      	adds	r0, #32
 800a982:	e7e3      	b.n	800a94c <__d2b+0x60>
 800a984:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a988:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a98c:	f8c9 0000 	str.w	r0, [r9]
 800a990:	6918      	ldr	r0, [r3, #16]
 800a992:	f7ff fcaf 	bl	800a2f4 <__hi0bits>
 800a996:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a99a:	e7df      	b.n	800a95c <__d2b+0x70>
 800a99c:	0800b680 	.word	0x0800b680
 800a9a0:	0800b723 	.word	0x0800b723

0800a9a4 <__ratio>:
 800a9a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a8:	4688      	mov	r8, r1
 800a9aa:	4669      	mov	r1, sp
 800a9ac:	4681      	mov	r9, r0
 800a9ae:	f7ff ff4d 	bl	800a84c <__b2d>
 800a9b2:	a901      	add	r1, sp, #4
 800a9b4:	4640      	mov	r0, r8
 800a9b6:	ec55 4b10 	vmov	r4, r5, d0
 800a9ba:	f7ff ff47 	bl	800a84c <__b2d>
 800a9be:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a9c2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a9c6:	eba3 0c02 	sub.w	ip, r3, r2
 800a9ca:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a9ce:	1a9b      	subs	r3, r3, r2
 800a9d0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a9d4:	ec51 0b10 	vmov	r0, r1, d0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	bfd6      	itet	le
 800a9dc:	460a      	movle	r2, r1
 800a9de:	462a      	movgt	r2, r5
 800a9e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a9e4:	468b      	mov	fp, r1
 800a9e6:	462f      	mov	r7, r5
 800a9e8:	bfd4      	ite	le
 800a9ea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a9ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	ee10 2a10 	vmov	r2, s0
 800a9f8:	465b      	mov	r3, fp
 800a9fa:	4639      	mov	r1, r7
 800a9fc:	f7f5 ff2e 	bl	800085c <__aeabi_ddiv>
 800aa00:	ec41 0b10 	vmov	d0, r0, r1
 800aa04:	b003      	add	sp, #12
 800aa06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa0a <__copybits>:
 800aa0a:	3901      	subs	r1, #1
 800aa0c:	b570      	push	{r4, r5, r6, lr}
 800aa0e:	1149      	asrs	r1, r1, #5
 800aa10:	6914      	ldr	r4, [r2, #16]
 800aa12:	3101      	adds	r1, #1
 800aa14:	f102 0314 	add.w	r3, r2, #20
 800aa18:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aa1c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aa20:	1f05      	subs	r5, r0, #4
 800aa22:	42a3      	cmp	r3, r4
 800aa24:	d30c      	bcc.n	800aa40 <__copybits+0x36>
 800aa26:	1aa3      	subs	r3, r4, r2
 800aa28:	3b11      	subs	r3, #17
 800aa2a:	f023 0303 	bic.w	r3, r3, #3
 800aa2e:	3211      	adds	r2, #17
 800aa30:	42a2      	cmp	r2, r4
 800aa32:	bf88      	it	hi
 800aa34:	2300      	movhi	r3, #0
 800aa36:	4418      	add	r0, r3
 800aa38:	2300      	movs	r3, #0
 800aa3a:	4288      	cmp	r0, r1
 800aa3c:	d305      	bcc.n	800aa4a <__copybits+0x40>
 800aa3e:	bd70      	pop	{r4, r5, r6, pc}
 800aa40:	f853 6b04 	ldr.w	r6, [r3], #4
 800aa44:	f845 6f04 	str.w	r6, [r5, #4]!
 800aa48:	e7eb      	b.n	800aa22 <__copybits+0x18>
 800aa4a:	f840 3b04 	str.w	r3, [r0], #4
 800aa4e:	e7f4      	b.n	800aa3a <__copybits+0x30>

0800aa50 <__any_on>:
 800aa50:	f100 0214 	add.w	r2, r0, #20
 800aa54:	6900      	ldr	r0, [r0, #16]
 800aa56:	114b      	asrs	r3, r1, #5
 800aa58:	4298      	cmp	r0, r3
 800aa5a:	b510      	push	{r4, lr}
 800aa5c:	db11      	blt.n	800aa82 <__any_on+0x32>
 800aa5e:	dd0a      	ble.n	800aa76 <__any_on+0x26>
 800aa60:	f011 011f 	ands.w	r1, r1, #31
 800aa64:	d007      	beq.n	800aa76 <__any_on+0x26>
 800aa66:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aa6a:	fa24 f001 	lsr.w	r0, r4, r1
 800aa6e:	fa00 f101 	lsl.w	r1, r0, r1
 800aa72:	428c      	cmp	r4, r1
 800aa74:	d10b      	bne.n	800aa8e <__any_on+0x3e>
 800aa76:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d803      	bhi.n	800aa86 <__any_on+0x36>
 800aa7e:	2000      	movs	r0, #0
 800aa80:	bd10      	pop	{r4, pc}
 800aa82:	4603      	mov	r3, r0
 800aa84:	e7f7      	b.n	800aa76 <__any_on+0x26>
 800aa86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa8a:	2900      	cmp	r1, #0
 800aa8c:	d0f5      	beq.n	800aa7a <__any_on+0x2a>
 800aa8e:	2001      	movs	r0, #1
 800aa90:	e7f6      	b.n	800aa80 <__any_on+0x30>

0800aa92 <_calloc_r>:
 800aa92:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa94:	fba1 2402 	umull	r2, r4, r1, r2
 800aa98:	b94c      	cbnz	r4, 800aaae <_calloc_r+0x1c>
 800aa9a:	4611      	mov	r1, r2
 800aa9c:	9201      	str	r2, [sp, #4]
 800aa9e:	f7fd fd8b 	bl	80085b8 <_malloc_r>
 800aaa2:	9a01      	ldr	r2, [sp, #4]
 800aaa4:	4605      	mov	r5, r0
 800aaa6:	b930      	cbnz	r0, 800aab6 <_calloc_r+0x24>
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	b003      	add	sp, #12
 800aaac:	bd30      	pop	{r4, r5, pc}
 800aaae:	220c      	movs	r2, #12
 800aab0:	6002      	str	r2, [r0, #0]
 800aab2:	2500      	movs	r5, #0
 800aab4:	e7f8      	b.n	800aaa8 <_calloc_r+0x16>
 800aab6:	4621      	mov	r1, r4
 800aab8:	f7fd fd55 	bl	8008566 <memset>
 800aabc:	e7f4      	b.n	800aaa8 <_calloc_r+0x16>
	...

0800aac0 <_free_r>:
 800aac0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aac2:	2900      	cmp	r1, #0
 800aac4:	d044      	beq.n	800ab50 <_free_r+0x90>
 800aac6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aaca:	9001      	str	r0, [sp, #4]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	f1a1 0404 	sub.w	r4, r1, #4
 800aad2:	bfb8      	it	lt
 800aad4:	18e4      	addlt	r4, r4, r3
 800aad6:	f7ff fb0f 	bl	800a0f8 <__malloc_lock>
 800aada:	4a1e      	ldr	r2, [pc, #120]	; (800ab54 <_free_r+0x94>)
 800aadc:	9801      	ldr	r0, [sp, #4]
 800aade:	6813      	ldr	r3, [r2, #0]
 800aae0:	b933      	cbnz	r3, 800aaf0 <_free_r+0x30>
 800aae2:	6063      	str	r3, [r4, #4]
 800aae4:	6014      	str	r4, [r2, #0]
 800aae6:	b003      	add	sp, #12
 800aae8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aaec:	f7ff bb0a 	b.w	800a104 <__malloc_unlock>
 800aaf0:	42a3      	cmp	r3, r4
 800aaf2:	d908      	bls.n	800ab06 <_free_r+0x46>
 800aaf4:	6825      	ldr	r5, [r4, #0]
 800aaf6:	1961      	adds	r1, r4, r5
 800aaf8:	428b      	cmp	r3, r1
 800aafa:	bf01      	itttt	eq
 800aafc:	6819      	ldreq	r1, [r3, #0]
 800aafe:	685b      	ldreq	r3, [r3, #4]
 800ab00:	1949      	addeq	r1, r1, r5
 800ab02:	6021      	streq	r1, [r4, #0]
 800ab04:	e7ed      	b.n	800aae2 <_free_r+0x22>
 800ab06:	461a      	mov	r2, r3
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	b10b      	cbz	r3, 800ab10 <_free_r+0x50>
 800ab0c:	42a3      	cmp	r3, r4
 800ab0e:	d9fa      	bls.n	800ab06 <_free_r+0x46>
 800ab10:	6811      	ldr	r1, [r2, #0]
 800ab12:	1855      	adds	r5, r2, r1
 800ab14:	42a5      	cmp	r5, r4
 800ab16:	d10b      	bne.n	800ab30 <_free_r+0x70>
 800ab18:	6824      	ldr	r4, [r4, #0]
 800ab1a:	4421      	add	r1, r4
 800ab1c:	1854      	adds	r4, r2, r1
 800ab1e:	42a3      	cmp	r3, r4
 800ab20:	6011      	str	r1, [r2, #0]
 800ab22:	d1e0      	bne.n	800aae6 <_free_r+0x26>
 800ab24:	681c      	ldr	r4, [r3, #0]
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	6053      	str	r3, [r2, #4]
 800ab2a:	4421      	add	r1, r4
 800ab2c:	6011      	str	r1, [r2, #0]
 800ab2e:	e7da      	b.n	800aae6 <_free_r+0x26>
 800ab30:	d902      	bls.n	800ab38 <_free_r+0x78>
 800ab32:	230c      	movs	r3, #12
 800ab34:	6003      	str	r3, [r0, #0]
 800ab36:	e7d6      	b.n	800aae6 <_free_r+0x26>
 800ab38:	6825      	ldr	r5, [r4, #0]
 800ab3a:	1961      	adds	r1, r4, r5
 800ab3c:	428b      	cmp	r3, r1
 800ab3e:	bf04      	itt	eq
 800ab40:	6819      	ldreq	r1, [r3, #0]
 800ab42:	685b      	ldreq	r3, [r3, #4]
 800ab44:	6063      	str	r3, [r4, #4]
 800ab46:	bf04      	itt	eq
 800ab48:	1949      	addeq	r1, r1, r5
 800ab4a:	6021      	streq	r1, [r4, #0]
 800ab4c:	6054      	str	r4, [r2, #4]
 800ab4e:	e7ca      	b.n	800aae6 <_free_r+0x26>
 800ab50:	b003      	add	sp, #12
 800ab52:	bd30      	pop	{r4, r5, pc}
 800ab54:	200047f4 	.word	0x200047f4

0800ab58 <__sfputc_r>:
 800ab58:	6893      	ldr	r3, [r2, #8]
 800ab5a:	3b01      	subs	r3, #1
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	b410      	push	{r4}
 800ab60:	6093      	str	r3, [r2, #8]
 800ab62:	da08      	bge.n	800ab76 <__sfputc_r+0x1e>
 800ab64:	6994      	ldr	r4, [r2, #24]
 800ab66:	42a3      	cmp	r3, r4
 800ab68:	db01      	blt.n	800ab6e <__sfputc_r+0x16>
 800ab6a:	290a      	cmp	r1, #10
 800ab6c:	d103      	bne.n	800ab76 <__sfputc_r+0x1e>
 800ab6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab72:	f7fe bd23 	b.w	80095bc <__swbuf_r>
 800ab76:	6813      	ldr	r3, [r2, #0]
 800ab78:	1c58      	adds	r0, r3, #1
 800ab7a:	6010      	str	r0, [r2, #0]
 800ab7c:	7019      	strb	r1, [r3, #0]
 800ab7e:	4608      	mov	r0, r1
 800ab80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab84:	4770      	bx	lr

0800ab86 <__sfputs_r>:
 800ab86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab88:	4606      	mov	r6, r0
 800ab8a:	460f      	mov	r7, r1
 800ab8c:	4614      	mov	r4, r2
 800ab8e:	18d5      	adds	r5, r2, r3
 800ab90:	42ac      	cmp	r4, r5
 800ab92:	d101      	bne.n	800ab98 <__sfputs_r+0x12>
 800ab94:	2000      	movs	r0, #0
 800ab96:	e007      	b.n	800aba8 <__sfputs_r+0x22>
 800ab98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab9c:	463a      	mov	r2, r7
 800ab9e:	4630      	mov	r0, r6
 800aba0:	f7ff ffda 	bl	800ab58 <__sfputc_r>
 800aba4:	1c43      	adds	r3, r0, #1
 800aba6:	d1f3      	bne.n	800ab90 <__sfputs_r+0xa>
 800aba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800abac <_vfiprintf_r>:
 800abac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abb0:	460d      	mov	r5, r1
 800abb2:	b09d      	sub	sp, #116	; 0x74
 800abb4:	4614      	mov	r4, r2
 800abb6:	4698      	mov	r8, r3
 800abb8:	4606      	mov	r6, r0
 800abba:	b118      	cbz	r0, 800abc4 <_vfiprintf_r+0x18>
 800abbc:	6983      	ldr	r3, [r0, #24]
 800abbe:	b90b      	cbnz	r3, 800abc4 <_vfiprintf_r+0x18>
 800abc0:	f7fd fbfe 	bl	80083c0 <__sinit>
 800abc4:	4b89      	ldr	r3, [pc, #548]	; (800adec <_vfiprintf_r+0x240>)
 800abc6:	429d      	cmp	r5, r3
 800abc8:	d11b      	bne.n	800ac02 <_vfiprintf_r+0x56>
 800abca:	6875      	ldr	r5, [r6, #4]
 800abcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abce:	07d9      	lsls	r1, r3, #31
 800abd0:	d405      	bmi.n	800abde <_vfiprintf_r+0x32>
 800abd2:	89ab      	ldrh	r3, [r5, #12]
 800abd4:	059a      	lsls	r2, r3, #22
 800abd6:	d402      	bmi.n	800abde <_vfiprintf_r+0x32>
 800abd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abda:	f7fd fcb4 	bl	8008546 <__retarget_lock_acquire_recursive>
 800abde:	89ab      	ldrh	r3, [r5, #12]
 800abe0:	071b      	lsls	r3, r3, #28
 800abe2:	d501      	bpl.n	800abe8 <_vfiprintf_r+0x3c>
 800abe4:	692b      	ldr	r3, [r5, #16]
 800abe6:	b9eb      	cbnz	r3, 800ac24 <_vfiprintf_r+0x78>
 800abe8:	4629      	mov	r1, r5
 800abea:	4630      	mov	r0, r6
 800abec:	f7fe fd4a 	bl	8009684 <__swsetup_r>
 800abf0:	b1c0      	cbz	r0, 800ac24 <_vfiprintf_r+0x78>
 800abf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abf4:	07dc      	lsls	r4, r3, #31
 800abf6:	d50e      	bpl.n	800ac16 <_vfiprintf_r+0x6a>
 800abf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800abfc:	b01d      	add	sp, #116	; 0x74
 800abfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac02:	4b7b      	ldr	r3, [pc, #492]	; (800adf0 <_vfiprintf_r+0x244>)
 800ac04:	429d      	cmp	r5, r3
 800ac06:	d101      	bne.n	800ac0c <_vfiprintf_r+0x60>
 800ac08:	68b5      	ldr	r5, [r6, #8]
 800ac0a:	e7df      	b.n	800abcc <_vfiprintf_r+0x20>
 800ac0c:	4b79      	ldr	r3, [pc, #484]	; (800adf4 <_vfiprintf_r+0x248>)
 800ac0e:	429d      	cmp	r5, r3
 800ac10:	bf08      	it	eq
 800ac12:	68f5      	ldreq	r5, [r6, #12]
 800ac14:	e7da      	b.n	800abcc <_vfiprintf_r+0x20>
 800ac16:	89ab      	ldrh	r3, [r5, #12]
 800ac18:	0598      	lsls	r0, r3, #22
 800ac1a:	d4ed      	bmi.n	800abf8 <_vfiprintf_r+0x4c>
 800ac1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac1e:	f7fd fc93 	bl	8008548 <__retarget_lock_release_recursive>
 800ac22:	e7e9      	b.n	800abf8 <_vfiprintf_r+0x4c>
 800ac24:	2300      	movs	r3, #0
 800ac26:	9309      	str	r3, [sp, #36]	; 0x24
 800ac28:	2320      	movs	r3, #32
 800ac2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac2e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac32:	2330      	movs	r3, #48	; 0x30
 800ac34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800adf8 <_vfiprintf_r+0x24c>
 800ac38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac3c:	f04f 0901 	mov.w	r9, #1
 800ac40:	4623      	mov	r3, r4
 800ac42:	469a      	mov	sl, r3
 800ac44:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac48:	b10a      	cbz	r2, 800ac4e <_vfiprintf_r+0xa2>
 800ac4a:	2a25      	cmp	r2, #37	; 0x25
 800ac4c:	d1f9      	bne.n	800ac42 <_vfiprintf_r+0x96>
 800ac4e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac52:	d00b      	beq.n	800ac6c <_vfiprintf_r+0xc0>
 800ac54:	465b      	mov	r3, fp
 800ac56:	4622      	mov	r2, r4
 800ac58:	4629      	mov	r1, r5
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	f7ff ff93 	bl	800ab86 <__sfputs_r>
 800ac60:	3001      	adds	r0, #1
 800ac62:	f000 80aa 	beq.w	800adba <_vfiprintf_r+0x20e>
 800ac66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac68:	445a      	add	r2, fp
 800ac6a:	9209      	str	r2, [sp, #36]	; 0x24
 800ac6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	f000 80a2 	beq.w	800adba <_vfiprintf_r+0x20e>
 800ac76:	2300      	movs	r3, #0
 800ac78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ac7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac80:	f10a 0a01 	add.w	sl, sl, #1
 800ac84:	9304      	str	r3, [sp, #16]
 800ac86:	9307      	str	r3, [sp, #28]
 800ac88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac8c:	931a      	str	r3, [sp, #104]	; 0x68
 800ac8e:	4654      	mov	r4, sl
 800ac90:	2205      	movs	r2, #5
 800ac92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac96:	4858      	ldr	r0, [pc, #352]	; (800adf8 <_vfiprintf_r+0x24c>)
 800ac98:	f7f5 faaa 	bl	80001f0 <memchr>
 800ac9c:	9a04      	ldr	r2, [sp, #16]
 800ac9e:	b9d8      	cbnz	r0, 800acd8 <_vfiprintf_r+0x12c>
 800aca0:	06d1      	lsls	r1, r2, #27
 800aca2:	bf44      	itt	mi
 800aca4:	2320      	movmi	r3, #32
 800aca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acaa:	0713      	lsls	r3, r2, #28
 800acac:	bf44      	itt	mi
 800acae:	232b      	movmi	r3, #43	; 0x2b
 800acb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acb4:	f89a 3000 	ldrb.w	r3, [sl]
 800acb8:	2b2a      	cmp	r3, #42	; 0x2a
 800acba:	d015      	beq.n	800ace8 <_vfiprintf_r+0x13c>
 800acbc:	9a07      	ldr	r2, [sp, #28]
 800acbe:	4654      	mov	r4, sl
 800acc0:	2000      	movs	r0, #0
 800acc2:	f04f 0c0a 	mov.w	ip, #10
 800acc6:	4621      	mov	r1, r4
 800acc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800accc:	3b30      	subs	r3, #48	; 0x30
 800acce:	2b09      	cmp	r3, #9
 800acd0:	d94e      	bls.n	800ad70 <_vfiprintf_r+0x1c4>
 800acd2:	b1b0      	cbz	r0, 800ad02 <_vfiprintf_r+0x156>
 800acd4:	9207      	str	r2, [sp, #28]
 800acd6:	e014      	b.n	800ad02 <_vfiprintf_r+0x156>
 800acd8:	eba0 0308 	sub.w	r3, r0, r8
 800acdc:	fa09 f303 	lsl.w	r3, r9, r3
 800ace0:	4313      	orrs	r3, r2
 800ace2:	9304      	str	r3, [sp, #16]
 800ace4:	46a2      	mov	sl, r4
 800ace6:	e7d2      	b.n	800ac8e <_vfiprintf_r+0xe2>
 800ace8:	9b03      	ldr	r3, [sp, #12]
 800acea:	1d19      	adds	r1, r3, #4
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	9103      	str	r1, [sp, #12]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	bfbb      	ittet	lt
 800acf4:	425b      	neglt	r3, r3
 800acf6:	f042 0202 	orrlt.w	r2, r2, #2
 800acfa:	9307      	strge	r3, [sp, #28]
 800acfc:	9307      	strlt	r3, [sp, #28]
 800acfe:	bfb8      	it	lt
 800ad00:	9204      	strlt	r2, [sp, #16]
 800ad02:	7823      	ldrb	r3, [r4, #0]
 800ad04:	2b2e      	cmp	r3, #46	; 0x2e
 800ad06:	d10c      	bne.n	800ad22 <_vfiprintf_r+0x176>
 800ad08:	7863      	ldrb	r3, [r4, #1]
 800ad0a:	2b2a      	cmp	r3, #42	; 0x2a
 800ad0c:	d135      	bne.n	800ad7a <_vfiprintf_r+0x1ce>
 800ad0e:	9b03      	ldr	r3, [sp, #12]
 800ad10:	1d1a      	adds	r2, r3, #4
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	9203      	str	r2, [sp, #12]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	bfb8      	it	lt
 800ad1a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ad1e:	3402      	adds	r4, #2
 800ad20:	9305      	str	r3, [sp, #20]
 800ad22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ae08 <_vfiprintf_r+0x25c>
 800ad26:	7821      	ldrb	r1, [r4, #0]
 800ad28:	2203      	movs	r2, #3
 800ad2a:	4650      	mov	r0, sl
 800ad2c:	f7f5 fa60 	bl	80001f0 <memchr>
 800ad30:	b140      	cbz	r0, 800ad44 <_vfiprintf_r+0x198>
 800ad32:	2340      	movs	r3, #64	; 0x40
 800ad34:	eba0 000a 	sub.w	r0, r0, sl
 800ad38:	fa03 f000 	lsl.w	r0, r3, r0
 800ad3c:	9b04      	ldr	r3, [sp, #16]
 800ad3e:	4303      	orrs	r3, r0
 800ad40:	3401      	adds	r4, #1
 800ad42:	9304      	str	r3, [sp, #16]
 800ad44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad48:	482c      	ldr	r0, [pc, #176]	; (800adfc <_vfiprintf_r+0x250>)
 800ad4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad4e:	2206      	movs	r2, #6
 800ad50:	f7f5 fa4e 	bl	80001f0 <memchr>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	d03f      	beq.n	800add8 <_vfiprintf_r+0x22c>
 800ad58:	4b29      	ldr	r3, [pc, #164]	; (800ae00 <_vfiprintf_r+0x254>)
 800ad5a:	bb1b      	cbnz	r3, 800ada4 <_vfiprintf_r+0x1f8>
 800ad5c:	9b03      	ldr	r3, [sp, #12]
 800ad5e:	3307      	adds	r3, #7
 800ad60:	f023 0307 	bic.w	r3, r3, #7
 800ad64:	3308      	adds	r3, #8
 800ad66:	9303      	str	r3, [sp, #12]
 800ad68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad6a:	443b      	add	r3, r7
 800ad6c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad6e:	e767      	b.n	800ac40 <_vfiprintf_r+0x94>
 800ad70:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad74:	460c      	mov	r4, r1
 800ad76:	2001      	movs	r0, #1
 800ad78:	e7a5      	b.n	800acc6 <_vfiprintf_r+0x11a>
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	3401      	adds	r4, #1
 800ad7e:	9305      	str	r3, [sp, #20]
 800ad80:	4619      	mov	r1, r3
 800ad82:	f04f 0c0a 	mov.w	ip, #10
 800ad86:	4620      	mov	r0, r4
 800ad88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad8c:	3a30      	subs	r2, #48	; 0x30
 800ad8e:	2a09      	cmp	r2, #9
 800ad90:	d903      	bls.n	800ad9a <_vfiprintf_r+0x1ee>
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d0c5      	beq.n	800ad22 <_vfiprintf_r+0x176>
 800ad96:	9105      	str	r1, [sp, #20]
 800ad98:	e7c3      	b.n	800ad22 <_vfiprintf_r+0x176>
 800ad9a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad9e:	4604      	mov	r4, r0
 800ada0:	2301      	movs	r3, #1
 800ada2:	e7f0      	b.n	800ad86 <_vfiprintf_r+0x1da>
 800ada4:	ab03      	add	r3, sp, #12
 800ada6:	9300      	str	r3, [sp, #0]
 800ada8:	462a      	mov	r2, r5
 800adaa:	4b16      	ldr	r3, [pc, #88]	; (800ae04 <_vfiprintf_r+0x258>)
 800adac:	a904      	add	r1, sp, #16
 800adae:	4630      	mov	r0, r6
 800adb0:	f3af 8000 	nop.w
 800adb4:	4607      	mov	r7, r0
 800adb6:	1c78      	adds	r0, r7, #1
 800adb8:	d1d6      	bne.n	800ad68 <_vfiprintf_r+0x1bc>
 800adba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800adbc:	07d9      	lsls	r1, r3, #31
 800adbe:	d405      	bmi.n	800adcc <_vfiprintf_r+0x220>
 800adc0:	89ab      	ldrh	r3, [r5, #12]
 800adc2:	059a      	lsls	r2, r3, #22
 800adc4:	d402      	bmi.n	800adcc <_vfiprintf_r+0x220>
 800adc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adc8:	f7fd fbbe 	bl	8008548 <__retarget_lock_release_recursive>
 800adcc:	89ab      	ldrh	r3, [r5, #12]
 800adce:	065b      	lsls	r3, r3, #25
 800add0:	f53f af12 	bmi.w	800abf8 <_vfiprintf_r+0x4c>
 800add4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800add6:	e711      	b.n	800abfc <_vfiprintf_r+0x50>
 800add8:	ab03      	add	r3, sp, #12
 800adda:	9300      	str	r3, [sp, #0]
 800addc:	462a      	mov	r2, r5
 800adde:	4b09      	ldr	r3, [pc, #36]	; (800ae04 <_vfiprintf_r+0x258>)
 800ade0:	a904      	add	r1, sp, #16
 800ade2:	4630      	mov	r0, r6
 800ade4:	f000 f880 	bl	800aee8 <_printf_i>
 800ade8:	e7e4      	b.n	800adb4 <_vfiprintf_r+0x208>
 800adea:	bf00      	nop
 800adec:	0800b5e0 	.word	0x0800b5e0
 800adf0:	0800b600 	.word	0x0800b600
 800adf4:	0800b5c0 	.word	0x0800b5c0
 800adf8:	0800b87c 	.word	0x0800b87c
 800adfc:	0800b886 	.word	0x0800b886
 800ae00:	00000000 	.word	0x00000000
 800ae04:	0800ab87 	.word	0x0800ab87
 800ae08:	0800b882 	.word	0x0800b882

0800ae0c <_printf_common>:
 800ae0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae10:	4616      	mov	r6, r2
 800ae12:	4699      	mov	r9, r3
 800ae14:	688a      	ldr	r2, [r1, #8]
 800ae16:	690b      	ldr	r3, [r1, #16]
 800ae18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	bfb8      	it	lt
 800ae20:	4613      	movlt	r3, r2
 800ae22:	6033      	str	r3, [r6, #0]
 800ae24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ae28:	4607      	mov	r7, r0
 800ae2a:	460c      	mov	r4, r1
 800ae2c:	b10a      	cbz	r2, 800ae32 <_printf_common+0x26>
 800ae2e:	3301      	adds	r3, #1
 800ae30:	6033      	str	r3, [r6, #0]
 800ae32:	6823      	ldr	r3, [r4, #0]
 800ae34:	0699      	lsls	r1, r3, #26
 800ae36:	bf42      	ittt	mi
 800ae38:	6833      	ldrmi	r3, [r6, #0]
 800ae3a:	3302      	addmi	r3, #2
 800ae3c:	6033      	strmi	r3, [r6, #0]
 800ae3e:	6825      	ldr	r5, [r4, #0]
 800ae40:	f015 0506 	ands.w	r5, r5, #6
 800ae44:	d106      	bne.n	800ae54 <_printf_common+0x48>
 800ae46:	f104 0a19 	add.w	sl, r4, #25
 800ae4a:	68e3      	ldr	r3, [r4, #12]
 800ae4c:	6832      	ldr	r2, [r6, #0]
 800ae4e:	1a9b      	subs	r3, r3, r2
 800ae50:	42ab      	cmp	r3, r5
 800ae52:	dc26      	bgt.n	800aea2 <_printf_common+0x96>
 800ae54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ae58:	1e13      	subs	r3, r2, #0
 800ae5a:	6822      	ldr	r2, [r4, #0]
 800ae5c:	bf18      	it	ne
 800ae5e:	2301      	movne	r3, #1
 800ae60:	0692      	lsls	r2, r2, #26
 800ae62:	d42b      	bmi.n	800aebc <_printf_common+0xb0>
 800ae64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ae68:	4649      	mov	r1, r9
 800ae6a:	4638      	mov	r0, r7
 800ae6c:	47c0      	blx	r8
 800ae6e:	3001      	adds	r0, #1
 800ae70:	d01e      	beq.n	800aeb0 <_printf_common+0xa4>
 800ae72:	6823      	ldr	r3, [r4, #0]
 800ae74:	68e5      	ldr	r5, [r4, #12]
 800ae76:	6832      	ldr	r2, [r6, #0]
 800ae78:	f003 0306 	and.w	r3, r3, #6
 800ae7c:	2b04      	cmp	r3, #4
 800ae7e:	bf08      	it	eq
 800ae80:	1aad      	subeq	r5, r5, r2
 800ae82:	68a3      	ldr	r3, [r4, #8]
 800ae84:	6922      	ldr	r2, [r4, #16]
 800ae86:	bf0c      	ite	eq
 800ae88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ae8c:	2500      	movne	r5, #0
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	bfc4      	itt	gt
 800ae92:	1a9b      	subgt	r3, r3, r2
 800ae94:	18ed      	addgt	r5, r5, r3
 800ae96:	2600      	movs	r6, #0
 800ae98:	341a      	adds	r4, #26
 800ae9a:	42b5      	cmp	r5, r6
 800ae9c:	d11a      	bne.n	800aed4 <_printf_common+0xc8>
 800ae9e:	2000      	movs	r0, #0
 800aea0:	e008      	b.n	800aeb4 <_printf_common+0xa8>
 800aea2:	2301      	movs	r3, #1
 800aea4:	4652      	mov	r2, sl
 800aea6:	4649      	mov	r1, r9
 800aea8:	4638      	mov	r0, r7
 800aeaa:	47c0      	blx	r8
 800aeac:	3001      	adds	r0, #1
 800aeae:	d103      	bne.n	800aeb8 <_printf_common+0xac>
 800aeb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aeb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeb8:	3501      	adds	r5, #1
 800aeba:	e7c6      	b.n	800ae4a <_printf_common+0x3e>
 800aebc:	18e1      	adds	r1, r4, r3
 800aebe:	1c5a      	adds	r2, r3, #1
 800aec0:	2030      	movs	r0, #48	; 0x30
 800aec2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aec6:	4422      	add	r2, r4
 800aec8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aecc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aed0:	3302      	adds	r3, #2
 800aed2:	e7c7      	b.n	800ae64 <_printf_common+0x58>
 800aed4:	2301      	movs	r3, #1
 800aed6:	4622      	mov	r2, r4
 800aed8:	4649      	mov	r1, r9
 800aeda:	4638      	mov	r0, r7
 800aedc:	47c0      	blx	r8
 800aede:	3001      	adds	r0, #1
 800aee0:	d0e6      	beq.n	800aeb0 <_printf_common+0xa4>
 800aee2:	3601      	adds	r6, #1
 800aee4:	e7d9      	b.n	800ae9a <_printf_common+0x8e>
	...

0800aee8 <_printf_i>:
 800aee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aeec:	7e0f      	ldrb	r7, [r1, #24]
 800aeee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aef0:	2f78      	cmp	r7, #120	; 0x78
 800aef2:	4691      	mov	r9, r2
 800aef4:	4680      	mov	r8, r0
 800aef6:	460c      	mov	r4, r1
 800aef8:	469a      	mov	sl, r3
 800aefa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800aefe:	d807      	bhi.n	800af10 <_printf_i+0x28>
 800af00:	2f62      	cmp	r7, #98	; 0x62
 800af02:	d80a      	bhi.n	800af1a <_printf_i+0x32>
 800af04:	2f00      	cmp	r7, #0
 800af06:	f000 80d8 	beq.w	800b0ba <_printf_i+0x1d2>
 800af0a:	2f58      	cmp	r7, #88	; 0x58
 800af0c:	f000 80a3 	beq.w	800b056 <_printf_i+0x16e>
 800af10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800af18:	e03a      	b.n	800af90 <_printf_i+0xa8>
 800af1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800af1e:	2b15      	cmp	r3, #21
 800af20:	d8f6      	bhi.n	800af10 <_printf_i+0x28>
 800af22:	a101      	add	r1, pc, #4	; (adr r1, 800af28 <_printf_i+0x40>)
 800af24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af28:	0800af81 	.word	0x0800af81
 800af2c:	0800af95 	.word	0x0800af95
 800af30:	0800af11 	.word	0x0800af11
 800af34:	0800af11 	.word	0x0800af11
 800af38:	0800af11 	.word	0x0800af11
 800af3c:	0800af11 	.word	0x0800af11
 800af40:	0800af95 	.word	0x0800af95
 800af44:	0800af11 	.word	0x0800af11
 800af48:	0800af11 	.word	0x0800af11
 800af4c:	0800af11 	.word	0x0800af11
 800af50:	0800af11 	.word	0x0800af11
 800af54:	0800b0a1 	.word	0x0800b0a1
 800af58:	0800afc5 	.word	0x0800afc5
 800af5c:	0800b083 	.word	0x0800b083
 800af60:	0800af11 	.word	0x0800af11
 800af64:	0800af11 	.word	0x0800af11
 800af68:	0800b0c3 	.word	0x0800b0c3
 800af6c:	0800af11 	.word	0x0800af11
 800af70:	0800afc5 	.word	0x0800afc5
 800af74:	0800af11 	.word	0x0800af11
 800af78:	0800af11 	.word	0x0800af11
 800af7c:	0800b08b 	.word	0x0800b08b
 800af80:	682b      	ldr	r3, [r5, #0]
 800af82:	1d1a      	adds	r2, r3, #4
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	602a      	str	r2, [r5, #0]
 800af88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800af90:	2301      	movs	r3, #1
 800af92:	e0a3      	b.n	800b0dc <_printf_i+0x1f4>
 800af94:	6820      	ldr	r0, [r4, #0]
 800af96:	6829      	ldr	r1, [r5, #0]
 800af98:	0606      	lsls	r6, r0, #24
 800af9a:	f101 0304 	add.w	r3, r1, #4
 800af9e:	d50a      	bpl.n	800afb6 <_printf_i+0xce>
 800afa0:	680e      	ldr	r6, [r1, #0]
 800afa2:	602b      	str	r3, [r5, #0]
 800afa4:	2e00      	cmp	r6, #0
 800afa6:	da03      	bge.n	800afb0 <_printf_i+0xc8>
 800afa8:	232d      	movs	r3, #45	; 0x2d
 800afaa:	4276      	negs	r6, r6
 800afac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800afb0:	485e      	ldr	r0, [pc, #376]	; (800b12c <_printf_i+0x244>)
 800afb2:	230a      	movs	r3, #10
 800afb4:	e019      	b.n	800afea <_printf_i+0x102>
 800afb6:	680e      	ldr	r6, [r1, #0]
 800afb8:	602b      	str	r3, [r5, #0]
 800afba:	f010 0f40 	tst.w	r0, #64	; 0x40
 800afbe:	bf18      	it	ne
 800afc0:	b236      	sxthne	r6, r6
 800afc2:	e7ef      	b.n	800afa4 <_printf_i+0xbc>
 800afc4:	682b      	ldr	r3, [r5, #0]
 800afc6:	6820      	ldr	r0, [r4, #0]
 800afc8:	1d19      	adds	r1, r3, #4
 800afca:	6029      	str	r1, [r5, #0]
 800afcc:	0601      	lsls	r1, r0, #24
 800afce:	d501      	bpl.n	800afd4 <_printf_i+0xec>
 800afd0:	681e      	ldr	r6, [r3, #0]
 800afd2:	e002      	b.n	800afda <_printf_i+0xf2>
 800afd4:	0646      	lsls	r6, r0, #25
 800afd6:	d5fb      	bpl.n	800afd0 <_printf_i+0xe8>
 800afd8:	881e      	ldrh	r6, [r3, #0]
 800afda:	4854      	ldr	r0, [pc, #336]	; (800b12c <_printf_i+0x244>)
 800afdc:	2f6f      	cmp	r7, #111	; 0x6f
 800afde:	bf0c      	ite	eq
 800afe0:	2308      	moveq	r3, #8
 800afe2:	230a      	movne	r3, #10
 800afe4:	2100      	movs	r1, #0
 800afe6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800afea:	6865      	ldr	r5, [r4, #4]
 800afec:	60a5      	str	r5, [r4, #8]
 800afee:	2d00      	cmp	r5, #0
 800aff0:	bfa2      	ittt	ge
 800aff2:	6821      	ldrge	r1, [r4, #0]
 800aff4:	f021 0104 	bicge.w	r1, r1, #4
 800aff8:	6021      	strge	r1, [r4, #0]
 800affa:	b90e      	cbnz	r6, 800b000 <_printf_i+0x118>
 800affc:	2d00      	cmp	r5, #0
 800affe:	d04d      	beq.n	800b09c <_printf_i+0x1b4>
 800b000:	4615      	mov	r5, r2
 800b002:	fbb6 f1f3 	udiv	r1, r6, r3
 800b006:	fb03 6711 	mls	r7, r3, r1, r6
 800b00a:	5dc7      	ldrb	r7, [r0, r7]
 800b00c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b010:	4637      	mov	r7, r6
 800b012:	42bb      	cmp	r3, r7
 800b014:	460e      	mov	r6, r1
 800b016:	d9f4      	bls.n	800b002 <_printf_i+0x11a>
 800b018:	2b08      	cmp	r3, #8
 800b01a:	d10b      	bne.n	800b034 <_printf_i+0x14c>
 800b01c:	6823      	ldr	r3, [r4, #0]
 800b01e:	07de      	lsls	r6, r3, #31
 800b020:	d508      	bpl.n	800b034 <_printf_i+0x14c>
 800b022:	6923      	ldr	r3, [r4, #16]
 800b024:	6861      	ldr	r1, [r4, #4]
 800b026:	4299      	cmp	r1, r3
 800b028:	bfde      	ittt	le
 800b02a:	2330      	movle	r3, #48	; 0x30
 800b02c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b030:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b034:	1b52      	subs	r2, r2, r5
 800b036:	6122      	str	r2, [r4, #16]
 800b038:	f8cd a000 	str.w	sl, [sp]
 800b03c:	464b      	mov	r3, r9
 800b03e:	aa03      	add	r2, sp, #12
 800b040:	4621      	mov	r1, r4
 800b042:	4640      	mov	r0, r8
 800b044:	f7ff fee2 	bl	800ae0c <_printf_common>
 800b048:	3001      	adds	r0, #1
 800b04a:	d14c      	bne.n	800b0e6 <_printf_i+0x1fe>
 800b04c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b050:	b004      	add	sp, #16
 800b052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b056:	4835      	ldr	r0, [pc, #212]	; (800b12c <_printf_i+0x244>)
 800b058:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b05c:	6829      	ldr	r1, [r5, #0]
 800b05e:	6823      	ldr	r3, [r4, #0]
 800b060:	f851 6b04 	ldr.w	r6, [r1], #4
 800b064:	6029      	str	r1, [r5, #0]
 800b066:	061d      	lsls	r5, r3, #24
 800b068:	d514      	bpl.n	800b094 <_printf_i+0x1ac>
 800b06a:	07df      	lsls	r7, r3, #31
 800b06c:	bf44      	itt	mi
 800b06e:	f043 0320 	orrmi.w	r3, r3, #32
 800b072:	6023      	strmi	r3, [r4, #0]
 800b074:	b91e      	cbnz	r6, 800b07e <_printf_i+0x196>
 800b076:	6823      	ldr	r3, [r4, #0]
 800b078:	f023 0320 	bic.w	r3, r3, #32
 800b07c:	6023      	str	r3, [r4, #0]
 800b07e:	2310      	movs	r3, #16
 800b080:	e7b0      	b.n	800afe4 <_printf_i+0xfc>
 800b082:	6823      	ldr	r3, [r4, #0]
 800b084:	f043 0320 	orr.w	r3, r3, #32
 800b088:	6023      	str	r3, [r4, #0]
 800b08a:	2378      	movs	r3, #120	; 0x78
 800b08c:	4828      	ldr	r0, [pc, #160]	; (800b130 <_printf_i+0x248>)
 800b08e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b092:	e7e3      	b.n	800b05c <_printf_i+0x174>
 800b094:	0659      	lsls	r1, r3, #25
 800b096:	bf48      	it	mi
 800b098:	b2b6      	uxthmi	r6, r6
 800b09a:	e7e6      	b.n	800b06a <_printf_i+0x182>
 800b09c:	4615      	mov	r5, r2
 800b09e:	e7bb      	b.n	800b018 <_printf_i+0x130>
 800b0a0:	682b      	ldr	r3, [r5, #0]
 800b0a2:	6826      	ldr	r6, [r4, #0]
 800b0a4:	6961      	ldr	r1, [r4, #20]
 800b0a6:	1d18      	adds	r0, r3, #4
 800b0a8:	6028      	str	r0, [r5, #0]
 800b0aa:	0635      	lsls	r5, r6, #24
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	d501      	bpl.n	800b0b4 <_printf_i+0x1cc>
 800b0b0:	6019      	str	r1, [r3, #0]
 800b0b2:	e002      	b.n	800b0ba <_printf_i+0x1d2>
 800b0b4:	0670      	lsls	r0, r6, #25
 800b0b6:	d5fb      	bpl.n	800b0b0 <_printf_i+0x1c8>
 800b0b8:	8019      	strh	r1, [r3, #0]
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	6123      	str	r3, [r4, #16]
 800b0be:	4615      	mov	r5, r2
 800b0c0:	e7ba      	b.n	800b038 <_printf_i+0x150>
 800b0c2:	682b      	ldr	r3, [r5, #0]
 800b0c4:	1d1a      	adds	r2, r3, #4
 800b0c6:	602a      	str	r2, [r5, #0]
 800b0c8:	681d      	ldr	r5, [r3, #0]
 800b0ca:	6862      	ldr	r2, [r4, #4]
 800b0cc:	2100      	movs	r1, #0
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	f7f5 f88e 	bl	80001f0 <memchr>
 800b0d4:	b108      	cbz	r0, 800b0da <_printf_i+0x1f2>
 800b0d6:	1b40      	subs	r0, r0, r5
 800b0d8:	6060      	str	r0, [r4, #4]
 800b0da:	6863      	ldr	r3, [r4, #4]
 800b0dc:	6123      	str	r3, [r4, #16]
 800b0de:	2300      	movs	r3, #0
 800b0e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0e4:	e7a8      	b.n	800b038 <_printf_i+0x150>
 800b0e6:	6923      	ldr	r3, [r4, #16]
 800b0e8:	462a      	mov	r2, r5
 800b0ea:	4649      	mov	r1, r9
 800b0ec:	4640      	mov	r0, r8
 800b0ee:	47d0      	blx	sl
 800b0f0:	3001      	adds	r0, #1
 800b0f2:	d0ab      	beq.n	800b04c <_printf_i+0x164>
 800b0f4:	6823      	ldr	r3, [r4, #0]
 800b0f6:	079b      	lsls	r3, r3, #30
 800b0f8:	d413      	bmi.n	800b122 <_printf_i+0x23a>
 800b0fa:	68e0      	ldr	r0, [r4, #12]
 800b0fc:	9b03      	ldr	r3, [sp, #12]
 800b0fe:	4298      	cmp	r0, r3
 800b100:	bfb8      	it	lt
 800b102:	4618      	movlt	r0, r3
 800b104:	e7a4      	b.n	800b050 <_printf_i+0x168>
 800b106:	2301      	movs	r3, #1
 800b108:	4632      	mov	r2, r6
 800b10a:	4649      	mov	r1, r9
 800b10c:	4640      	mov	r0, r8
 800b10e:	47d0      	blx	sl
 800b110:	3001      	adds	r0, #1
 800b112:	d09b      	beq.n	800b04c <_printf_i+0x164>
 800b114:	3501      	adds	r5, #1
 800b116:	68e3      	ldr	r3, [r4, #12]
 800b118:	9903      	ldr	r1, [sp, #12]
 800b11a:	1a5b      	subs	r3, r3, r1
 800b11c:	42ab      	cmp	r3, r5
 800b11e:	dcf2      	bgt.n	800b106 <_printf_i+0x21e>
 800b120:	e7eb      	b.n	800b0fa <_printf_i+0x212>
 800b122:	2500      	movs	r5, #0
 800b124:	f104 0619 	add.w	r6, r4, #25
 800b128:	e7f5      	b.n	800b116 <_printf_i+0x22e>
 800b12a:	bf00      	nop
 800b12c:	0800b88d 	.word	0x0800b88d
 800b130:	0800b89e 	.word	0x0800b89e

0800b134 <_read_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	4d07      	ldr	r5, [pc, #28]	; (800b154 <_read_r+0x20>)
 800b138:	4604      	mov	r4, r0
 800b13a:	4608      	mov	r0, r1
 800b13c:	4611      	mov	r1, r2
 800b13e:	2200      	movs	r2, #0
 800b140:	602a      	str	r2, [r5, #0]
 800b142:	461a      	mov	r2, r3
 800b144:	f7f6 ff2c 	bl	8001fa0 <_read>
 800b148:	1c43      	adds	r3, r0, #1
 800b14a:	d102      	bne.n	800b152 <_read_r+0x1e>
 800b14c:	682b      	ldr	r3, [r5, #0]
 800b14e:	b103      	cbz	r3, 800b152 <_read_r+0x1e>
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	bd38      	pop	{r3, r4, r5, pc}
 800b154:	200047fc 	.word	0x200047fc

0800b158 <nan>:
 800b158:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b160 <nan+0x8>
 800b15c:	4770      	bx	lr
 800b15e:	bf00      	nop
 800b160:	00000000 	.word	0x00000000
 800b164:	7ff80000 	.word	0x7ff80000

0800b168 <__ascii_wctomb>:
 800b168:	b149      	cbz	r1, 800b17e <__ascii_wctomb+0x16>
 800b16a:	2aff      	cmp	r2, #255	; 0xff
 800b16c:	bf85      	ittet	hi
 800b16e:	238a      	movhi	r3, #138	; 0x8a
 800b170:	6003      	strhi	r3, [r0, #0]
 800b172:	700a      	strbls	r2, [r1, #0]
 800b174:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b178:	bf98      	it	ls
 800b17a:	2001      	movls	r0, #1
 800b17c:	4770      	bx	lr
 800b17e:	4608      	mov	r0, r1
 800b180:	4770      	bx	lr
	...

0800b184 <__assert_func>:
 800b184:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b186:	4614      	mov	r4, r2
 800b188:	461a      	mov	r2, r3
 800b18a:	4b09      	ldr	r3, [pc, #36]	; (800b1b0 <__assert_func+0x2c>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	4605      	mov	r5, r0
 800b190:	68d8      	ldr	r0, [r3, #12]
 800b192:	b14c      	cbz	r4, 800b1a8 <__assert_func+0x24>
 800b194:	4b07      	ldr	r3, [pc, #28]	; (800b1b4 <__assert_func+0x30>)
 800b196:	9100      	str	r1, [sp, #0]
 800b198:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b19c:	4906      	ldr	r1, [pc, #24]	; (800b1b8 <__assert_func+0x34>)
 800b19e:	462b      	mov	r3, r5
 800b1a0:	f000 f80e 	bl	800b1c0 <fiprintf>
 800b1a4:	f000 f848 	bl	800b238 <abort>
 800b1a8:	4b04      	ldr	r3, [pc, #16]	; (800b1bc <__assert_func+0x38>)
 800b1aa:	461c      	mov	r4, r3
 800b1ac:	e7f3      	b.n	800b196 <__assert_func+0x12>
 800b1ae:	bf00      	nop
 800b1b0:	20000010 	.word	0x20000010
 800b1b4:	0800b8af 	.word	0x0800b8af
 800b1b8:	0800b8bc 	.word	0x0800b8bc
 800b1bc:	0800b8ea 	.word	0x0800b8ea

0800b1c0 <fiprintf>:
 800b1c0:	b40e      	push	{r1, r2, r3}
 800b1c2:	b503      	push	{r0, r1, lr}
 800b1c4:	4601      	mov	r1, r0
 800b1c6:	ab03      	add	r3, sp, #12
 800b1c8:	4805      	ldr	r0, [pc, #20]	; (800b1e0 <fiprintf+0x20>)
 800b1ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1ce:	6800      	ldr	r0, [r0, #0]
 800b1d0:	9301      	str	r3, [sp, #4]
 800b1d2:	f7ff fceb 	bl	800abac <_vfiprintf_r>
 800b1d6:	b002      	add	sp, #8
 800b1d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1dc:	b003      	add	sp, #12
 800b1de:	4770      	bx	lr
 800b1e0:	20000010 	.word	0x20000010

0800b1e4 <_fstat_r>:
 800b1e4:	b538      	push	{r3, r4, r5, lr}
 800b1e6:	4d07      	ldr	r5, [pc, #28]	; (800b204 <_fstat_r+0x20>)
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	4604      	mov	r4, r0
 800b1ec:	4608      	mov	r0, r1
 800b1ee:	4611      	mov	r1, r2
 800b1f0:	602b      	str	r3, [r5, #0]
 800b1f2:	f7f6 ff1a 	bl	800202a <_fstat>
 800b1f6:	1c43      	adds	r3, r0, #1
 800b1f8:	d102      	bne.n	800b200 <_fstat_r+0x1c>
 800b1fa:	682b      	ldr	r3, [r5, #0]
 800b1fc:	b103      	cbz	r3, 800b200 <_fstat_r+0x1c>
 800b1fe:	6023      	str	r3, [r4, #0]
 800b200:	bd38      	pop	{r3, r4, r5, pc}
 800b202:	bf00      	nop
 800b204:	200047fc 	.word	0x200047fc

0800b208 <_isatty_r>:
 800b208:	b538      	push	{r3, r4, r5, lr}
 800b20a:	4d06      	ldr	r5, [pc, #24]	; (800b224 <_isatty_r+0x1c>)
 800b20c:	2300      	movs	r3, #0
 800b20e:	4604      	mov	r4, r0
 800b210:	4608      	mov	r0, r1
 800b212:	602b      	str	r3, [r5, #0]
 800b214:	f7f6 ff19 	bl	800204a <_isatty>
 800b218:	1c43      	adds	r3, r0, #1
 800b21a:	d102      	bne.n	800b222 <_isatty_r+0x1a>
 800b21c:	682b      	ldr	r3, [r5, #0]
 800b21e:	b103      	cbz	r3, 800b222 <_isatty_r+0x1a>
 800b220:	6023      	str	r3, [r4, #0]
 800b222:	bd38      	pop	{r3, r4, r5, pc}
 800b224:	200047fc 	.word	0x200047fc

0800b228 <malloc>:
 800b228:	4b02      	ldr	r3, [pc, #8]	; (800b234 <malloc+0xc>)
 800b22a:	4601      	mov	r1, r0
 800b22c:	6818      	ldr	r0, [r3, #0]
 800b22e:	f7fd b9c3 	b.w	80085b8 <_malloc_r>
 800b232:	bf00      	nop
 800b234:	20000010 	.word	0x20000010

0800b238 <abort>:
 800b238:	b508      	push	{r3, lr}
 800b23a:	2006      	movs	r0, #6
 800b23c:	f000 f82c 	bl	800b298 <raise>
 800b240:	2001      	movs	r0, #1
 800b242:	f7f6 fea3 	bl	8001f8c <_exit>

0800b246 <_raise_r>:
 800b246:	291f      	cmp	r1, #31
 800b248:	b538      	push	{r3, r4, r5, lr}
 800b24a:	4604      	mov	r4, r0
 800b24c:	460d      	mov	r5, r1
 800b24e:	d904      	bls.n	800b25a <_raise_r+0x14>
 800b250:	2316      	movs	r3, #22
 800b252:	6003      	str	r3, [r0, #0]
 800b254:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b258:	bd38      	pop	{r3, r4, r5, pc}
 800b25a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b25c:	b112      	cbz	r2, 800b264 <_raise_r+0x1e>
 800b25e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b262:	b94b      	cbnz	r3, 800b278 <_raise_r+0x32>
 800b264:	4620      	mov	r0, r4
 800b266:	f000 f831 	bl	800b2cc <_getpid_r>
 800b26a:	462a      	mov	r2, r5
 800b26c:	4601      	mov	r1, r0
 800b26e:	4620      	mov	r0, r4
 800b270:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b274:	f000 b818 	b.w	800b2a8 <_kill_r>
 800b278:	2b01      	cmp	r3, #1
 800b27a:	d00a      	beq.n	800b292 <_raise_r+0x4c>
 800b27c:	1c59      	adds	r1, r3, #1
 800b27e:	d103      	bne.n	800b288 <_raise_r+0x42>
 800b280:	2316      	movs	r3, #22
 800b282:	6003      	str	r3, [r0, #0]
 800b284:	2001      	movs	r0, #1
 800b286:	e7e7      	b.n	800b258 <_raise_r+0x12>
 800b288:	2400      	movs	r4, #0
 800b28a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b28e:	4628      	mov	r0, r5
 800b290:	4798      	blx	r3
 800b292:	2000      	movs	r0, #0
 800b294:	e7e0      	b.n	800b258 <_raise_r+0x12>
	...

0800b298 <raise>:
 800b298:	4b02      	ldr	r3, [pc, #8]	; (800b2a4 <raise+0xc>)
 800b29a:	4601      	mov	r1, r0
 800b29c:	6818      	ldr	r0, [r3, #0]
 800b29e:	f7ff bfd2 	b.w	800b246 <_raise_r>
 800b2a2:	bf00      	nop
 800b2a4:	20000010 	.word	0x20000010

0800b2a8 <_kill_r>:
 800b2a8:	b538      	push	{r3, r4, r5, lr}
 800b2aa:	4d07      	ldr	r5, [pc, #28]	; (800b2c8 <_kill_r+0x20>)
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	4608      	mov	r0, r1
 800b2b2:	4611      	mov	r1, r2
 800b2b4:	602b      	str	r3, [r5, #0]
 800b2b6:	f7f6 fe59 	bl	8001f6c <_kill>
 800b2ba:	1c43      	adds	r3, r0, #1
 800b2bc:	d102      	bne.n	800b2c4 <_kill_r+0x1c>
 800b2be:	682b      	ldr	r3, [r5, #0]
 800b2c0:	b103      	cbz	r3, 800b2c4 <_kill_r+0x1c>
 800b2c2:	6023      	str	r3, [r4, #0]
 800b2c4:	bd38      	pop	{r3, r4, r5, pc}
 800b2c6:	bf00      	nop
 800b2c8:	200047fc 	.word	0x200047fc

0800b2cc <_getpid_r>:
 800b2cc:	f7f6 be46 	b.w	8001f5c <_getpid>

0800b2d0 <_init>:
 800b2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d2:	bf00      	nop
 800b2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2d6:	bc08      	pop	{r3}
 800b2d8:	469e      	mov	lr, r3
 800b2da:	4770      	bx	lr

0800b2dc <_fini>:
 800b2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2de:	bf00      	nop
 800b2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2e2:	bc08      	pop	{r3}
 800b2e4:	469e      	mov	lr, r3
 800b2e6:	4770      	bx	lr
