// Seed: 1314714184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_2.id_0 = 0;
  assign id_4 = 'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  reg  id_4;
  wand id_5;
  wire id_6;
  wire id_7;
  assign id_5 = 1;
  always begin : LABEL_0
    id_4 <= 1'd0;
  end
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7
  );
endmodule
module module_2 (
    input  wor  id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri1 id_4
);
  task id_6(input id_7, output id_8);
    $display;
  endtask
  wire id_9;
  always_latch id_7 = id_3;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
