# PLCT 开源进展·第 55 期·2024 年 3 月 1 日

## 卷首语


## 本期亮点

（请从 RuyiSDK、CNRV、openEuler 等公众号以及相关群聊中汇总素材）

## RuyiSDK IDE

## RuyiSDK 包管理器

## V8

## Spidermonkey

## OpenJDK Upstream

1. Reviewed JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/17130 (8322179: RISC-V: Implement SHA-1 intrinsic)
- https://github.com/openjdk/jdk/pull/17206 (8322790: RISC-V: Tune costs for shuffles with no conversion)
- https://github.com/openjdk/jdk/pull/17046 (8317721: RISC-V: Implement CRC32 intrinsic)
- https://github.com/openjdk/jdk/pull/17413 (8322174: RISC-V: C2 VectorizedHashCode RVV Version)
- https://github.com/openjdk/jdk/pull/17436 (8323694: RISC-V: Unnecessary ResourceMark in NativeCall::set_destination_mt_safe)
- https://github.com/openjdk/jdk/pull/16989 (8321308: AArch64: Fix matching predication for cbz/cbnz)
- https://github.com/openjdk/jdk/pull/17372 (8323584: AArch64: Unnecessary ResourceMark in NativeCall::set_destination_mt_safe)
- https://github.com/openjdk/jdk/pull/17511 (8324186: AARCH64: Use "dmb.ishst+dmb.ishld" for release barrier)
- https://github.com/openjdk/jdk/pull/17277 (8321137: Reconsider ICStub alignment)
- https://github.com/openjdk/jdk/pull/17450 (JDK-8318228: RISC-V: C2 ConvF2HF)
- https://github.com/openjdk/jdk/pull/17498 (8323748: RISC-V: Add Zfh probe code)
- https://github.com/openjdk/jdk/pull/17519 (8324304: RISC-V: add hw probe flags)
- https://github.com/openjdk/jdk/pull/17513 (8324280: RISC-V: Incorrect implementation in VM_Version::parse_satp_mode)
- https://github.com/openjdk/jdk/pull/17495 (8322630: Remove ICStubs and related safepoints)
- https://github.com/openjdk/jdk/pull/17548 (8324125: Improve class initialization barrier in TemplateTable::_new for RISC-V)
- https://github.com/openjdk/jdk/pull/17646 (8325024: java/security/cert/CertPathValidator/OCSP/OCSPTimeout.java incorrect comment information)

2. Testing before Rampdown/CodeFreeze for LTS versions: OpenJDK 21.0.3 and OpenJDK 17.0.11
- Run OpenJDK tier1-4 regression tests on Unmatched and Licheepi-4A boards.
- Run MineCraft and typical Apache softwares (Netbeans, Lucene, Tomcat, Hadoop, Spark)

3. jdk11u riscv64 backport PR is ready:
- https://github.com/openjdk/riscv-port-jdk11u/pull/3 (8276799: Implementation of JEP 422: Linux/RISC-V Port)
- Finished second round of code review and comments are resolved.
- Performed regression testing on both Unmatched and LicheePi-4A boards.

## OpenJDK RV32G

## OpenJDK8 Backporting

## OpenCV RISC-V 优化

## GNU Toolchain

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

### Jiawei Chen

### Shihua Liao

### Yixuan Chen

### Yulong Shi

## LLVM Monorepo

### Chunyu Liao

### Kiva

### Yongtai Li

### Junjie Zheng

### Tianyu Zhang

## gollvm

## LIBCXX Experimental/simd

## LuaJIT RV64G Porting

## gem5

## Spike

## QEMU

## DynamoRIO RV64GC

- [i#3544 RV64: Implements more functions and enable more tests](https://github.com/DynamoRIO/dynamorio/pull/6617)

## box64

xctan

  - [\[RV64_DYNAREC\] Optimized XOR Ew, Gw when Ew == Gw](https://github.com/ptitSeb/box64/pull/1289)
  - [\[WRAPPERS\] Fixed some typos in rebuild_wrappers.py](https://github.com/ptitSeb/box64/pull/1227)

ksco

  - [\[RV64_INTERP\] Added TSC freq support](https://github.com/ptitSeb/box64/pull/1293)
  - [\[CI\] Repeat until-pass for unstable platform](https://github.com/ptitSeb/box64/pull/1292)
  - [\[RV64_DYNAREC\] Fixed RDTSC handling](https://github.com/ptitSeb/box64/pull/1291)
  - [\[RV64_INTERP\] Comply CMPXCHG16B with dynarec](https://github.com/ptitSeb/box64/pull/1288)
  - [\[RV64_DYNAREC\] Added missing 0F 38 00 PSHUFB opcode for test23](https://github.com/ptitSeb/box64/pull/1282)
  - [\[RV64_DYNAREC\] Added all missing 66 0F opcodes for test17](https://github.com/ptitSeb/box64/pull/1281)
  - [\[RV64_DYNAREC\] Added 2 more 66 0F opcodes for test17](https://github.com/ptitSeb/box64/pull/1278)
  - [\[RV64_DYNAREC\] Added more opcodes](https://github.com/ptitSeb/box64/pull/1277)
  - [\[RV64_DYNAREC\] Added more opcodes](https://github.com/ptitSeb/box64/pull/1276)
  - [\[DYNAREC_RV64\] Minor OF flag fixes and optimizations for emit shift utils](https://github.com/ptitSeb/box64/pull/1275)
  - [\[LIBTOOL\] Fixed my_pthread_attr_init](https://github.com/ptitSeb/box64/pull/1274)
  - [\[DYNAREC_RV64\] Added more opcodes and some minor optimizations](https://github.com/ptitSeb/box64/pull/1272)
  - [Added mknod syscall](https://github.com/ptitSeb/box64/pull/1236)

## dynarmic

- [backend/rv64: Implement basic Add32](https://github.com/merryhime/dynarmic/commit/1571fa01467dbd3b62f3c18a5bca8083e27fa8c8)
- [backend/rv64: Implement GetCFlagFromNZCV](https://github.com/merryhime/dynarmic/commit/0c02aac476493dee09c388856fe02002145d28ee)
- [backend/rv64: Implement basic LogicalShiftRight32](https://github.com/merryhime/dynarmic/commit/ec222db4c0fa8dfaf5ada876082ed1004150b153)
- [backend/rv64: Stub all IR instruction implementations](https://github.com/merryhime/dynarmic/commit/726d3a1d45f1e95d943c51fd85ec7ac73d2c7a16)
- [externals/mcl: Add UNIMPLEMENTED macro](https://github.com/merryhime/dynarmic/commit/631068ab0c391bf37f06bf7f27aecaba25d20adf)
- [backend/rv64: Implement A32SetCpsrNZCV](https://github.com/merryhime/dynarmic/commit/b6ca9d0d3e4db84a313c7124d4cca964cccbeb23)
- [backend/rv64: Implement GetNZCVFromOp](https://github.com/merryhime/dynarmic/commit/66e66cf117ed02c83061f6c82d6fd43edcf6f19d)
- [backend/rv64: Implement basic Sub32](https://github.com/merryhime/dynarmic/commit/e2613ab1e40b4d8e1241e9c25e7ab00908fe3f96)
- [backend/rv64: Implement Identity](https://github.com/merryhime/dynarmic/commit/b9008ee6bde4fcaa55edc8178673358800edc52b)

## riscv-vector-tests

- [Use testfloat3 to generate more test cases](https://github.com/ksco/riscv-vector-tests/commit/a69a8dbb27b97515c0a648ec451764b44a15c579)
- [Add TESTFLOAT3LEVEL option](https://github.com/ksco/riscv-vector-tests/commit/5a38f90cbe1480af7e14856cad5d7663338d4f8b)
- [Fixed generator for vd,vs2,vm format](https://github.com/ksco/riscv-vector-tests/commit/b8d38fe82c2a0a1b26db4775c753fa173bc238be)
- [Add REPEAT option](https://github.com/ksco/riscv-vector-tests/commit/f8346b6d963572c259c4fb36cb61caab570256ad)

## SAIL/ACT

## openArkCompiler community

PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报（OpenArkCompiler Weekly），目前已经更新到第 201 期。

方舟编译器周报每周日晚上通过 Repo、知乎、Bilibili 和邮件列表发布。

- Repo: https://github.com/isrc-cas/arkcompiler-materials
- 知乎：https://www.zhihu.com/column/c_1268247974020747264
- Bilibili：https://www.bilibili.com/read/readlist/rl199373
- 邮件列表及其订阅方式：https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

## CAAT

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## eBPF

## Benchmarking

## Arch Linux

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Gentoo

## Nixpkgs

## openEuler

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Fedora

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## openKylin

## openAnolis

## RT-Thread

## 第3测试小队

## SG2042 Upstream

- linux upstream 工作进展：

  - [[PATCH v9 0/5] riscv: sophgo: add clock support for sg2042][lk-1]: 为 SG2042 添加 clock 支持，第 9 版。
  - [[PATCH v10 0/5] riscv: sophgo: add clock support for sg2042][lk-2]: 为 SG2042 添加 clock 支持，第 10 版。
  - [[PATCH v11 0/5] riscv: sophgo: add clock support for sg2042][lk-3]: 为 SG2042 添加 clock 支持，第 11 版。bindings 部分已经 review 通过，正在 track 驱动部分的 owner 审查驱动部分的补丁。
  - reset 相关补丁已经分别被 [reset 子系统][lk-4] 和 [dts 子系统][lk-5] 接收，并提交 [Upstream PR][lk-6], 有希望进入 v6.9。

[lk-1]: https://lore.kernel.org/linux-riscv/cover.1706854074.git.unicorn_wang@outlook.com/
[lk-2]: https://lore.kernel.org/linux-riscv/cover.1708223519.git.unicorn_wang@outlook.com/
[lk-3]: https://lore.kernel.org/linux-riscv/cover.1708397315.git.unicorn_wang@outlook.com/
[lk-4]: https://lore.kernel.org/lkml/6aeef5bcc9ce007bdd3312f6b96ffb06655ae909.camel@pengutronix.de/
[lk-5]: https://lore.kernel.org/lkml/IA1PR20MB4953A98C51FA1E9D49200372BB552@IA1PR20MB4953.namprd20.prod.outlook.com/
[lk-6]: https://lore.kernel.org/linux-riscv/MA0P287MB2822E853325154E87EAD3DEEFE582@MA0P287MB2822.INDP287.PROD.OUTLOOK.COM/

## Duo Upstream

## RVI Collaborations

### Jie Wu

## 参考链接

- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/plctlab/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/plctlab/PLCT-Open-Reports)
