// Seed: 1848894545
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    output supply0 id_4,
    input wor id_5,
    output uwire id_6
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    output tri id_14,
    output tri0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    output uwire id_19,
    output tri0 id_20,
    input supply1 id_21,
    output wor id_22,
    output wor id_23,
    input tri0 id_24,
    input tri1 id_25,
    input tri id_26,
    input wor id_27,
    input tri1 id_28,
    input tri0 id_29,
    input uwire id_30,
    input tri1 id_31,
    input wand id_32,
    output supply1 id_33,
    input tri1 id_34,
    input uwire id_35,
    output supply1 id_36,
    output wand id_37
);
  assign id_37 = 1'b0;
  module_0(
      id_6, id_9, id_28, id_18, id_10, id_21, id_23
  );
  wire id_39;
endmodule
