# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AQ3_FPGA.srcs/sources_1/imports/tmp_srcs/Lab2_TeamX_Carry_Look_Ahead_Adder.v" \
"../../../../AQ3_FPGA.srcs/sources_1/new/testbench_FPGA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
