#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 29 21:30:21 2024
# Process ID: 14740
# Current directory: D:/Vivado/Bao cao/TKVMS/Gost89_OFB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8288 D:\Vivado\Bao cao\TKVMS\Gost89_OFB\Gost89_OFB.xpr
# Log file: D:/Vivado/Bao cao/TKVMS/Gost89_OFB/vivado.log
# Journal file: D:/Vivado/Bao cao/TKVMS/Gost89_OFB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.469 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_decrypt
Compiling module xil_defaultlib.gost89_ofb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Bao -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Vivado/Bao" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 29 21:31:04 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gost89_ofb_tb_behav -key {Behavioral:sim_1:Functional:gost89_ofb_tb} -tclbatch {gost89_ofb_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source gost89_ofb_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 326 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 100
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1161.469 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gost89_ofb_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1161.469 ; gain = 0.000
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 1
add_wave {{/gost89_ofb_tb/ecb_decrypt}} 
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 326 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.496 ; gain = 23.027
