---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF16384,PQ16
  # nprobe: 21
  # QPS 7254.2618788538275
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 336.0
  #         FF: 161189
  #         LUT: 125418
  #         DSP48E: 812
  #         
  # QPS: 7421.543681085666
  # Cycles per query: 18864
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 14
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 12922.41
  #         LUT: 13899.869999999999
  #         DSP48E: 0
  #         
  # QPS: 8528.784648187633
  # Cycles per query: 16415
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 322.0
  #         URAM: 304
  #         FF: 67886
  #         LUT: 50478
  #         DSP48E: 324
  #         
  # QPS: 8147.113594040969
  # Cycles per query: 17184
  # PE_NUM_TABLE_CONSTRUCTION: 6
  # Stage 5:
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 252.0
  #         URAM: 0.0
  #         FF: 70572.0
  #         LUT: 65656.0
  #         DSP48E: 360.0
  #         
  # QPS: 7254.2618788538275
  # Cycles per query: 19299
  # HBM_CHANNEL_NUM: 4
  # STAGE5_COMP_PE_NUM: 12
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 50.0
  #         URAM: 0
  #         FF: 53767.49999999999
  #         LUT: 56572.5
  #         DSP48E: 0
  #         
  # QPS: 11339.705167665641
  # Cycles per query: 12346
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 130608
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 1752.0
  #         URAM: 640.0
  #         FF: 749773.91
  #         LUT: 563320.37
  #         DSP48E: 1532.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 4.0
  #         BRAM_18K: 668.0
  #         URAM: 640.0
  #         FF: 368995.91000000003
  #         LUT: 314176.37
  #         DSP48E: 1516.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.6882440476190476%', 'DSP48E': '0.16276041666666669%', 'FF': '0.07693865740740741%', 'LUT': '0.12453703703703704%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.018601190476190476%', 'DSP48E': '6.608072916666667%', 'FF': '4.664033564814815%', 'LUT': '7.257986111111111%', 'URAM': '26.25%'}
  # Stage 3: {'BRAM_18K': '0.11160714285714285%', 'DSP48E': '0.0%', 'FF': '0.3739123263888889%', 'LUT': '0.804390625%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '5.989583333333334%', 'DSP48E': '2.63671875%', 'FF': '1.9642939814814815%', 'LUT': '2.921180555555556%', 'URAM': '23.75%'}
  # Stage 5: {'BRAM_18K': '4.6875%', 'DSP48E': '2.9296875%', 'FF': '2.042013888888889%', 'LUT': '3.7995370370370374%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.9300595238095238%', 'DSP48E': '0.0%', 'FF': '1.5557725694444442%', 'LUT': '3.2738715277777777%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '5.538922155688622%', 'DSP48E': '1.3192612137203166%', 'FF': '0.7206041931467478%', 'LUT': '0.6849655815935489%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.6849655815935489%
  # Stage 2: {'BRAM_18K': '0.14970059880239522%', 'DSP48E': '53.562005277044854%', 'FF': '43.683140010955675%', 'LUT': '39.91961585144039%', 'URAM': '52.5%'}
  # LUT only:
  # Stage 2: 39.91961585144039%
  # Stage 3: {'BRAM_18K': '0.8982035928143712%', 'DSP48E': '0.0%', 'FF': '3.5020469468076216%', 'LUT': '4.424225157353495%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 4.424225157353495%
  # Stage 4: {'BRAM_18K': '48.20359281437126%', 'DSP48E': '21.372031662269126%', 'FF': '18.397493890921446%', 'LUT': '16.066771667137157%', 'URAM': '47.5%'}
  # LUT only:
  # Stage 4: 16.066771667137157%
  # Stage 5: {'BRAM_18K': '37.72455089820359%', 'DSP48E': '23.7467018469657%', 'FF': '19.12541523834234%', 'LUT': '20.897816089733293%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 20.897816089733293%
  # Stage 6: {'BRAM_18K': '7.48502994011976%', 'DSP48E': '0.0%', 'FF': '14.571299719826158%', 'LUT': '18.00660565274212%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 18.00660565274212%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '32.589285714285715%', 'DSP48E': '12.467447916666668%', 'FF': '21.69484693287037%', 'LUT': '32.599558449074074%', 'URAM': '50.0%'}


  # Constants
  NLIST: 16384
  NPROBE: 21
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 14

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 6

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 4 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 12

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U250 # Supported devices: U280, U250, U50
  FREQ: 140
