Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Feb 10 07:12:50 2022
| Host         : etbplus1241 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   129 |
|    Minimum number of control sets                        |   129 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   299 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   129 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             236 |          110 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             759 |          258 |
| Yes          | No                    | No                     |             591 |          198 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1211 |          405 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+
|      Clock Signal      |                      Enable Signal                     |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  ultrasonido/freq1/CLK | ultrasonido/trig_i_1_n_0                               |                                            |                1 |              1 |
|  clk_IBUF_BUFG         | basesoc_basesoc_serial_tx_rs232phytx0_next_value_ce1   | basesoc_int_rst                            |                1 |              1 |
|  clk_IBUF_BUFG         | picorv32/instr_lui0                                    | picorv32/instr_jalr_i_1_n_0                |                1 |              1 |
|  clk_IBUF_BUFG         |                                                        | ledRGB2_b_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG         |                                                        | ledRGB2_g_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG         | basesoc_obj_uart_bt_tx_rs232phytx1_next_value_ce1      | basesoc_int_rst                            |                1 |              1 |
|  clk_IBUF_BUFG         |                                                        | ledRGB1_g_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG         |                                                        | ledRGB1_r_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG         |                                                        | ledRGB2_r_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG         |                                                        | ledRGB1_b_i_1_n_0                          |                1 |              1 |
|  ultrasonido/freq1/CLK |                                                        |                                            |                1 |              1 |
|  clk_IBUF_BUFG         | basesoc_basesoc_uart_rx_fifo_wrport_we__0              | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_basesoc_tx_tick                                | basesoc_basesoc_tx_phase[31]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_tx_fifo_consume[2]_i_1_n_0                     | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[14]_0[0]             |                2 |              4 |
|  clk_IBUF_BUFG         | basesoc_basesoc_uart_tx_fifo_consume[2]_i_1_n_0        | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_basesoc_rx_tick                                | p_14_in                                    |                2 |              4 |
|  clk_IBUF_BUFG         | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         |                                                        | picorv32/pcpi_div/instr_rem_i_1_n_0        |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_uart_bt_phy_rx_tick                            | basesoc_uart_bt_phy_rx_phase[31]_i_1_n_0   |                2 |              4 |
|  clk_IBUF_BUFG         | basesoc_uart_bt_phy_tx_tick                            | p_10_in                                    |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_rx_fifo_consume[2]_i_1_n_0                     | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_rx_fifo_wrport_we__0                           | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         |                                                        | picorv32/pcpi_mul/instr_mulhu_i_1_n_0      |                1 |              4 |
|  clk_IBUF_BUFG         | picorv32/basesoc_tx_fifo_wrport_we__0                  | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         | picorv32/pcpi_timeout_counter[3]_i_2_n_0               | picorv32/pcpi_mul/SS[0]                    |                1 |              4 |
|  clk_IBUF_BUFG         | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_timer_i_1_n_0               |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_basesoc_uart_rx_fifo_consume[2]_i_1_n_0        | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG         | basesoc_rx_fifo_level0[4]_i_1_n_0                      | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG         | picorv32/basesoc_tx_fifo_level0_reg[0][0]              | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG         | picorv32/instr_lui0                                    | picorv32/decoded_rs1__0[4]                 |                1 |              5 |
|  clk_IBUF_BUFG         | basesoc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0         | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG         | picorv32/E[0]                                          | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG         | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_lhu_i_1_n_0                 |                2 |              5 |
|  clk_IBUF_BUFG         | picorv32/latched_rd[5]_i_1_n_0                         |                                            |                3 |              6 |
|  clk_IBUF_BUFG         | picorv32/pcpi_mul/instr_jal_reg                        | picorv32/pcpi_mul/mem_do_prefetch_reg      |                4 |              6 |
|  clk_IBUF_BUFG         | basesoc_uart_bt_phy_tx_data1_in0                       |                                            |                2 |              7 |
|  clk_IBUF_BUFG         | basesoc_basesoc_tx_data1_in0                           |                                            |                1 |              7 |
|  clk_IBUF_BUFG         | basesoc_uart_bt_phy_rx_data_rs232phyrx1_next_value_ce1 |                                            |                2 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[5]_4[0]                          | basesoc_int_rst                            |                3 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[3]_0[0]                          | basesoc_int_rst                            |                4 |              8 |
|  clk_IBUF_BUFG         | basesoc_tx_fifo_syncfifo_re                            |                                            |                2 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[5]_5[0]                          | basesoc_int_rst                            |                1 |              8 |
|  clk_IBUF_BUFG         | basesoc_basesoc_rx_data_rs232phyrx0_next_value_ce1     |                                            |                3 |              8 |
|  clk_IBUF_BUFG         | basesoc_rx_fifo_rdport_re                              |                                            |                2 |              8 |
|  clk_IBUF_BUFG         | basesoc_basesoc_uart_rx_fifo_rdport_re                 |                                            |                2 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[2]_1[0]                          | basesoc_int_rst                            |                1 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[5]_2[0]                          | basesoc_int_rst                            |                1 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[5]_3[0]                          | basesoc_int_rst                            |                1 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[4]_4[0]                          | basesoc_int_rst                            |                2 |              8 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[13]_2                |                4 |              8 |
|  clk_IBUF_BUFG         | basesoc_basesoc_uart_tx_fifo_syncfifo_re               |                                            |                2 |              8 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[11]_3[0]             |                4 |              8 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[4]_1[0]                          | basesoc_int_rst                            |                5 |              8 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[11]_2[0]             |                3 |              8 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[14]_1[0]             |                2 |              8 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[15]_1[0]             |                3 |              9 |
|  ultrasonido/freq1/CLK | ultrasonido/distance[8]_i_1_n_0                        |                                            |                3 |             10 |
|  clk_IBUF_BUFG         |                                                        | picorv32/SR[0]                             |                2 |             10 |
|  clk_IBUF_BUFG         | basesoc_pxl_tick                                       | RSTC                                       |                3 |             10 |
|  clk_IBUF_BUFG         | basesoc_h_count                                        | clear                                      |                6 |             10 |
|  clk_IBUF_BUFG         | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/decoded_imm[31]_i_1_n_0           |                3 |             12 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[2]_0[0]                          | basesoc_int_rst                            |                7 |             12 |
|  clk_IBUF_BUFG         | picorv32/basesoc_tx_fifo_wrport_we__0                  |                                            |                2 |             16 |
|  clk_IBUF_BUFG         | basesoc_basesoc_uart_rx_fifo_wrport_we__0              |                                            |                2 |             16 |
|  clk_IBUF_BUFG         | basesoc_rx_fifo_wrport_we__0                           |                                            |                2 |             16 |
|  clk_IBUF_BUFG         | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     |                                            |                2 |             16 |
|  ultrasonido/freq1/CLK | ultrasonido/FSM_sequential_status[1]_i_1_n_0           |                                            |               10 |             17 |
|  clk_IBUF_BUFG         | picorv32/mem_xfer                                      |                                            |                7 |             18 |
|  clk_IBUF_BUFG         |                                                        | basesoc_dgt_tick_count[0]_i_1_n_0          |                5 |             18 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[13]_1[0]             |               11 |             19 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[11]_0[0]                         | basesoc_int_rst                            |                8 |             20 |
|  clk_IBUF_BUFG         | picorv32/builder_error                                 | picorv32/mem_valid_reg_0                   |                5 |             20 |
|  clk_IBUF_BUFG         | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/mem_state2                        |                6 |             22 |
|  clk_IBUF_BUFG         |                                                        | ultrasonido/freq1/clear                    |                8 |             29 |
|  clk_IBUF_BUFG         |                                                        | p_10_in                                    |                8 |             31 |
|  clk_IBUF_BUFG         | picorv32/pcpi_div/divisor                              | picorv32/pcpi_div/divisor[30]_i_1_n_0      |                9 |             31 |
|  clk_IBUF_BUFG         |                                                        | basesoc_uart_bt_phy_rx_phase[31]_i_1_n_0   |                8 |             31 |
|  clk_IBUF_BUFG         | picorv32/reg_op1[31]_i_1_n_0                           |                                            |               23 |             32 |
|  clk_IBUF_BUFG         |                                                        | basesoc_ledRGB_2_r_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG         |                                                        | p_14_in                                    |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank5_g_width0_re                  | picorv32/builder_state_reg_2               |               10 |             32 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[4]_2[0]                          | basesoc_int_rst                            |               10 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank6_r_width0_re                  | picorv32/builder_state_reg_6               |               10 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank5_r_period0_re                 | picorv32/builder_state_reg                 |               10 |             32 |
|  clk_IBUF_BUFG         |                                                        | basesoc_ledRGB_2_b_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[4]_3[0]                          | basesoc_int_rst                            |                7 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank6_g_width0_re                  | picorv32/builder_state_reg_8               |               10 |             32 |
|  clk_IBUF_BUFG         |                                                        | basesoc_ledRGB_1_r_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank6_g_period0_re                 | picorv32/builder_state_reg_7               |                9 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank6_b_width0_re                  | picorv32/builder_state_reg_10              |               10 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank5_r_width0_re                  | picorv32/builder_state_reg_0               |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank5_b_width0_re                  | picorv32/builder_state_reg_4               |               11 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank6_r_period0_re                 | picorv32/builder_state_reg_5               |               13 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank5_g_period0_re                 | picorv32/builder_state_reg_1               |               10 |             32 |
|  clk_IBUF_BUFG         |                                                        | basesoc_ledRGB_1_b_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG         | basesoc_basesoc_timer_update_value_re                  | basesoc_int_rst                            |                9 |             32 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[13]_0[0]             |               15 |             32 |
|  clk_IBUF_BUFG         | picorv32/mem_addr_reg[4]_0[0]                          | basesoc_int_rst                            |                9 |             32 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[12]_0[0]             |               14 |             32 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[15]_0[0]             |               14 |             32 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_addr_reg[11]_1[0]             |               17 |             32 |
|  clk_IBUF_BUFG         |                                                        | basesoc_ledRGB_2_g_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/pcpi_div/dividend                             |                                            |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/pcpi_div/divisor                              |                                            |               11 |             32 |
|  clk_IBUF_BUFG         | picorv32/pcpi_div/quotient                             | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |               13 |             32 |
|  clk_IBUF_BUFG         |                                                        | basesoc_basesoc_tx_phase[31]_i_1_n_0       |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/pcpi_mul/pcpi_wr0                             |                                            |               13 |             32 |
|  clk_IBUF_BUFG         | picorv32/reg_op2[31]_i_1_n_0                           |                                            |               11 |             32 |
|  clk_IBUF_BUFG         |                                                        | basesoc_ledRGB_1_g_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank6_b_period0_re                 | picorv32/builder_state_reg_9               |                9 |             32 |
|  clk_IBUF_BUFG         | basesoc_basesoc_bus_errors                             | basesoc_int_rst                            |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/mem_wdata[31]_i_1_n_0                         |                                            |                8 |             32 |
|  clk_IBUF_BUFG         | picorv32/pcpi_div/quotient_msk                         | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |               10 |             32 |
|  clk_IBUF_BUFG         | picorv32/irq_mask                                      | picorv32/mem_state2                        |               20 |             32 |
|  clk_IBUF_BUFG         | picorv32/timer                                         | picorv32/mem_state2                        |               17 |             32 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank5_b_period0_re                 | picorv32/builder_state_reg_3               |               10 |             32 |
|  clk_IBUF_BUFG         | picorv32/mem_addr[31]_i_1_n_0                          |                                            |               21 |             34 |
|  clk_IBUF_BUFG         | picorv32/instr_lui0                                    |                                            |               10 |             34 |
|  clk_IBUF_BUFG         | picorv32/pcpi_mul/basesoc_int_rst_reg                  | picorv32/pcpi_mul/mul_counter[6]           |               17 |             47 |
|  clk_IBUF_BUFG         | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           |                                            |               15 |             51 |
|  clk_IBUF_BUFG         | picorv32/reg_pc                                        | picorv32/mem_state2                        |               25 |             64 |
|  clk_IBUF_BUFG         | picorv32/irq_delay                                     | picorv32/mem_state2                        |               17 |             65 |
|  clk_IBUF_BUFG         | picorv32/builder_csrbank15_mem_adr0_re                 | basesoc_int_rst                            |               24 |             67 |
|  clk_IBUF_BUFG         |                                                        | picorv32/mem_state2                        |               26 |             81 |
|  clk_IBUF_BUFG         | picorv32/p_0_in__0                                     |                                            |               22 |             88 |
|  clk_IBUF_BUFG         |                                                        | basesoc_int_rst                            |               40 |             97 |
|  clk_IBUF_BUFG         | picorv32/pcpi_mul/basesoc_int_rst_reg                  |                                            |               38 |            166 |
|  clk_IBUF_BUFG         |                                                        |                                            |              109 |            235 |
+------------------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+


