Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 22:33:42 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_12_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 1.063ns (34.016%)  route 2.062ns (65.984%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 6.808 - 4.000 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.441ns (routing 1.592ns, distribution 0.849ns)
  Clock Net Delay (Destination): 2.161ns (routing 1.446ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=8250, routed)        2.441     3.378    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X160Y211       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y211       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.457 r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/Q
                         net (fo=1, routed)           0.194     3.651    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/Q[10]
    SLICE_X159Y210       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.774 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1/O
                         net (fo=1, routed)           0.226     4.000    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1_n_0
    SLICE_X161Y209       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     4.051 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1/O
                         net (fo=1, routed)           0.040     4.091    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1_n_0
    SLICE_X161Y209       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     4.128 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1/O
                         net (fo=1, routed)           0.212     4.340    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1_n_0
    SLICE_X163Y211       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.464 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__1/O
                         net (fo=4, routed)           0.202     4.666    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X161Y210       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     4.719 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__1/O
                         net (fo=1, routed)           0.013     4.732    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X161Y210       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.924 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.950    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X161Y211       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.965 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.991    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X161Y212       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.006 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.032    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X161Y213       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.108 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[1]
                         net (fo=6, routed)           0.205     5.313    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level5[26]
    SLICE_X159Y212       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     5.478 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1/O
                         net (fo=1, routed)           0.174     5.652    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1_n_0
    SLICE_X159Y212       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.687 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1/O
                         net (fo=6, routed)           0.328     6.015    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1_n_0
    SLICE_X162Y209       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.113 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__1/O
                         net (fo=13, routed)          0.390     6.503    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X161Y210       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=8250, routed)        2.161     6.808    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X161Y210       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.472     7.280    
                         clock uncertainty           -0.035     7.244    
    SLICE_X161Y210       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.170    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  0.667    




