digraph "CFG for '_Z17Normalize3DKernelPKtPKfS2_Pffiii' function" {
	label="CFG for '_Z17Normalize3DKernelPKtPKfS2_Pffiii' function";

	Node0x5e97940 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %27 = getelementptr i8, i8 addrspace(4)* %10, i64 8\l  %28 = bitcast i8 addrspace(4)* %27 to i16 addrspace(4)*\l  %29 = load i16, i16 addrspace(4)* %28, align 4, !range !4, !invariant.load !5\l  %30 = zext i16 %29 to i32\l  %31 = mul i32 %26, %30\l  %32 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !6\l  %33 = add i32 %31, %32\l  %34 = mul nsw i32 %33, %6\l  %35 = add nsw i32 %25, %34\l  %36 = mul nsw i32 %35, %5\l  %37 = add nsw i32 %17, %36\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds i16, i16 addrspace(1)* %0, i64 %38\l  %40 = load i16, i16 addrspace(1)* %39, align 2, !tbaa !7, !amdgpu.noclobber\l... !5\l  %41 = uitofp i16 %40 to float\l  %42 = fcmp contract ult float %41, %4\l  br i1 %42, label %51, label %43\l|{<s0>T|<s1>F}}"];
	Node0x5e97940:s0 -> Node0x5e9c120;
	Node0x5e97940:s1 -> Node0x5e9c1b0;
	Node0x5e9c1b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%43:\l43:                                               \l  %44 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %46 = fsub contract float %41, %45\l  %47 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  %48 = load float, float addrspace(1)* %47, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %49 = fsub contract float %48, %45\l  %50 = fdiv contract float %46, %49\l  br label %51\l}"];
	Node0x5e9c1b0 -> Node0x5e9c120;
	Node0x5e9c120 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  %52 = phi contract float [ %50, %43 ], [ 0.000000e+00, %8 ]\l  %53 = getelementptr inbounds float, float addrspace(1)* %3, i64 %38\l  store float %52, float addrspace(1)* %53, align 4, !tbaa !11\l  ret void\l}"];
}
