* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jul 13 2021 16:01:57

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : clk_divZ0Z_1
T_1_8_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_4/in_3

End 

Net : clk_div_2_cry_10
T_1_8_wire_logic_cluster/lc_1/cout
T_1_8_wire_logic_cluster/lc_2/in_3

End 

Net : clk_div_RNI06L91Z0Z_11
T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_4/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_2/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_7/in_3

End 

Net : clk_div_RNIM1KP1Z0Z_11
T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_3_6_sp4_h_l_2
T_2_2_sp4_v_t_42
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_3_6_sp4_h_l_2
T_2_2_sp4_v_t_42
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_3_6_sp4_h_l_2
T_2_2_sp4_v_t_42
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_3_6_sp4_h_l_2
T_2_2_sp4_v_t_42
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_3_6_sp4_h_l_2
T_2_2_sp4_v_t_42
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_3/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_3_6_sp4_h_l_2
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_3/cen

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_3_6_sp4_h_l_2
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_3/cen

T_2_6_wire_logic_cluster/lc_4/out
T_3_2_sp4_v_t_44
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

T_2_6_wire_logic_cluster/lc_4/out
T_3_2_sp4_v_t_44
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

T_2_6_wire_logic_cluster/lc_4/out
T_3_2_sp4_v_t_44
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

T_2_6_wire_logic_cluster/lc_4/out
T_3_2_sp4_v_t_44
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : N_78_0
T_2_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

End 

Net : clk_divZ0Z_0
T_2_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g1_1
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g0_1
T_1_8_wire_logic_cluster/lc_4/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : clk_divZ0Z_2
T_2_8_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g2_1
T_1_7_input_2_1
T_1_7_wire_logic_cluster/lc_1/in_2

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divZ0Z_3
T_2_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_input_2_2
T_1_7_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_2/in_1

End 

Net : clk_divZ0Z_4
T_2_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g2_3
T_1_7_input_2_3
T_1_7_wire_logic_cluster/lc_3/in_2

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_1

End 

Net : clk_divZ0Z_5
T_2_8_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g2_4
T_1_7_input_2_4
T_1_7_wire_logic_cluster/lc_4/in_2

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_4/in_1

End 

Net : PWM_NUM_RNIKTNT2Z0Z_0
T_2_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_36
T_0_5_span4_horz_25
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_36
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_36
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_36
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_36
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_36
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

End 

Net : clk_divZ0Z_6
T_2_8_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g2_5
T_1_7_input_2_5
T_1_7_wire_logic_cluster/lc_5/in_2

T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divZ0Z_7
T_2_8_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g2_6
T_1_7_input_2_6
T_1_7_wire_logic_cluster/lc_6/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_6/in_1

End 

Net : PWM_NUM_RNIKTNT2Z0Z_0_cascade_
T_2_6_wire_logic_cluster/lc_2/ltout
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : clk_divZ0Z_8
T_2_8_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g2_7
T_1_7_input_2_7
T_1_7_wire_logic_cluster/lc_7/in_2

T_2_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_7/in_1

End 

Net : clk_divZ0Z_9
T_2_9_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g2_0
T_1_8_input_2_0
T_1_8_wire_logic_cluster/lc_0/in_2

T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_0/in_1

End 

Net : clk_divZ0Z_10
T_2_9_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : clk_div_i_11
T_2_7_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_1/in_1

T_2_7_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : g0_4_cascade_
T_2_6_wire_logic_cluster/lc_1/ltout
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : cntrZ0Z_2
T_1_6_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g2_0
T_2_5_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_wire_logic_cluster/lc_0/in_1

End 

Net : PORT_r3_3
T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_0/in_0

End 

Net : cntrZ0Z_1
T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_4/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : PWM_NUMZ0Z_1
T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_input_2_6
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : PWM_NUMZ0Z_2
T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : PWM_NUMZ0Z_4
T_2_5_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_0/in_1

End 

Net : g0_3
T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_2/in_0

End 

Net : cntrZ0Z_3
T_1_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_2/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_44
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_0/in_0

End 

Net : cntrZ0Z_4
T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g3_1
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g2_1
T_1_6_input_2_3
T_1_6_wire_logic_cluster/lc_3/in_2

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g2_1
T_1_6_input_2_1
T_1_6_wire_logic_cluster/lc_1/in_2

T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : g0_2
T_2_5_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_2/in_1

End 

Net : cntrZ0Z_6
T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

T_2_6_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g1_7
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_wire_logic_cluster/lc_7/in_0

End 

Net : PWM_NUMZ0Z_5
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_38
T_2_7_lc_trk_g1_6
T_2_7_wire_logic_cluster/lc_4/in_1

End 

Net : cntrZ0Z_5
T_1_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g3_3
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

T_1_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

T_1_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_7/in_3

End 

Net : PORT1_c
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_2_2_sp12_v_t_23
T_0_14_span12_horz_20
T_0_14_lc_trk_g1_4
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : PWM_NUMZ0Z_3
T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g2_1
T_2_5_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g2_1
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : PWM_NUMZ0Z_0
T_2_4_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_38
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_1/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_38
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_3/in_3

End 

Net : delayZ0Z_0
T_1_2_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g3_0
T_1_2_wire_logic_cluster/lc_0/in_1

T_1_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_5/in_0

End 

Net : delay_cry_13
T_1_3_wire_logic_cluster/lc_5/cout
T_1_3_wire_logic_cluster/lc_6/in_3

End 

Net : delayZ0Z_1
T_1_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_1/in_1

T_1_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_input_2_5
T_2_2_wire_logic_cluster/lc_5/in_2

End 

Net : delay_cry_12
T_1_3_wire_logic_cluster/lc_4/cout
T_1_3_wire_logic_cluster/lc_5/in_3

Net : delayZ0Z_2
T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g1_2
T_1_2_wire_logic_cluster/lc_2/in_1

T_1_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_5/in_3

End 

Net : delay_cry_11
T_1_3_wire_logic_cluster/lc_3/cout
T_1_3_wire_logic_cluster/lc_4/in_3

Net : delayZ0Z_3
T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_3/in_1

T_1_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_wire_logic_cluster/lc_5/in_1

End 

Net : delay_cry_10
T_1_3_wire_logic_cluster/lc_2/cout
T_1_3_wire_logic_cluster/lc_3/in_3

Net : cntrZ0Z_0
T_1_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g0_5
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

T_1_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_3/in_1

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_5/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g1_5
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

End 

Net : delayZ0Z_4
T_1_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_4/in_1

T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_1/in_3

End 

Net : delay_cry_9
T_1_3_wire_logic_cluster/lc_1/cout
T_1_3_wire_logic_cluster/lc_2/in_3

Net : PORT_r3_1
T_2_7_wire_logic_cluster/lc_4/out
T_2_5_sp4_v_t_37
T_2_6_lc_trk_g3_5
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : delayZ0Z_5
T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_5/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : clk_div_1_cry_9
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : delay_cry_8
T_1_3_wire_logic_cluster/lc_0/cout
T_1_3_wire_logic_cluster/lc_1/in_3

Net : delayZ0Z_6
T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_wire_logic_cluster/lc_6/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g1_6
T_2_2_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_1_3_0_
T_1_3_wire_logic_cluster/carry_in_mux/cout
T_1_3_wire_logic_cluster/lc_0/in_3

Net : bfn_2_9_0_
T_2_9_wire_logic_cluster/carry_in_mux/cout
T_2_9_wire_logic_cluster/lc_0/in_3

Net : un2_cntr_c4
T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g2_0
T_1_6_wire_logic_cluster/lc_1/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_7/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g2_0
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : delayZ0Z_7
T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g3_7
T_1_2_wire_logic_cluster/lc_7/in_1

T_1_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_2/in_0

End 

Net : un1_cntr_0
T_2_7_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : delay_cry_6
T_1_2_wire_logic_cluster/lc_6/cout
T_1_2_wire_logic_cluster/lc_7/in_3

Net : clk_div_1_cry_7
T_2_8_wire_logic_cluster/lc_6/cout
T_2_8_wire_logic_cluster/lc_7/in_3

Net : PORT_r3_2
T_2_5_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : clk_div_1_cry_6
T_2_8_wire_logic_cluster/lc_5/cout
T_2_8_wire_logic_cluster/lc_6/in_3

Net : delay_cry_5
T_1_2_wire_logic_cluster/lc_5/cout
T_1_2_wire_logic_cluster/lc_6/in_3

Net : delayZ0Z_8
T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g3_0
T_1_3_wire_logic_cluster/lc_0/in_1

T_1_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g2_0
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

End 

Net : delayZ0Z_9
T_1_3_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_1/in_1

T_1_3_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_2/in_3

End 

Net : delay_cry_4
T_1_2_wire_logic_cluster/lc_4/cout
T_1_2_wire_logic_cluster/lc_5/in_3

Net : clk_div_1_cry_5
T_2_8_wire_logic_cluster/lc_4/cout
T_2_8_wire_logic_cluster/lc_5/in_3

Net : delayZ0Z_10
T_1_3_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_2/in_1

T_1_3_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_2/in_1

End 

Net : delay_cry_3
T_1_2_wire_logic_cluster/lc_3/cout
T_1_2_wire_logic_cluster/lc_4/in_3

Net : clk_div_1_cry_4
T_2_8_wire_logic_cluster/lc_3/cout
T_2_8_wire_logic_cluster/lc_4/in_3

Net : delay_cry_2
T_1_2_wire_logic_cluster/lc_2/cout
T_1_2_wire_logic_cluster/lc_3/in_3

Net : clk_div_1_cry_3
T_2_8_wire_logic_cluster/lc_2/cout
T_2_8_wire_logic_cluster/lc_3/in_3

Net : delayZ0Z_11
T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_3/in_1

T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_7/in_3

End 

Net : delay_cry_1
T_1_2_wire_logic_cluster/lc_1/cout
T_1_2_wire_logic_cluster/lc_2/in_3

Net : clk_div_1_cry_2
T_2_8_wire_logic_cluster/lc_1/cout
T_2_8_wire_logic_cluster/lc_2/in_3

Net : delayZ0Z_12
T_1_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_4/in_1

T_1_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_input_2_7
T_1_3_wire_logic_cluster/lc_7/in_2

End 

Net : clk_div_1_cry_1
T_2_8_wire_logic_cluster/lc_0/cout
T_2_8_wire_logic_cluster/lc_1/in_3

Net : delay_cry_0
T_1_2_wire_logic_cluster/lc_0/cout
T_1_2_wire_logic_cluster/lc_1/in_3

Net : delayZ0Z_13
T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_5/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_7/in_1

End 

Net : howZ0Z_0
T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_7/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_3/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/in_3

End 

Net : howZ0Z_2
T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : delayZ0Z_14
T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_6/in_1

T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_7/in_0

End 

Net : howZ0Z_1
T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_5/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : BUT2_c
T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_7_2_sp4_h_l_9
T_6_2_lc_trk_g0_1
T_6_2_wire_logic_cluster/lc_1/in_0

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_7_2_sp4_h_l_9
T_6_2_lc_trk_g0_1
T_6_2_input_2_5
T_6_2_wire_logic_cluster/lc_5/in_2

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_7_2_sp4_h_l_9
T_6_2_lc_trk_g0_1
T_6_2_wire_logic_cluster/lc_4/in_1

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_7_2_sp4_h_l_9
T_6_2_sp4_v_t_38
T_6_3_lc_trk_g3_6
T_6_3_wire_logic_cluster/lc_4/in_3

End 

Net : CLK_0_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

End 

Net : bfn_1_2_0_
Net : downZ0Z_0
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g0_4
T_6_3_input_2_4
T_6_3_wire_logic_cluster/lc_4/in_2

T_6_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_0/in_3

T_6_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_2/in_3

T_6_3_wire_logic_cluster/lc_4/out
T_0_3_span12_horz_4
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_6/in_3

T_6_3_wire_logic_cluster/lc_4/out
T_4_3_sp4_h_l_5
T_3_3_sp4_v_t_40
T_2_4_lc_trk_g3_0
T_2_4_wire_logic_cluster/lc_2/in_3

T_6_3_wire_logic_cluster/lc_4/out
T_4_3_sp4_h_l_5
T_3_3_sp4_v_t_40
T_2_4_lc_trk_g3_0
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

End 

Net : downZ0Z_1
T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_2_3_sp12_h_l_0
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_4_3_sp4_h_l_8
T_3_3_sp4_v_t_45
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : downZ0Z_2
T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_3_3_sp4_h_l_1
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_4/in_3

End 

Net : BUT1_c
T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_8
T_7_1_sp4_h_l_1
T_6_1_sp4_v_t_42
T_5_2_lc_trk_g3_2
T_5_2_wire_logic_cluster/lc_7/in_0

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_16
T_7_2_sp4_h_l_5
T_3_2_sp4_h_l_5
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_3/in_3

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_16
T_7_2_sp4_h_l_5
T_3_2_sp4_h_l_5
T_4_2_lc_trk_g3_5
T_4_2_input_2_0
T_4_2_wire_logic_cluster/lc_0/in_2

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_16
T_7_2_sp4_h_l_5
T_3_2_sp4_h_l_5
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_5/in_3

End 

Net : how_1_c2
T_2_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_4/in_0

End 

Net : level_0
T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g1_0
T_4_2_input_2_5
T_4_2_wire_logic_cluster/lc_5/in_2

T_4_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_input_2_7
T_5_2_wire_logic_cluster/lc_7/in_2

End 

Net : shift2_0Z0Z_1
T_6_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_input_2_4
T_6_2_wire_logic_cluster/lc_4/in_2

T_6_2_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g0_7
T_6_3_wire_logic_cluster/lc_4/in_1

End 

Net : shift2_0Z0Z_2
T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g2_1
T_6_2_wire_logic_cluster/lc_7/in_0

T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g2_1
T_6_2_wire_logic_cluster/lc_5/in_0

T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g2_1
T_6_2_wire_logic_cluster/lc_4/in_3

T_6_2_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_21
T_6_2_sp4_v_t_42
T_6_3_lc_trk_g2_2
T_6_3_wire_logic_cluster/lc_0/cen

End 

Net : shift2_ret_1_RNITCIZ0Z51
T_6_2_wire_logic_cluster/lc_4/out
T_6_1_sp4_v_t_40
T_6_0_span4_vert_1
T_6_1_sp4_v_t_44
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/cen

T_6_2_wire_logic_cluster/lc_4/out
T_6_1_sp4_v_t_40
T_6_0_span4_vert_1
T_6_1_sp4_v_t_44
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/cen

End 

Net : shift_0Z0Z_1
T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_0/in_3

T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_5/in_0

T_4_2_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g0_4
T_5_2_wire_logic_cluster/lc_7/in_3

End 

Net : shift_0Z0Z_2
T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g1_3
T_4_2_wire_logic_cluster/lc_4/in_0

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g1_3
T_4_2_wire_logic_cluster/lc_0/in_0

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g1_3
T_4_2_wire_logic_cluster/lc_5/in_1

T_4_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_1/cen

End 

Net : shift_ret_1_RNI69IQZ0
T_4_2_wire_logic_cluster/lc_5/out
T_4_0_span4_vert_23
T_4_2_sp4_v_t_43
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_4/cen

T_4_2_wire_logic_cluster/lc_5/out
T_4_0_span4_vert_23
T_4_2_sp4_v_t_43
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_4/cen

End 

Net : level2_0
T_6_2_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_4/in_0

T_6_2_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_4/in_0

End 

Net : un1_ten_ms_10
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g1_2
T_2_2_wire_logic_cluster/lc_6/in_3

End 

Net : un1_ten_ms_7
T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_6/in_0

End 

Net : un1_ten_ms_8_cascade_
T_2_2_wire_logic_cluster/lc_5/ltout
T_2_2_wire_logic_cluster/lc_6/in_2

End 

Net : un1_ten_ms_9
T_1_3_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g2_7
T_2_2_wire_logic_cluster/lc_6/in_1

End 

Net : un1_ten_ms_i
T_2_2_wire_logic_cluster/lc_6/out
T_0_2_span12_horz_0
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_0_2_span12_horz_0
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_0_2_span12_horz_0
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_sp4_h_l_1
T_6_2_sp4_h_l_1
T_5_2_lc_trk_g1_1
T_5_2_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_0_2_span4_horz_4
T_4_2_sp4_v_t_41
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_0_2_span4_horz_4
T_4_2_sp4_v_t_41
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_sp4_h_l_1
T_6_2_sp4_h_l_4
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_sp4_h_l_1
T_6_2_sp4_h_l_4
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_sp4_h_l_1
T_6_2_sp4_h_l_4
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_sp4_h_l_1
T_6_2_sp4_h_l_4
T_5_2_sp4_v_t_41
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_sp4_h_l_1
T_6_2_sp4_h_l_4
T_5_2_sp4_v_t_41
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_3/clk

T_2_2_wire_logic_cluster/lc_6/out
T_2_0_span4_vert_41
T_3_4_sp4_h_l_4
T_6_0_span4_vert_41
T_6_3_lc_trk_g1_1
T_6_3_wire_logic_cluster/lc_3/clk

End 

Net : upZ0Z_0
T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g3_7
T_5_2_wire_logic_cluster/lc_7/in_1

T_5_2_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_5/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_2/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_4_2_sp4_h_l_6
T_3_2_sp4_v_t_43
T_2_3_lc_trk_g3_3
T_2_3_input_2_6
T_2_3_wire_logic_cluster/lc_6/in_2

T_5_2_wire_logic_cluster/lc_7/out
T_4_2_sp4_h_l_6
T_3_2_sp4_v_t_43
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_7/out
T_4_2_sp4_h_l_6
T_3_2_sp4_v_t_43
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_1/in_0

End 

Net : upZ0Z_1
T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_5/in_0

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_2_3_sp4_v_t_39
T_2_4_lc_trk_g3_7
T_2_4_wire_logic_cluster/lc_1/in_1

End 

Net : upZ0Z_2
T_4_3_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g3_2
T_4_3_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_2/out
T_4_0_span4_vert_44
T_0_4_span4_horz_9
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_4/in_1

End 

