
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102794                       # Number of seconds simulated
sim_ticks                                102794427723                       # Number of ticks simulated
final_tick                               632432145033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127686                       # Simulator instruction rate (inst/s)
host_op_rate                                   161283                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5945231                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902096                       # Number of bytes of host memory used
host_seconds                                 17290.23                       # Real time elapsed on the host
sim_insts                                  2207717210                       # Number of instructions simulated
sim_ops                                    2788625670                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       781056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1609728                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2393728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1072640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1072640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12576                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18701                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8380                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8380                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7598233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15659682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23286554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28640                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10434807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10434807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10434807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7598233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15659682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33721361                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               246509420                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21393080                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429091                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906432                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8413997                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8104336                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231137                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86350                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192929448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120327751                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21393080                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10335473                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25426034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5679391                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7386893                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11798811                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229487190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204061156     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2721150      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134846      0.93%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2295325      1.00%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956835      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088023      0.47%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747739      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939299      0.85%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12542817      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229487190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086784                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.488126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190666642                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9688807                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25276838                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116618                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3738281                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642953                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145266083                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51736                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3738281                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190925740                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6499287                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2067541                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25141319                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1115010                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145052265                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          198                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429783                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557649                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3191                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202969799                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675993039                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675993039                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34519093                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32576                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16496                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3595849                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13960422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295619                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1731888                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144533769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137170632                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79330                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20080510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41548288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229487190                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597727                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171635864     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24370982     10.62%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12314419      5.37%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7991171      3.48%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6577646      2.87%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582472      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3181416      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779901      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53319      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229487190                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         963215     75.25%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        147420     11.52%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169357     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113737274     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007066      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13607355      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802857      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137170632                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556452                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279992                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009331                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505187776                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164647563                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133364397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138450624                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148345                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1808822                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          714                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132625                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3738281                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5770798                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       303080                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144566342                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13960422                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842191                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16493                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        238481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12484                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          714                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200294                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134588465                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13479592                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582167                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282142                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19212887                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802550                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545977                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133367645                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133364397                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79211626                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213486551                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541011                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371038                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22109269                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927483                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225748909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.542489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396265                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175977246     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23322295     10.33%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10818347      4.79%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4823756      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655685      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544416      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533886      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098254      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2975024      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225748909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2975024                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367349517                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292889612                       # The number of ROB writes
system.switch_cpus0.timesIdled                2837058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17022230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465094                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465094                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405664                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405664                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608433443                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183766988                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137933297                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               246509418                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22510856                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18243901                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2061773                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8942353                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8475099                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2527168                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93018                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190211181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125196626                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22510856                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11002267                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27427144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6343006                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4185720                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11904248                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2061202                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226058472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198631328     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2553480      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2013163      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4720448      2.09%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1017448      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1580977      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1213998      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          762700      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13564930      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226058472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091318                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507878                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188106537                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6352719                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27317536                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        90648                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4191028                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3873354                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43939                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153554250                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81833                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4191028                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188625227                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1613469                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3301187                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26858540                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1469017                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153411125                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22228                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        282448                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       183814                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    215783107                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    715931718                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    715931718                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175057547                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40725560                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39040                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22073                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4844358                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14928365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7417794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       137914                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1651767                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152304250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39016                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142957965                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147093                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25611874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53478398                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226058472                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303456                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164451730     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26386412     11.67%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12799894      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8567704      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7918884      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2664061      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2747721      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       390042      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       132024      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226058472                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         410412     58.88%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        143643     20.61%     79.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142924     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120058830     83.98%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2165214      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16957      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13361142      9.35%     94.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7355822      5.15%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142957965                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579929                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             696979                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004875                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    512818474                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177955631                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139281540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143654944                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       358448                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3407493                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1069                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212531                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4191028                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1054446                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98465                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152343268                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14928365                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7417794                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22058                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          491                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1118003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172548                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290551                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140351056                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12898940                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2606909                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20253442                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19889859                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7354502                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569354                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139282459                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139281540                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82490909                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227800893                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565015                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362118                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102554682                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125946795                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26397779                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2064905                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221867444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372415                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168986779     76.17%     76.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24885922     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10865413      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6171110      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4472457      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1753631      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1359541      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       979240      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2393351      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221867444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102554682                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125946795                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18726135                       # Number of memory references committed
system.switch_cpus1.commit.loads             11520872                       # Number of loads committed
system.switch_cpus1.commit.membars              16958                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18096066                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113482633                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2564042                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2393351                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           371818667                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308880306                       # The number of ROB writes
system.switch_cpus1.timesIdled                3075847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20450946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102554682                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125946795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102554682                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.403688                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.403688                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416027                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416027                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632174382                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193960330                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141791979                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33916                       # number of misc regfile writes
system.l20.replacements                          6112                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1081188                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38880                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.808333                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11963.366582                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.821552                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3115.528002                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             8.284291                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17670.999573                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.365093                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000300                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.095078                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.539276                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89184                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89184                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37340                       # number of Writeback hits
system.l20.Writeback_hits::total                37340                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89184                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89184                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89184                       # number of overall hits
system.l20.overall_hits::total                  89184                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6102                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6112                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6102                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6112                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6102                       # number of overall misses
system.l20.overall_misses::total                 6112                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1855414                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1242212879                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1244068293                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1855414                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1242212879                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1244068293                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1855414                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1242212879                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1244068293                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95286                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95296                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37340                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37340                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95286                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95296                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95286                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95296                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064039                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.064137                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064039                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.064137                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064039                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.064137                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 185541.400000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203574.709767                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203545.205007                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 185541.400000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203574.709767                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203545.205007                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 185541.400000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203574.709767                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203545.205007                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4397                       # number of writebacks
system.l20.writebacks::total                     4397                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6102                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6112                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6102                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6112                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6102                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6112                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1255747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    876297205                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    877552952                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1255747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    876297205                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    877552952                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1255747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    876297205                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    877552952                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064039                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.064137                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064039                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.064137                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064039                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.064137                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 125574.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143608.194854                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143578.689791                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 125574.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143608.194854                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143578.689791                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 125574.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143608.194854                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143578.689791                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12589                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          924145                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45357                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.374915                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6727.263998                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.938988                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5184.082580                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            87.552334                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20757.162100                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.205300                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000364                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.158206                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002672                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.633458                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        62623                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  62623                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24708                       # number of Writeback hits
system.l21.Writeback_hits::total                24708                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        62623                       # number of demand (read+write) hits
system.l21.demand_hits::total                   62623                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        62623                       # number of overall hits
system.l21.overall_hits::total                  62623                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12576                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12589                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12576                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12589                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12576                       # number of overall misses
system.l21.overall_misses::total                12589                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2450014                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2574006454                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2576456468                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2450014                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2574006454                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2576456468                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2450014                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2574006454                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2576456468                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75199                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75212                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24708                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24708                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75199                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75212                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75199                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75212                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167236                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167380                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167236                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167380                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167236                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167380                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 188462.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204676.085719                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204659.342918                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 188462.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204676.085719                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204659.342918                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 188462.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204676.085719                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204659.342918                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3983                       # number of writebacks
system.l21.writebacks::total                     3983                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12576                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12589                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12576                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12589                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12576                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12589                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1664078                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1817188606                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1818852684                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1664078                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1817188606                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1818852684                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1664078                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1817188606                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1818852684                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167236                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167380                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167236                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167380                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167236                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167380                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       128006                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144496.549459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144479.520534                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       128006                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144496.549459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144479.520534                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       128006                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144496.549459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144479.520534                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.821546                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011806451                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849737.570384                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.821546                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015740                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11798801                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11798801                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11798801                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11798801                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11798801                       # number of overall hits
system.cpu0.icache.overall_hits::total       11798801                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2043414                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2043414                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2043414                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2043414                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2043414                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2043414                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11798811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11798811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11798811                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11798811                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11798811                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11798811                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 204341.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 204341.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 204341.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 204341.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 204341.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 204341.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1938414                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1938414                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1938414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1938414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1938414                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1938414                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193841.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193841.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 193841.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193841.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 193841.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193841.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95286                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190967083                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95542                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1998.776276                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.585187                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.414813                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916348                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083652                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382927                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16341                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16341                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18060169                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18060169                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18060169                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18060169                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       396838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       396838                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       396908                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        396908                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       396908                       # number of overall misses
system.cpu0.dcache.overall_misses::total       396908                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34095415288                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34095415288                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9284824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9284824                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34104700112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34104700112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34104700112                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34104700112                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10779765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10779765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18457077                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18457077                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18457077                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18457077                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036813                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036813                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021504                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021504                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021504                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021504                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 85917.717779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85917.717779                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 132640.342857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 132640.342857                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 85925.957935                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85925.957935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 85925.957935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85925.957935                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37340                       # number of writebacks
system.cpu0.dcache.writebacks::total            37340                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301552                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301552                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301622                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301622                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301622                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301622                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95286                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95286                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95286                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95286                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7342150504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7342150504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7342150504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7342150504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7342150504                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7342150504                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77053.822219                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77053.822219                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77053.822219                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77053.822219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77053.822219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77053.822219                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997069                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017074383                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071434.588595                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997069                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11904234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11904234                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11904234                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11904234                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11904234                       # number of overall hits
system.cpu1.icache.overall_hits::total       11904234                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2909238                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2909238                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2909238                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2909238                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2909238                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2909238                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11904248                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11904248                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11904248                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11904248                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11904248                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11904248                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 207802.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 207802.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 207802.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 207802.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 207802.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 207802.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2557914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2557914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2557914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2557914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2557914                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2557914                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196762.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 196762.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 196762.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 196762.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 196762.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 196762.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75199                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180696661                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75455                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2394.760599                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.216212                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.783788                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9664739                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9664739                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7171348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7171348                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21747                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21747                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16958                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16958                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16836087                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16836087                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16836087                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16836087                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181439                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181439                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181439                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181439                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181439                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18987617697                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18987617697                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18987617697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18987617697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18987617697                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18987617697                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9846178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9846178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7171348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7171348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17017526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17017526                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17017526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17017526                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018427                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010662                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104650.145211                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104650.145211                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104650.145211                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104650.145211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104650.145211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104650.145211                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24708                       # number of writebacks
system.cpu1.dcache.writebacks::total            24708                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106240                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106240                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106240                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106240                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75199                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75199                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75199                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6793551718                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6793551718                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6793551718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6793551718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6793551718                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6793551718                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90340.984827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90340.984827                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90340.984827                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90340.984827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90340.984827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90340.984827                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
