module fy
  ( output reg [2:4][1:1][0:0] jwxswprsvl
  , input logic [4:2][3:2] mubqerumi [4:3]
  , input logic [4:3][3:4][0:4][2:0] rrj
  , input wor logic [4:1][0:2][0:2][1:4] vuklsps [3:1][4:3][4:3]
  , input realtime dkfwwkm [3:0]
  );
  
  
  or gud(ovz, jrng, rjnoymog);
  
  nand xsgzhw(rjnoymog, fmxrbckl, rjnoymog);
  
  
  // Top inputs -> top outputs assigns
  
  // Single-driven assigns
  assign fmxrbckl = 'b1;
  
  // Multi-driven assigns
  assign rjnoymog = 'b0;
  assign rjnoymog = 'bz;
endmodule: fy

module f
  ( output tri0 logic in
  , output reg [2:1][0:2][1:0] mjamcqjix
  , output tri0 logic [1:4][1:0] phxlo [4:2][1:0][2:2]
  , output bit [3:2][0:4] o [0:3]
  , input uwire logic [2:0][0:3] h [1:4]
  , input wire logic wwnrzyljn [4:4]
  , input int toed
  , input wor logic [3:0][1:3] lvdqstzalb [2:1][1:0]
  );
  
  
  nand bmjduzreu(nbyoa, nbyoa, jvkb);
  
  and shhkfi(in, nbyoa, plkzo);
  
  
  // Top inputs -> top outputs assigns
  
  // Single-driven assigns
  assign o = '{'b10001011,'b01000100,'b10100000,'b11100111};
  assign phxlo = '{'{'{'bxzz10zxx,'b110x0x10,'bzx111x0z},'{'b110111zz,'bxxzx0zx1,'bzz1x1z0z}}};
  assign plkzo = 'bx;
  
  // Multi-driven assigns
  assign lvdqstzalb = '{'{'b0xzx0z11,'b0z011x0z},'{'bxz1xzzxx,'bz1x1z0z0}};
  assign phxlo = '{'{'{'b0011xz0x,'bx01zx011,'bxxx0x10x},'{'bzz0x0z0z,'b0x00z101,'b110x1xz1}}};
endmodule: f


--------------------------

Data.Fin.[1mFin[0m [38;5;10mcovered fully[0m (78 times)
  - FS: [38;5;10mcovered[0m (61 times)
  - FZ: [38;5;10mcovered[0m (17 times)

Data.So.[1mSo[0m [38;5;10mcovered fully[0m (8864 times)
  - Oh: [38;5;10mcovered[0m (8864 times)

Prelude.Basics.[1mBool[0m [38;5;9mnot covered[0m
  - False: [38;5;9mnot covered[0m
  - True: [38;5;9mnot covered[0m

Prelude.Types.[1mNat[0m [38;5;10mcovered fully[0m (219 times)
  - S: [38;5;10mcovered[0m (145 times)
  - Z: [38;5;10mcovered[0m (74 times)

Test.Common.Utils.FinsList.[1mFinsList[0m [38;5;10mcovered fully[0m (6 times)
  - (::): [38;5;10mcovered[0m (4 times)
  - Nil: [38;5;10mcovered[0m (2 times)

Test.Common.Utils.MFinsList.[1mFinNotInMFL[0m [38;5;10mcovered fully[0m (4 times)
  - Cons: [38;5;10mcovered[0m (3 times)
  - Empty: [38;5;10mcovered[0m (1 time)

Test.Common.Utils.MFinsList.[1mMFin[0m [38;5;10mcovered fully[0m (13 times)
  - Just: [38;5;10mcovered[0m (5 times)
  - Nothing: [38;5;10mcovered[0m (8 times)

Test.Common.Utils.MFinsList.[1mMFinsList[0m [38;5;9mnot covered[0m
  - (::): [38;5;9mnot covered[0m
  - Nil: [38;5;9mnot covered[0m

Test.Common.Utils.MFinsList.[1mNotEqMaybeF[0m [38;5;11mcovered partially[0m (3 times)
  - NEqMFJ: [38;5;9mnot covered[0m
  - NEqMFN: [38;5;10mcovered[0m (3 times)

Test.Verilog.Connections.[1mCanConnect[0m [38;5;11mcovered partially[0m (5 times)
  - CCUnpackedUnpacked: [38;5;9mnot covered[0m
  - CCVarOrPacked: [38;5;10mcovered[0m (5 times)

Test.Verilog.Connections.[1mConnections[0m [38;5;11mcovered partially[0m (4 times)
  - Cons: [38;5;10mcovered[0m (4 times)
  - Empty: [38;5;9mnot covered[0m

Test.Verilog.Connections.[1mEqSuperBasic[0m [38;5;9mnot covered[0m
  - UU: [38;5;9mnot covered[0m
  - VV: [38;5;9mnot covered[0m

Test.Verilog.Connections.[1mEqUnpackedArrSig[0m [38;5;9mnot covered[0m
  - EqUArr: [38;5;9mnot covered[0m
  - Other: [38;5;9mnot covered[0m

Test.Verilog.Connections.[1mEquivalentSVT[0m [38;5;9mnot covered[0m
  - ESVT: [38;5;9mnot covered[0m

Test.Verilog.Connections.[1mModules[0m [38;5;10mcovered fully[0m (3 times)
  - End: [38;5;10mcovered[0m (1 time)
  - NewCompositeModule: [38;5;10mcovered[0m (2 times)

Test.Verilog.Connections.[1mNoSourceConns[0m [38;5;9mnot covered[0m
  - ConsHasS: [38;5;9mnot covered[0m
  - ConsNoS: [38;5;9mnot covered[0m
  - NotUnique: [38;5;9mnot covered[0m

Test.Verilog.Connections.[1mSourceForSink[0m [38;5;9mnot covered[0m
  - HasSource: [38;5;9mnot covered[0m
  - NoSource: [38;5;9mnot covered[0m

Test.Verilog.Literal.[1mBinary[0m [38;5;10mcovered fully[0m (164 times)
  - B2: [38;5;10mcovered[0m (32 times)
  - B4: [38;5;10mcovered[0m (132 times)

Test.Verilog.Literal.BinaryVect.[1mBinaryVect[0m [38;5;11mcovered partially[0m (24 times)
  - (::): [38;5;10mcovered[0m (24 times)
  - Nil: [38;5;9mnot covered[0m

Test.Verilog.Literal.LiteralsList.[1mLiteralsList[0m [38;5;10mcovered fully[0m (12 times)
  - (::): [38;5;10mcovered[0m (8 times)
  - Nil: [38;5;10mcovered[0m (4 times)

Test.Verilog.Literal.TypeLiteralVect.[1mTypeLiteral[0m [38;5;11mcovered partially[0m (36 times)
  - PAL: [38;5;10mcovered[0m (20 times)
  - RL: [38;5;9mnot covered[0m
  - SL: [38;5;10mcovered[0m (4 times)
  - UAL: [38;5;10mcovered[0m (12 times)
  - VL: [38;5;9mnot covered[0m

Test.Verilog.Literal.TypeLiteralVect.[1mTypeLiteralVect[0m [38;5;10mcovered fully[0m (40 times)
  - (::): [38;5;10mcovered[0m (28 times)
  - Nil: [38;5;10mcovered[0m (12 times)

Test.Verilog.SVType.IntegerAtomType.[1mIntegerAtomType[0m [38;5;11mcovered partially[0m (1 time)
  - Byte': [38;5;9mnot covered[0m
  - Int': [38;5;10mcovered[0m (1 time)
  - Integer': [38;5;9mnot covered[0m
  - Longint': [38;5;9mnot covered[0m
  - Shortint': [38;5;9mnot covered[0m
  - Time': [38;5;9mnot covered[0m

Test.Verilog.SVType.IntegerVectorType.[1mIntegerVectorType[0m [38;5;10mcovered fully[0m (5 times)
  - Bit': [38;5;10mcovered[0m (1 time)
  - Logic': [38;5;10mcovered[0m (2 times)
  - Reg': [38;5;10mcovered[0m (2 times)

Test.Verilog.SVType.[1mIsUnpackedArr[0m [38;5;9mnot covered[0m
  - IUA: [38;5;9mnot covered[0m

Test.Verilog.SVType.ModuleSig.[1mModuleSig[0m [38;5;10mcovered fully[0m (2 times)
  - MkModuleSig: [38;5;10mcovered[0m (2 times)

Test.Verilog.SVType.[1mNetType[0m [38;5;11mcovered partially[0m (6 times)
  - Supply0': [38;5;9mnot covered[0m
  - Supply1': [38;5;9mnot covered[0m
  - Tri': [38;5;9mnot covered[0m
  - Tri0': [38;5;10mcovered[0m (2 times)
  - Tri1': [38;5;9mnot covered[0m
  - Triand': [38;5;9mnot covered[0m
  - Trior': [38;5;9mnot covered[0m
  - Trireg': [38;5;9mnot covered[0m
  - Uwire': [38;5;10mcovered[0m (1 time)
  - Wand': [38;5;9mnot covered[0m
  - Wire': [38;5;10mcovered[0m (1 time)
  - Wor': [38;5;10mcovered[0m (2 times)

Test.Verilog.SVType.NonIntegerType.[1mNonIntegerType[0m [38;5;11mcovered partially[0m (1 time)
  - Real': [38;5;9mnot covered[0m
  - Realtime': [38;5;10mcovered[0m (1 time)
  - Shortreal': [38;5;9mnot covered[0m

Test.Verilog.SVType.SVObjList.[1mSVObjList[0m [38;5;10mcovered fully[0m (17 times)
  - (::): [38;5;10mcovered[0m (13 times)
  - Nil: [38;5;10mcovered[0m (4 times)

Test.Verilog.SVType.SVObject.[1mSVObject[0m [38;5;10mcovered fully[0m (13 times)
  - Net: [38;5;10mcovered[0m (6 times)
  - Var: [38;5;10mcovered[0m (7 times)

Test.Verilog.SVType.SVType.[1mAllowedNetData[0m [38;5;10mcovered fully[0m (16 times)
  - NA: [38;5;10mcovered[0m (6 times)
  - NB: [38;5;10mcovered[0m (10 times)

Test.Verilog.SVType.SVType.[1mNotReg[0m [38;5;11mcovered partially[0m (16 times)
  - NRPT: [38;5;10mcovered[0m (10 times)
  - NRSB: [38;5;9mnot covered[0m
  - NRSL: [38;5;10mcovered[0m (6 times)

Test.Verilog.SVType.SVType.[1mPABasic[0m [38;5;10mcovered fully[0m (24 times)
  - PA: [38;5;10mcovered[0m (15 times)
  - PS: [38;5;10mcovered[0m (9 times)

Test.Verilog.SVType.SVType.[1mSVIntegral[0m [38;5;9mnot covered[0m
  - PT: [38;5;9mnot covered[0m
  - ST: [38;5;9mnot covered[0m
  - VT: [38;5;9mnot covered[0m

Test.Verilog.SVType.SVType.[1mSVType[0m [38;5;11mcovered partially[0m (10 times)
  - PackedArr: [38;5;10mcovered[0m (5 times)
  - RVar: [38;5;10mcovered[0m (1 time)
  - SVar: [38;5;9mnot covered[0m
  - UnpackedArr: [38;5;10mcovered[0m (3 times)
  - VVar: [38;5;10mcovered[0m (1 time)

Test.Verilog.SVType.SVType.[1mState4[0m [38;5;11mcovered partially[0m (16 times)
  - SP: [38;5;10mcovered[0m (10 times)
  - SS: [38;5;10mcovered[0m (6 times)
  - SV: [38;5;9mnot covered[0m

Test.Verilog.SVType.SVType.[1mState4S[0m [38;5;11mcovered partially[0m (6 times)
  - S4L: [38;5;10mcovered[0m (6 times)
  - S4R: [38;5;9mnot covered[0m

Test.Verilog.SVType.SVType.[1mState4V[0m [38;5;9mnot covered[0m
  - V4I: [38;5;9mnot covered[0m
  - V4T: [38;5;9mnot covered[0m

Test.Verilog.SVType.States.Logic2.[1mS2Value[0m [38;5;10mcovered fully[0m (32 times)
  - S: [38;5;10mcovered[0m (14 times)
  - Z: [38;5;10mcovered[0m (18 times)

Test.Verilog.SVType.States.Logic4.[1mS4Value[0m [38;5;10mcovered fully[0m (132 times)
  - H: [38;5;10mcovered[0m (32 times)
  - S: [38;5;10mcovered[0m (35 times)
  - X: [38;5;10mcovered[0m (34 times)
  - Z: [38;5;10mcovered[0m (31 times)

Test.Verilog.SVType.States.[1mState[0m [38;5;9mnot covered[0m
  - S2: [38;5;9mnot covered[0m
  - S4: [38;5;9mnot covered[0m

Test.Verilog.SVType.[1mVarOrPacked[0m [38;5;11mcovered partially[0m (10 times)
  - VP: [38;5;9mnot covered[0m
  - VR: [38;5;9mnot covered[0m
  - VS: [38;5;10mcovered[0m (10 times)
  - VV: [38;5;9mnot covered[0m
