{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620590414017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620590414017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 15:00:13 2021 " "Processing started: Sun May 09 15:00:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620590414017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590414017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590414017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620590414442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620590414442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/led_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/led_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Mux " "Found entity 1: LED_Mux" {  } { { "../src/LED_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/disp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/disp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp_Mux " "Found entity 1: Disp_Mux" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/wordrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/wordrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 WORDROM " "Found entity 1: WORDROM" {  } { { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/uid_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/uid_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 UID_ROM " "Found entity 1: UID_ROM" {  } { { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_right " "Found entity 1: Shift_right" {  } { { "../src/Shift_right.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler_top " "Found entity 1: scrambler_top" {  } { { "../src/Scrambler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler_done.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler_done " "Found entity 1: scrambler_done" {  } { { "../src/scrambler_done.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done scrambler_checker.v(5) " "Verilog HDL Declaration information at scrambler_checker.v(5): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../src/scrambler_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_checker.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620590421703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler_checker " "Found entity 1: scrambler_checker" {  } { { "../src/scrambler_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler " "Found entity 1: scrambler" {  } { { "../src/scrambler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scoring.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scoring " "Found entity 1: Scoring" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/score_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/score_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_top " "Found entity 1: score_top" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/score_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/score_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Score_RAM " "Found entity 1: Score_RAM" {  } { { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/rom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_TB " "Found entity 1: ROM_TB" {  } { { "../src/ROM_TB.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/ROM_TB.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/rng.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 RNG " "Found entity 1: RNG" {  } { { "../src/RNG.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/RNG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/pw_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/pw_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PW_ROM " "Found entity 1: PW_ROM" {  } { { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/pw_checking.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/pw_checking.v" { { "Info" "ISGN_ENTITY_NAME" "1 PW_Checking " "Found entity 1: PW_Checking" {  } { { "../src/PW_Checking.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_Checking.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/one_sec_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/one_sec_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_sec_Timer " "Found entity 1: One_sec_Timer" {  } { { "../src/One_sec_Timer.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/one_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/one_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_ms_Timer " "Found entity 1: One_ms_Timer" {  } { { "../src/One_ms_Timer.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_ms_Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/mod_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_top " "Found entity 1: mod_top" {  } { { "../src/Mod_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Mod_checker.v(6) " "Verilog HDL Declaration information at Mod_checker.v(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../src/Mod_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_checker.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620590421722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/mod_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_checker " "Found entity 1: mod_checker" {  } { { "../src/Mod_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LoadRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/led_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/led_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Timer " "Found entity 1: LED_Timer" {  } { { "../src/LED_Timer.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/idrom_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/idrom_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDROM_Mux " "Found entity 1: IDROM_Mux" {  } { { "../src/IDROM_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/IDROM_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/id_checking.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/id_checking.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Checking " "Found entity 1: ID_Checking" {  } { { "../src/ID_Checking.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/ID_Checking.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/handler_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/handler_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 handler_top " "Found entity 1: handler_top" {  } { { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display Display handler.v(15) " "Verilog HDL Declaration information at handler.v(15): object \"display\" differs only in case from object \"Display\" in the same scope" {  } { { "../src/handler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620590421733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 handler " "Found entity 1: handler" {  } { { "../src/handler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421733 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GameController.v(20) " "Verilog HDL information at GameController.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620590421735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "logOut LOGOUT GameController.v(7) " "Verilog HDL Declaration information at GameController.v(7): object \"logOut\" differs only in case from object \"LOGOUT\" in the same scope" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620590421735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/dec_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/dec_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "../src/dec_7seg.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/dec_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/counting_to_100.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/counting_to_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counting_to_100 " "Found entity 1: Counting_to_100" {  } { { "../src/Counting_to_100.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/counting_to_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/counting_to_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counting_to_10 " "Found entity 1: Counting_to_10" {  } { { "../src/Counting_to_10.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/bs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/bs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../src/bs.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/bs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_Out top_module.v(28) " "Verilog HDL Implicit Net warning at top_module.v(28): created implicit net for \"start_Out\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_Out top_module.v(29) " "Verilog HDL Implicit Net warning at top_module.v(29): created implicit net for \"change_Out\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "playerID Score_top.v(13) " "Verilog HDL Implicit Net warning at Score_top.v(13): created implicit net for \"playerID\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "intIDout Score_top.v(14) " "Verilog HDL Implicit Net warning at Score_top.v(14): created implicit net for \"intIDout\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topIDOne Score_top.v(14) " "Verilog HDL Implicit Net warning at Score_top.v(14): created implicit net for \"topIDOne\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topIDTwo Score_top.v(14) " "Verilog HDL Implicit Net warning at Score_top.v(14): created implicit net for \"topIDTwo\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topIDThree Score_top.v(15) " "Verilog HDL Implicit Net warning at Score_top.v(15): created implicit net for \"topIDThree\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topIDFour Score_top.v(15) " "Verilog HDL Implicit Net warning at Score_top.v(15): created implicit net for \"topIDFour\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topScoreOnes Score_top.v(15) " "Verilog HDL Implicit Net warning at Score_top.v(15): created implicit net for \"topScoreOnes\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topScoreTens Score_top.v(15) " "Verilog HDL Implicit Net warning at Score_top.v(15): created implicit net for \"topScoreTens\"" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620590421823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication Authentication:Authentication1 " "Elaborating entity \"Authentication\" for hierarchy \"Authentication:Authentication1\"" {  } { { "../src/top_module.v" "Authentication1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421827 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status Authentication.v(39) " "Output port \"status\" at Authentication.v(39) has no driver" {  } { { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620590421827 "|top_module|Authentication:Authentication1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UID_ROM Authentication:Authentication1\|UID_ROM:User_ROM " "Elaborating entity \"UID_ROM\" for hierarchy \"Authentication:Authentication1\|UID_ROM:User_ROM\"" {  } { { "../src/Authentication.v" "User_ROM" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/UID_ROM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UID_ROM.hex " "Parameter \"init_file\" = \"UID_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421872 ""}  } { { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620590421872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shf1 " "Found entity 1: altsyncram_shf1" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shf1 Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated " "Elaborating entity \"altsyncram_shf1\" for hierarchy \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PW_ROM Authentication:Authentication1\|PW_ROM:Password_ROM " "Elaborating entity \"PW_ROM\" for hierarchy \"Authentication:Authentication1\|PW_ROM:Password_ROM\"" {  } { { "../src/Authentication.v" "Password_ROM" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/PW_ROM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PW_ROM.hex " "Parameter \"init_file\" = \"PW_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590421929 ""}  } { { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620590421929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ff1 " "Found entity 1: altsyncram_0ff1" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590421971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590421971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ff1 Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated " "Elaborating entity \"altsyncram_0ff1\" for hierarchy \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Checking Authentication:Authentication1\|ID_Checking:UserEnter " "Elaborating entity \"ID_Checking\" for hierarchy \"Authentication:Authentication1\|ID_Checking:UserEnter\"" {  } { { "../src/Authentication.v" "UserEnter" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PW_Checking Authentication:Authentication1\|PW_Checking:PasswordEnter " "Elaborating entity \"PW_Checking\" for hierarchy \"Authentication:Authentication1\|PW_Checking:PasswordEnter\"" {  } { { "../src/Authentication.v" "PasswordEnter" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:PassShaper " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:PassShaper\"" {  } { { "../src/top_module.v" "PassShaper" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController GameController:GameController1 " "Elaborating entity \"GameController\" for hierarchy \"GameController:GameController1\"" {  } { { "../src/top_module.v" "GameController1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameController.v(40) " "Verilog HDL assignment warning at GameController.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421982 "|top_module|GameController:GameController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 GameController.v(51) " "Verilog HDL assignment warning at GameController.v(51): truncated value with size 32 to match size of target (2)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421982 "|top_module|GameController:GameController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 GameController.v(67) " "Verilog HDL assignment warning at GameController.v(67): truncated value with size 32 to match size of target (7)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421983 "|top_module|GameController:GameController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 GameController.v(84) " "Verilog HDL assignment warning at GameController.v(84): truncated value with size 32 to match size of target (1)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421983 "|top_module|GameController:GameController1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_top score_top:score_top1 " "Elaborating entity \"score_top\" for hierarchy \"score_top:score_top1\"" {  } { { "../src/top_module.v" "score_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scoring score_top:score_top1\|Scoring:Scoring1 " "Elaborating entity \"Scoring\" for hierarchy \"score_top:score_top1\|Scoring:Scoring1\"" {  } { { "../src/Score_top.v" "Scoring1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Scoring.v(25) " "Verilog HDL assignment warning at Scoring.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Scoring.v(26) " "Verilog HDL assignment warning at Scoring.v(26): truncated value with size 32 to match size of target (4)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(45) " "Verilog HDL assignment warning at Scoring.v(45): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(55) " "Verilog HDL assignment warning at Scoring.v(55): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(71) " "Verilog HDL assignment warning at Scoring.v(71): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(73) " "Verilog HDL assignment warning at Scoring.v(73): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(77) " "Verilog HDL assignment warning at Scoring.v(77): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(82) " "Verilog HDL assignment warning at Scoring.v(82): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Scoring.v(105) " "Verilog HDL assignment warning at Scoring.v(105): truncated value with size 32 to match size of target (4)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Scoring.v(106) " "Verilog HDL assignment warning at Scoring.v(106): truncated value with size 32 to match size of target (4)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(114) " "Verilog HDL assignment warning at Scoring.v(114): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "intIDout Scoring.v(11) " "Output port \"intIDout\" at Scoring.v(11) has no driver" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620590421998 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_RAM score_top:score_top1\|Score_RAM:Score_RAM1 " "Elaborating entity \"Score_RAM\" for hierarchy \"score_top:score_top1\|Score_RAM:Score_RAM1\"" {  } { { "../src/Score_top.v" "Score_RAM1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590421999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\"" {  } { { "../src/Score_RAM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\"" {  } { { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/Score_RAM.hex " "Parameter \"init_file\" = \"../../Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/Score_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422006 ""}  } { { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620590422006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qft1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qft1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qft1 " "Found entity 1: altsyncram_qft1" {  } { { "db/altsyncram_qft1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_qft1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590422044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590422044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qft1 score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated " "Elaborating entity \"altsyncram_qft1\" for hierarchy \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg score_top:score_top1\|dec_7seg:dec_7seg1 " "Elaborating entity \"dec_7seg\" for hierarchy \"score_top:score_top1\|dec_7seg:dec_7seg1\"" {  } { { "../src/Score_top.v" "dec_7seg1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Timer LED_Timer:LED_Timer1 " "Elaborating entity \"LED_Timer\" for hierarchy \"LED_Timer:LED_Timer1\"" {  } { { "../src/top_module.v" "LED_Timer1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_sec_Timer LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1 " "Elaborating entity \"One_sec_Timer\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\"" {  } { { "../src/LED_Timer.v" "One_sec_Timer_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_ms_Timer LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|One_ms_Timer:One_ms_Timer_1 " "Elaborating entity \"One_ms_Timer\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|One_ms_Timer:One_ms_Timer_1\"" {  } { { "../src/One_sec_Timer.v" "One_ms_Timer_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counting_to_100 LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_100:Counting_to_100_1 " "Elaborating entity \"Counting_to_100\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_100:Counting_to_100_1\"" {  } { { "../src/One_sec_Timer.v" "Counting_to_100_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counting_to_10 LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_10:Counting_to_10_1 " "Elaborating entity \"Counting_to_10\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_10:Counting_to_10_1\"" {  } { { "../src/One_sec_Timer.v" "Counting_to_10_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_right LED_Timer:LED_Timer1\|Shift_right:Shift_right_1 " "Elaborating entity \"Shift_right\" for hierarchy \"LED_Timer:LED_Timer1\|Shift_right:Shift_right_1\"" {  } { { "../src/LED_Timer.v" "Shift_right_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handler_top handler_top:handler_top1 " "Elaborating entity \"handler_top\" for hierarchy \"handler_top:handler_top1\"" {  } { { "../src/top_module.v" "handler_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG handler_top:handler_top1\|RNG:RNG1 " "Elaborating entity \"RNG\" for hierarchy \"handler_top:handler_top1\|RNG:RNG1\"" {  } { { "../src/handler_top.v" "RNG1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler_top handler_top:handler_top1\|scrambler_top:scrambler_top1 " "Elaborating entity \"scrambler_top\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\"" {  } { { "../src/handler_top.v" "scrambler_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_top handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1 " "Elaborating entity \"mod_top\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\"" {  } { { "../src/Scrambler_top.v" "mod_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod:mod1\"" {  } { { "../src/Mod_top.v" "mod1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mod.v(18) " "Verilog HDL assignment warning at Mod.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590422064 "|top_module|handler_top:comb_3|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mod.v(23) " "Verilog HDL assignment warning at Mod.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590422064 "|top_module|handler_top:comb_3|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mod.v(28) " "Verilog HDL assignment warning at Mod.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620590422064 "|top_module|handler_top:comb_3|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_checker handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod_checker:mod_checker1 " "Elaborating entity \"mod_checker\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod_checker:mod_checker1\"" {  } { { "../src/Mod_top.v" "mod_checker1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler_done handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1 " "Elaborating entity \"scrambler_done\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\"" {  } { { "../src/Scrambler_top.v" "scrambler_done1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler:scrambler1 " "Elaborating entity \"scrambler\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler:scrambler1\"" {  } { { "../src/scrambler_done.v" "scrambler1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler_checker handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler_checker:scrambler_checker1 " "Elaborating entity \"scrambler_checker\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler_checker:scrambler_checker1\"" {  } { { "../src/scrambler_done.v" "scrambler_checker1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handler handler_top:handler_top1\|handler:handler1 " "Elaborating entity \"handler\" for hierarchy \"handler_top:handler_top1\|handler:handler1\"" {  } { { "../src/handler_top.v" "handler1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count handler.v(17) " "Verilog HDL or VHDL warning at handler.v(17): object \"count\" assigned a value but never read" {  } { { "../src/handler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620590422074 "|top_module|handler_top:handler_top1|handler:handler1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WORDROM handler_top:handler_top1\|WORDROM:WORDROM1 " "Elaborating entity \"WORDROM\" for hierarchy \"handler_top:handler_top1\|WORDROM:WORDROM1\"" {  } { { "../src/handler_top.v" "WORDROM1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\"" {  } { { "../src/WORDROM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\"" {  } { { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file WORDROM.hex " "Parameter \"init_file\" = \"WORDROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422082 ""}  } { { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620590422082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590422128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590422128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Mux LED_Mux:Multiplexer1 " "Elaborating entity \"LED_Mux\" for hierarchy \"LED_Mux:Multiplexer1\"" {  } { { "../src/top_module.v" "Multiplexer1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422135 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timerSig LED_Mux.v(9) " "Verilog HDL Always Construct warning at LED_Mux.v(9): variable \"timerSig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/LED_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422135 "|top_module|LED_Mux:Multiplexer1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "authSig LED_Mux.v(11) " "Verilog HDL Always Construct warning at LED_Mux.v(11): variable \"authSig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/LED_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422135 "|top_module|LED_Mux:Multiplexer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp_Mux Disp_Mux:Multiplexer2 " "Elaborating entity \"Disp_Mux\" for hierarchy \"Disp_Mux:Multiplexer2\"" {  } { { "../src/top_module.v" "Multiplexer2" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422136 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modeDisp Disp_Mux.v(15) " "Verilog HDL Always Construct warning at Disp_Mux.v(15): variable \"modeDisp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram0 Disp_Mux.v(19) " "Verilog HDL Always Construct warning at Disp_Mux.v(19): variable \"Scram0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram1 Disp_Mux.v(19) " "Verilog HDL Always Construct warning at Disp_Mux.v(19): variable \"Scram1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram2 Disp_Mux.v(19) " "Verilog HDL Always Construct warning at Disp_Mux.v(19): variable \"Scram2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram3 Disp_Mux.v(20) " "Verilog HDL Always Construct warning at Disp_Mux.v(20): variable \"Scram3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram4 Disp_Mux.v(20) " "Verilog HDL Always Construct warning at Disp_Mux.v(20): variable \"Scram4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram5 Disp_Mux.v(20) " "Verilog HDL Always Construct warning at Disp_Mux.v(20): variable \"Scram5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score5 Disp_Mux.v(23) " "Verilog HDL Always Construct warning at Disp_Mux.v(23): variable \"Score5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score4 Disp_Mux.v(24) " "Verilog HDL Always Construct warning at Disp_Mux.v(24): variable \"Score4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score3 Disp_Mux.v(27) " "Verilog HDL Always Construct warning at Disp_Mux.v(27): variable \"Score3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score2 Disp_Mux.v(27) " "Verilog HDL Always Construct warning at Disp_Mux.v(27): variable \"Score2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score1 Disp_Mux.v(28) " "Verilog HDL Always Construct warning at Disp_Mux.v(28): variable \"Score1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score5 Disp_Mux.v(31) " "Verilog HDL Always Construct warning at Disp_Mux.v(31): variable \"Score5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score4 Disp_Mux.v(32) " "Verilog HDL Always Construct warning at Disp_Mux.v(32): variable \"Score4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620590422137 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422284 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422284 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[23\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422284 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[31\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422284 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[39\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422284 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[47\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 1069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422284 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1620590422284 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1620590422284 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[23\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[22\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[21\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[20\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[19\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[18\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[17\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[16\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[15\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[14\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[13\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[12\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[11\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[10\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[9\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[8\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[7\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[6\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[5\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[4\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[3\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[2\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[1\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[0\] " "Synthesized away node \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[1\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[0\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[2\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[3\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[4\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[5\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[6\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[7\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[8\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[9\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[10\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[11\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[12\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[13\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[14\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[15\] " "Synthesized away node \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422789 "|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1620590422789 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1620590422789 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_top:score_top1\|Scoring:Scoring1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_top:score_top1\|Scoring:Scoring1\|Div0\"" {  } { { "../src/Scoring.v" "Div0" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_top:score_top1\|Scoring:Scoring1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_top:score_top1\|Scoring:Scoring1\|Div1\"" {  } { { "../src/Scoring.v" "Div1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590422852 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620590422852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div0\"" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div0 " "Instantiated megafunction \"score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422899 ""}  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620590422899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590422936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590422936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590422949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590422949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590422962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590422962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div1\"" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590422970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div1 " "Instantiated megafunction \"score_top:score_top1\|Scoring:Scoring1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620590422970 ""}  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620590422970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590423006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590423006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590423018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590423018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620590423037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590423037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620590423186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620590423660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "150 " "150 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620590424018 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_qft1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_qft1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } } { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 16 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 37 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590424024 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590424077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620590424190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620590424190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pass_digit\[3\] " "No output dependent on input pin \"Pass_digit\[3\]\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590424287 "|top_module|Pass_digit[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pass_digit\[2\] " "No output dependent on input pin \"Pass_digit\[2\]\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590424287 "|top_module|Pass_digit[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pass_digit\[1\] " "No output dependent on input pin \"Pass_digit\[1\]\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590424287 "|top_module|Pass_digit[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pass_digit\[0\] " "No output dependent on input pin \"Pass_digit\[0\]\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620590424287 "|top_module|Pass_digit[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620590424287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1028 " "Implemented 1028 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620590424289 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620590424289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "903 " "Implemented 903 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620590424289 ""} { "Info" "ICUT_CUT_TM_RAMS" "58 " "Implemented 58 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620590424289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620590424289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620590424314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 15:00:24 2021 " "Processing ended: Sun May 09 15:00:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620590424314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620590424314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620590424314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620590424314 ""}
