// Seed: 21758695
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd30,
    parameter id_4 = 32'd33
) (
    input  wand id_0,
    output tri0 _id_1
);
  module_0 modCall_1 ();
  struct packed {logic id_3;} [id_1 : id_1] _id_4;
  wire id_5;
  logic [id_4 : 1] id_6;
  ;
endmodule
module module_2 #(
    parameter id_1  = 32'd29,
    parameter id_10 = 32'd96,
    parameter id_4  = 32'd44
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  or primCall (id_5, id_6, id_7, id_8, id_9);
  inout wire _id_1;
  assign id_5 = id_6[1==id_4];
  wire id_9;
  logic [id_1 : 1] _id_10;
  ;
  wire [id_1 : 1] id_11;
  wire id_12, id_13;
  wire id_14;
  module_0 modCall_1 ();
  tri1 [1 'b0 : id_10] id_15;
  assign id_15 = id_10 == -1'd0;
endmodule
