# Design: Design AU already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/LACG.v
# Error: VCP2000 LACG.v : (59, 10): Syntax error. Unexpected token: endmodule[_IDENTIFIER].
# Warning: VCP2515 LACG.v : (35, 35): Undefined module: HA was used. Port connection rules will not be checked at such instantiations.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/HA.v
# Error: VCP2000 HA.v : (40, 10): Syntax error. Unexpected token: endmodule[_IDENTIFIER].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/HA.v
# Unit top modules: HA.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/circuit.v
# Unit top modules: circuit.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/LACG.v
# Unit top modules: LACG.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/BB.v
# Info: VCP2876 BB.v : (37, 32): Implicit net declaration, symbol carry has not been declared in module BB.
# Unit top modules: BB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/LACG.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work AU $dsn/src/LACG.v $dsn/src/HA.v $dsn/src/circuit.v $dsn/src/BB.v
# Info: VCP2876 BB.v : (37, 32): Implicit net declaration, symbol carry has not been declared in module BB.
# Unit top modules: BB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+BB BB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 19 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4672 kB (elbread=427 elab2=4111 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location F:\Academic\4th Year\8th Semester\CSE 4224 Digital System Design Laboratory\Lab02\lab02\AU\src\wave.asdb
#  12:32 PM, Wednesday, November 20, 2024
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'F:/Academic/4th Year/8th Semester/CSE 4224 Digital System Design Laboratory/Lab02/lab02/AU/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+BB BB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 19 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4672 kB (elbread=427 elab2=4111 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location F:\Academic\4th Year\8th Semester\CSE 4224 Digital System Design Laboratory\Lab02\lab02\AU\src\wave.asdb
#  12:33 PM, Wednesday, November 20, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/Academic/4th Year/8th Semester/CSE 4224 Digital System Design Laboratory/Lab02/lab02/AU/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
