
LPS22HB_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a8c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  08009c40  08009c40  00019c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1d4  0800a1d4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1d4  0800a1d4  0001a1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1dc  0800a1dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1dc  0800a1dc  0001a1dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1e0  0800a1e0  0001a1e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a1e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  200001e0  0800a3c4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  0800a3c4  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000117c2  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000216f  00000000  00000000  000319d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  00033b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ed8  00000000  00000000  00034af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a305  00000000  00000000  000359d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000108c9  00000000  00000000  0005fcd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe0b6  00000000  00000000  0007059e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016e654  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005878  00000000  00000000  0016e6a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009c24 	.word	0x08009c24

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	08009c24 	.word	0x08009c24

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101e:	f000 fd98 	bl	8001b52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001022:	f000 f8ab 	bl	800117c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001026:	f000 f95b 	bl	80012e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800102a:	f000 f8ed 	bl	8001208 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800102e:	f000 f92b 	bl	8001288 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  I2C_Scanner();
 8001032:	f000 f979 	bl	8001328 <I2C_Scanner>

  //	void lps22hb_read_data_polling(void)
  //	{
  	  /* Initialize mems driver interface */
  	  dev_ctx.write_reg = platform_write;
 8001036:	4b42      	ldr	r3, [pc, #264]	; (8001140 <main+0x128>)
 8001038:	4a42      	ldr	r2, [pc, #264]	; (8001144 <main+0x12c>)
 800103a:	601a      	str	r2, [r3, #0]
  	  dev_ctx.read_reg = platform_read;
 800103c:	4b40      	ldr	r3, [pc, #256]	; (8001140 <main+0x128>)
 800103e:	4a42      	ldr	r2, [pc, #264]	; (8001148 <main+0x130>)
 8001040:	605a      	str	r2, [r3, #4]
  	  dev_ctx.mdelay = platform_delay;
 8001042:	4b3f      	ldr	r3, [pc, #252]	; (8001140 <main+0x128>)
 8001044:	4a41      	ldr	r2, [pc, #260]	; (800114c <main+0x134>)
 8001046:	609a      	str	r2, [r3, #8]
  	  dev_ctx.handle = &SENSOR_BUS;
 8001048:	4b3d      	ldr	r3, [pc, #244]	; (8001140 <main+0x128>)
 800104a:	4a41      	ldr	r2, [pc, #260]	; (8001150 <main+0x138>)
 800104c:	60da      	str	r2, [r3, #12]

  	  /* Check device ID */
  	  lps22hb_device_id_get(&dev_ctx, &whoamI);
 800104e:	4941      	ldr	r1, [pc, #260]	; (8001154 <main+0x13c>)
 8001050:	483b      	ldr	r0, [pc, #236]	; (8001140 <main+0x128>)
 8001052:	f000 fd2e 	bl	8001ab2 <lps22hb_device_id_get>

  	  if (whoamI != LPS22HB_ID) {
 8001056:	4b3f      	ldr	r3, [pc, #252]	; (8001154 <main+0x13c>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2bb1      	cmp	r3, #177	; 0xb1
 800105c:	d000      	beq.n	8001060 <main+0x48>
  	    while (1)/* manage here device not found */;
 800105e:	e7fe      	b.n	800105e <main+0x46>
  	  }

  	  /* Restore default configuration */
  	  lps22hb_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8001060:	2101      	movs	r1, #1
 8001062:	4837      	ldr	r0, [pc, #220]	; (8001140 <main+0x128>)
 8001064:	f000 fd36 	bl	8001ad4 <lps22hb_reset_set>

  	  do {
  	    lps22hb_reset_get(&dev_ctx, &rst);
 8001068:	493b      	ldr	r1, [pc, #236]	; (8001158 <main+0x140>)
 800106a:	4835      	ldr	r0, [pc, #212]	; (8001140 <main+0x128>)
 800106c:	f000 fd58 	bl	8001b20 <lps22hb_reset_get>
  	  } while (rst);
 8001070:	4b39      	ldr	r3, [pc, #228]	; (8001158 <main+0x140>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1f7      	bne.n	8001068 <main+0x50>

  /* Enable Block Data Update */
  //lps22hb_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
  /* Can be enabled low pass filter on output */
  lps22hb_low_pass_filter_mode_set(&dev_ctx, LPS22HB_LPF_ODR_DIV_9);
 8001078:	2102      	movs	r1, #2
 800107a:	4831      	ldr	r0, [pc, #196]	; (8001140 <main+0x128>)
 800107c:	f000 fc64 	bl	8001948 <lps22hb_low_pass_filter_mode_set>
  /* Can be set Data-ready signal on INT_DRDY pin */
  //lps22hb_drdy_on_int_set(&dev_ctx, PROPERTY_ENABLE);
  /* Set Output Data Rate */
  lps22hb_data_rate_set(&dev_ctx, LPS22HB_ODR_50_Hz);
 8001080:	2104      	movs	r1, #4
 8001082:	482f      	ldr	r0, [pc, #188]	; (8001140 <main+0x128>)
 8001084:	f000 fc86 	bl	8001994 <lps22hb_data_rate_set>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t reg;
	      /* Read output only if new value is available */
	      lps22hb_press_data_ready_get(&dev_ctx, &reg);
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	4619      	mov	r1, r3
 800108c:	482c      	ldr	r0, [pc, #176]	; (8001140 <main+0x128>)
 800108e:	f000 fca7 	bl	80019e0 <lps22hb_press_data_ready_get>

	      if (reg) {
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d0f7      	beq.n	8001088 <main+0x70>
 8001098:	4b30      	ldr	r3, [pc, #192]	; (800115c <main+0x144>)
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
	        memset(&data_raw_pressure, 0x00, sizeof(int32_t));
	        lps22hb_pressure_raw_get(&dev_ctx, &data_raw_pressure);
 800109e:	492f      	ldr	r1, [pc, #188]	; (800115c <main+0x144>)
 80010a0:	4827      	ldr	r0, [pc, #156]	; (8001140 <main+0x128>)
 80010a2:	f000 fcb7 	bl	8001a14 <lps22hb_pressure_raw_get>
//	        printf("Raw Pressure Data: %ld\n", data_raw_pressure);
	        pressure_hPa = lps22hb_from_lsb_to_hpa(data_raw_pressure);
 80010a6:	4b2d      	ldr	r3, [pc, #180]	; (800115c <main+0x144>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 fc1a 	bl	80018e4 <lps22hb_from_lsb_to_hpa>
 80010b0:	eef0 7a40 	vmov.f32	s15, s0
 80010b4:	4b2a      	ldr	r3, [pc, #168]	; (8001160 <main+0x148>)
 80010b6:	edc3 7a00 	vstr	s15, [r3]
	        sprintf((char *)tx_buffer, "pressure [hPa]:%6.2f\r\n", pressure_hPa);
 80010ba:	4b29      	ldr	r3, [pc, #164]	; (8001160 <main+0x148>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fa52 	bl	8000568 <__aeabi_f2d>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4926      	ldr	r1, [pc, #152]	; (8001164 <main+0x14c>)
 80010ca:	4827      	ldr	r0, [pc, #156]	; (8001168 <main+0x150>)
 80010cc:	f004 ff72 	bl	8005fb4 <siprintf>
	        tx_com(tx_buffer, strlen((char const *)tx_buffer));
 80010d0:	4825      	ldr	r0, [pc, #148]	; (8001168 <main+0x150>)
 80010d2:	f7ff f88d 	bl	80001f0 <strlen>
 80010d6:	4603      	mov	r3, r0
 80010d8:	b29b      	uxth	r3, r3
 80010da:	4619      	mov	r1, r3
 80010dc:	4822      	ldr	r0, [pc, #136]	; (8001168 <main+0x150>)
 80010de:	f000 f999 	bl	8001414 <tx_com>
 80010e2:	4b22      	ldr	r3, [pc, #136]	; (800116c <main+0x154>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	801a      	strh	r2, [r3, #0]
	        memset(&data_raw_temperature, 0x00, sizeof(int16_t));
	        lps22hb_temperature_raw_get(&dev_ctx, &data_raw_temperature);
 80010e8:	4920      	ldr	r1, [pc, #128]	; (800116c <main+0x154>)
 80010ea:	4815      	ldr	r0, [pc, #84]	; (8001140 <main+0x128>)
 80010ec:	f000 fcbe 	bl	8001a6c <lps22hb_temperature_raw_get>
//	        printf("Raw Temperature Data: %d\n", data_raw_temperature);
	        temperature_degC = lps22hb_from_lsb_to_degc(data_raw_temperature);
 80010f0:	4b1e      	ldr	r3, [pc, #120]	; (800116c <main+0x154>)
 80010f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 fc0c 	bl	8001914 <lps22hb_from_lsb_to_degc>
 80010fc:	eef0 7a40 	vmov.f32	s15, s0
 8001100:	4b1b      	ldr	r3, [pc, #108]	; (8001170 <main+0x158>)
 8001102:	edc3 7a00 	vstr	s15, [r3]
	        sprintf((char *)tx_buffer, "temperature [degC]:%6.2f\r\n",
 8001106:	4b1a      	ldr	r3, [pc, #104]	; (8001170 <main+0x158>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fa2c 	bl	8000568 <__aeabi_f2d>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4917      	ldr	r1, [pc, #92]	; (8001174 <main+0x15c>)
 8001116:	4814      	ldr	r0, [pc, #80]	; (8001168 <main+0x150>)
 8001118:	f004 ff4c 	bl	8005fb4 <siprintf>
	                temperature_degC);
	        tx_com(tx_buffer, strlen((char const *)tx_buffer));
 800111c:	4812      	ldr	r0, [pc, #72]	; (8001168 <main+0x150>)
 800111e:	f7ff f867 	bl	80001f0 <strlen>
 8001122:	4603      	mov	r3, r0
 8001124:	b29b      	uxth	r3, r3
 8001126:	4619      	mov	r1, r3
 8001128:	480f      	ldr	r0, [pc, #60]	; (8001168 <main+0x150>)
 800112a:	f000 f973 	bl	8001414 <tx_com>
	        printf("---------------------------------------------------\r\n");
 800112e:	4812      	ldr	r0, [pc, #72]	; (8001178 <main+0x160>)
 8001130:	f004 ff32 	bl	8005f98 <puts>
	        HAL_Delay(1000);
 8001134:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001138:	f000 fd80 	bl	8001c3c <HAL_Delay>
  {
 800113c:	e7a4      	b.n	8001088 <main+0x70>
 800113e:	bf00      	nop
 8001140:	200003e8 	.word	0x200003e8
 8001144:	080013a1 	.word	0x080013a1
 8001148:	080013db 	.word	0x080013db
 800114c:	0800143d 	.word	0x0800143d
 8001150:	200001fc 	.word	0x200001fc
 8001154:	200002e4 	.word	0x200002e4
 8001158:	200002e5 	.word	0x200002e5
 800115c:	200002d4 	.word	0x200002d4
 8001160:	200002dc 	.word	0x200002dc
 8001164:	08009c40 	.word	0x08009c40
 8001168:	200002e8 	.word	0x200002e8
 800116c:	200002d8 	.word	0x200002d8
 8001170:	200002e0 	.word	0x200002e0
 8001174:	08009c58 	.word	0x08009c58
 8001178:	08009c74 	.word	0x08009c74

0800117c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b096      	sub	sp, #88	; 0x58
 8001180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	2244      	movs	r2, #68	; 0x44
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f003 ffe6 	bl	800515c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001190:	463b      	mov	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800119e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011a2:	f001 fef9 	bl	8002f98 <HAL_PWREx_ControlVoltageScaling>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011ac:	f000 f951 	bl	8001452 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011b0:	2310      	movs	r3, #16
 80011b2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011b4:	2301      	movs	r3, #1
 80011b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80011bc:	23b0      	movs	r3, #176	; 0xb0
 80011be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4618      	mov	r0, r3
 80011ca:	f001 ff4b 	bl	8003064 <HAL_RCC_OscConfig>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80011d4:	f000 f93d 	bl	8001452 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d8:	230f      	movs	r3, #15
 80011da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011dc:	2300      	movs	r3, #0
 80011de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011ec:	463b      	mov	r3, r7
 80011ee:	2102      	movs	r1, #2
 80011f0:	4618      	mov	r0, r3
 80011f2:	f002 fb51 	bl	8003898 <HAL_RCC_ClockConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011fc:	f000 f929 	bl	8001452 <Error_Handler>
  }
}
 8001200:	bf00      	nop
 8001202:	3758      	adds	r7, #88	; 0x58
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <MX_I2C1_Init+0x74>)
 800120e:	4a1c      	ldr	r2, [pc, #112]	; (8001280 <MX_I2C1_Init+0x78>)
 8001210:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2010091A;
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <MX_I2C1_Init+0x74>)
 8001214:	4a1b      	ldr	r2, [pc, #108]	; (8001284 <MX_I2C1_Init+0x7c>)
 8001216:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001218:	4b18      	ldr	r3, [pc, #96]	; (800127c <MX_I2C1_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800121e:	4b17      	ldr	r3, [pc, #92]	; (800127c <MX_I2C1_Init+0x74>)
 8001220:	2201      	movs	r2, #1
 8001222:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001224:	4b15      	ldr	r3, [pc, #84]	; (800127c <MX_I2C1_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800122a:	4b14      	ldr	r3, [pc, #80]	; (800127c <MX_I2C1_Init+0x74>)
 800122c:	2200      	movs	r2, #0
 800122e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <MX_I2C1_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <MX_I2C1_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <MX_I2C1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001242:	480e      	ldr	r0, [pc, #56]	; (800127c <MX_I2C1_Init+0x74>)
 8001244:	f000 ff96 	bl	8002174 <HAL_I2C_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800124e:	f000 f900 	bl	8001452 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001252:	2100      	movs	r1, #0
 8001254:	4809      	ldr	r0, [pc, #36]	; (800127c <MX_I2C1_Init+0x74>)
 8001256:	f001 fdf9 	bl	8002e4c <HAL_I2CEx_ConfigAnalogFilter>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001260:	f000 f8f7 	bl	8001452 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001264:	2100      	movs	r1, #0
 8001266:	4805      	ldr	r0, [pc, #20]	; (800127c <MX_I2C1_Init+0x74>)
 8001268:	f001 fe3b 	bl	8002ee2 <HAL_I2CEx_ConfigDigitalFilter>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001272:	f000 f8ee 	bl	8001452 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200001fc 	.word	0x200001fc
 8001280:	40005400 	.word	0x40005400
 8001284:	2010091a 	.word	0x2010091a

08001288 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 800128e:	4a13      	ldr	r2, [pc, #76]	; (80012dc <MX_LPUART1_UART_Init+0x54>)
 8001290:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 8001294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001298:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b0d      	ldr	r3, [pc, #52]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80012c4:	4804      	ldr	r0, [pc, #16]	; (80012d8 <MX_LPUART1_UART_Init+0x50>)
 80012c6:	f003 f9d5 	bl	8004674 <HAL_UART_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80012d0:	f000 f8bf 	bl	8001452 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000250 	.word	0x20000250
 80012dc:	40008000 	.word	0x40008000

080012e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012e6:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <MX_GPIO_Init+0x44>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ea:	4a0e      	ldr	r2, [pc, #56]	; (8001324 <MX_GPIO_Init+0x44>)
 80012ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012f2:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <MX_GPIO_Init+0x44>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80012fe:	f001 fea1 	bl	8003044 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	4b08      	ldr	r3, [pc, #32]	; (8001324 <MX_GPIO_Init+0x44>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001306:	4a07      	ldr	r2, [pc, #28]	; (8001324 <MX_GPIO_Init+0x44>)
 8001308:	f043 0302 	orr.w	r3, r3, #2
 800130c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130e:	4b05      	ldr	r3, [pc, #20]	; (8001324 <MX_GPIO_Init+0x44>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	603b      	str	r3, [r7, #0]
 8001318:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000

08001328 <I2C_Scanner>:

/* USER CODE BEGIN 4 */

void I2C_Scanner(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
	printf("\r\n");
 800132e:	4818      	ldr	r0, [pc, #96]	; (8001390 <I2C_Scanner+0x68>)
 8001330:	f004 fe32 	bl	8005f98 <puts>

	 	printf("Scanning I2C bus:\r\n");
 8001334:	4817      	ldr	r0, [pc, #92]	; (8001394 <I2C_Scanner+0x6c>)
 8001336:	f004 fe2f 	bl	8005f98 <puts>
		HAL_StatusTypeDef result;
	 	uint8_t i;
	 	for (i=1; i<128; i++)
 800133a:	2301      	movs	r3, #1
 800133c:	71fb      	strb	r3, [r7, #7]
 800133e:	e01b      	b.n	8001378 <I2C_Scanner+0x50>
	 	   * &hi2c1 is the handle
	 	   * (uint16_t)(i<<1) is the i2c address left aligned
	 	   * retries 2
	 	   * timeout 2
	 	   */
	 	  result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 2, 2);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	b29b      	uxth	r3, r3
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	b299      	uxth	r1, r3
 8001348:	2302      	movs	r3, #2
 800134a:	2202      	movs	r2, #2
 800134c:	4812      	ldr	r0, [pc, #72]	; (8001398 <I2C_Scanner+0x70>)
 800134e:	f001 f9cf 	bl	80026f0 <HAL_I2C_IsDeviceReady>
 8001352:	4603      	mov	r3, r0
 8001354:	71bb      	strb	r3, [r7, #6]
	 	  if (result != HAL_OK) // HAL_ERROR or HAL_BUSY or HAL_TIMEOUT
 8001356:	79bb      	ldrb	r3, [r7, #6]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <I2C_Scanner+0x3a>
	 	  {
	 		  printf("."); // No ACK received at that address
 800135c:	202e      	movs	r0, #46	; 0x2e
 800135e:	f004 fd97 	bl	8005e90 <putchar>
	 	  }
	 	  if (result == HAL_OK)
 8001362:	79bb      	ldrb	r3, [r7, #6]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d104      	bne.n	8001372 <I2C_Scanner+0x4a>
	 	  {
	 		  printf("\r\nSlave Address: 0x%X\r\n", i); // Received an ACK at that address
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	4619      	mov	r1, r3
 800136c:	480b      	ldr	r0, [pc, #44]	; (800139c <I2C_Scanner+0x74>)
 800136e:	f004 fd77 	bl	8005e60 <iprintf>
	 	for (i=1; i<128; i++)
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	3301      	adds	r3, #1
 8001376:	71fb      	strb	r3, [r7, #7]
 8001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137c:	2b00      	cmp	r3, #0
 800137e:	dadf      	bge.n	8001340 <I2C_Scanner+0x18>
	 	  }
	 	}
	 	printf("\r\n");
 8001380:	4803      	ldr	r0, [pc, #12]	; (8001390 <I2C_Scanner+0x68>)
 8001382:	f004 fe09 	bl	8005f98 <puts>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	08009cac 	.word	0x08009cac
 8001394:	08009cb0 	.word	0x08009cb0
 8001398:	200001fc 	.word	0x200001fc
 800139c:	08009cc4 	.word	0x08009cc4

080013a0 <platform_write>:
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af04      	add	r7, sp, #16
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	607a      	str	r2, [r7, #4]
 80013aa:	461a      	mov	r2, r3
 80013ac:	460b      	mov	r3, r1
 80013ae:	72fb      	strb	r3, [r7, #11]
 80013b0:	4613      	mov	r3, r2
 80013b2:	813b      	strh	r3, [r7, #8]
#if defined(NUCLEO_L4A6ZG)
  HAL_I2C_Mem_Write(handle, LPS22HB_I2C_ADD_L, reg,
 80013b4:	7afb      	ldrb	r3, [r7, #11]
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013bc:	9302      	str	r3, [sp, #8]
 80013be:	893b      	ldrh	r3, [r7, #8]
 80013c0:	9301      	str	r3, [sp, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2301      	movs	r3, #1
 80013c8:	21b9      	movs	r1, #185	; 0xb9
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f000 ff62 	bl	8002294 <HAL_I2C_Mem_Write>
  HAL_SPI_Transmit(handle, (uint8_t*) bufp, len, 1000);
  HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
#elif defined(SPC584B_DIS)
  i2c_lld_write(handle,  LPS22HB_I2C_ADD_H & 0xFE, reg, (uint8_t*) bufp, len);
#endif
  return 0;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b088      	sub	sp, #32
 80013de:	af04      	add	r7, sp, #16
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	607a      	str	r2, [r7, #4]
 80013e4:	461a      	mov	r2, r3
 80013e6:	460b      	mov	r3, r1
 80013e8:	72fb      	strb	r3, [r7, #11]
 80013ea:	4613      	mov	r3, r2
 80013ec:	813b      	strh	r3, [r7, #8]
#if defined(NUCLEO_L4A6ZG)
  HAL_I2C_Mem_Read(handle, LPS22HB_I2C_ADD_L, reg,
 80013ee:	7afb      	ldrb	r3, [r7, #11]
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013f6:	9302      	str	r3, [sp, #8]
 80013f8:	893b      	ldrh	r3, [r7, #8]
 80013fa:	9301      	str	r3, [sp, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	2301      	movs	r3, #1
 8001402:	21b9      	movs	r1, #185	; 0xb9
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f001 f859 	bl	80024bc <HAL_I2C_Mem_Read>
  HAL_SPI_Receive(handle, bufp, len, 1000);
  HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
#elif defined(SPC584B_DIS)
  i2c_lld_read(handle, LPS22HB_I2C_ADD_H & 0xFE, reg, bufp, len);
#endif
  return 0;
 800140a:	2300      	movs	r3, #0
}
 800140c:	4618      	mov	r0, r3
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <tx_com>:
 * @param  tx_buffer     buffer to transmit
 * @param  len           number of byte to send
 *
 */
static void tx_com(uint8_t *tx_buffer, uint16_t len)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
#if defined(NUCLEO_L4A6ZG)
  HAL_UART_Transmit(&hlpuart1, tx_buffer, len, 1000);
 8001420:	887a      	ldrh	r2, [r7, #2]
 8001422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	4803      	ldr	r0, [pc, #12]	; (8001438 <tx_com+0x24>)
 800142a:	f003 f971 	bl	8004710 <HAL_UART_Transmit>
#elif defined(STEVAL_MKI109V3)
  CDC_Transmit_FS(tx_buffer, len);
#elif defined(SPC584B_DIS)
  sd_lld_write(&SD2, tx_buffer, len);
#endif
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000250 	.word	0x20000250

0800143c <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
#if defined(NUCLEO_L4A6ZG) | defined(STEVAL_MKI109V3)
  HAL_Delay(ms);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f000 fbf9 	bl	8001c3c <HAL_Delay>
#elif defined(SPC584B_DIS)
  osalThreadDelayMilliseconds(ms);
#endif
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001456:	b672      	cpsid	i
}
 8001458:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800145a:	e7fe      	b.n	800145a <Error_Handler+0x8>

0800145c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001462:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <HAL_MspInit+0x44>)
 8001464:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001466:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <HAL_MspInit+0x44>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6613      	str	r3, [r2, #96]	; 0x60
 800146e:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <HAL_MspInit+0x44>)
 8001470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147a:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <HAL_MspInit+0x44>)
 800147c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147e:	4a08      	ldr	r2, [pc, #32]	; (80014a0 <HAL_MspInit+0x44>)
 8001480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001484:	6593      	str	r3, [r2, #88]	; 0x58
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <HAL_MspInit+0x44>)
 8001488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800148a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148e:	603b      	str	r3, [r7, #0]
 8001490:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	40021000 	.word	0x40021000

080014a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b0ac      	sub	sp, #176	; 0xb0
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	228c      	movs	r2, #140	; 0x8c
 80014c2:	2100      	movs	r1, #0
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 fe49 	bl	800515c <memset>
  if(hi2c->Instance==I2C1)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a21      	ldr	r2, [pc, #132]	; (8001554 <HAL_I2C_MspInit+0xb0>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d13b      	bne.n	800154c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014d4:	2340      	movs	r3, #64	; 0x40
 80014d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014d8:	2300      	movs	r3, #0
 80014da:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014dc:	f107 0310 	add.w	r3, r7, #16
 80014e0:	4618      	mov	r0, r3
 80014e2:	f002 fbfd 	bl	8003ce0 <HAL_RCCEx_PeriphCLKConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80014ec:	f7ff ffb1 	bl	8001452 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <HAL_I2C_MspInit+0xb4>)
 80014f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f4:	4a18      	ldr	r2, [pc, #96]	; (8001558 <HAL_I2C_MspInit+0xb4>)
 80014f6:	f043 0302 	orr.w	r3, r3, #2
 80014fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <HAL_I2C_MspInit+0xb4>)
 80014fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001500:	f003 0302 	and.w	r3, r3, #2
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001508:	f44f 7340 	mov.w	r3, #768	; 0x300
 800150c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001510:	2312      	movs	r3, #18
 8001512:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151c:	2303      	movs	r3, #3
 800151e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001522:	2304      	movs	r3, #4
 8001524:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800152c:	4619      	mov	r1, r3
 800152e:	480b      	ldr	r0, [pc, #44]	; (800155c <HAL_I2C_MspInit+0xb8>)
 8001530:	f000 fc8e 	bl	8001e50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <HAL_I2C_MspInit+0xb4>)
 8001536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001538:	4a07      	ldr	r2, [pc, #28]	; (8001558 <HAL_I2C_MspInit+0xb4>)
 800153a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800153e:	6593      	str	r3, [r2, #88]	; 0x58
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <HAL_I2C_MspInit+0xb4>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800154c:	bf00      	nop
 800154e:	37b0      	adds	r7, #176	; 0xb0
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40005400 	.word	0x40005400
 8001558:	40021000 	.word	0x40021000
 800155c:	48000400 	.word	0x48000400

08001560 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b0ac      	sub	sp, #176	; 0xb0
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001578:	f107 0310 	add.w	r3, r7, #16
 800157c:	228c      	movs	r2, #140	; 0x8c
 800157e:	2100      	movs	r1, #0
 8001580:	4618      	mov	r0, r3
 8001582:	f003 fdeb 	bl	800515c <memset>
  if(huart->Instance==LPUART1)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a22      	ldr	r2, [pc, #136]	; (8001614 <HAL_UART_MspInit+0xb4>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d13d      	bne.n	800160c <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001590:	2320      	movs	r3, #32
 8001592:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001594:	2300      	movs	r3, #0
 8001596:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	4618      	mov	r0, r3
 800159e:	f002 fb9f 	bl	8003ce0 <HAL_RCCEx_PeriphCLKConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015a8:	f7ff ff53 	bl	8001452 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80015ac:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <HAL_UART_MspInit+0xb8>)
 80015ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015b0:	4a19      	ldr	r2, [pc, #100]	; (8001618 <HAL_UART_MspInit+0xb8>)
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	65d3      	str	r3, [r2, #92]	; 0x5c
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <HAL_UART_MspInit+0xb8>)
 80015ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <HAL_UART_MspInit+0xb8>)
 80015c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c8:	4a13      	ldr	r2, [pc, #76]	; (8001618 <HAL_UART_MspInit+0xb8>)
 80015ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <HAL_UART_MspInit+0xb8>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015d8:	60bb      	str	r3, [r7, #8]
 80015da:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80015dc:	f001 fd32 	bl	8003044 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = BSP_DEBUG_UART_TX_Pin|BSP_DEBUG_UART_RX_Pin;
 80015e0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80015e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e8:	2302      	movs	r3, #2
 80015ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f4:	2303      	movs	r3, #3
 80015f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80015fa:	2308      	movs	r3, #8
 80015fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001600:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001604:	4619      	mov	r1, r3
 8001606:	4805      	ldr	r0, [pc, #20]	; (800161c <HAL_UART_MspInit+0xbc>)
 8001608:	f000 fc22 	bl	8001e50 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 800160c:	bf00      	nop
 800160e:	37b0      	adds	r7, #176	; 0xb0
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40008000 	.word	0x40008000
 8001618:	40021000 	.word	0x40021000
 800161c:	48001800 	.word	0x48001800

08001620 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001624:	e7fe      	b.n	8001624 <NMI_Handler+0x4>

08001626 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162a:	e7fe      	b.n	800162a <HardFault_Handler+0x4>

0800162c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001630:	e7fe      	b.n	8001630 <MemManage_Handler+0x4>

08001632 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001636:	e7fe      	b.n	8001636 <BusFault_Handler+0x4>

08001638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800163c:	e7fe      	b.n	800163c <UsageFault_Handler+0x4>

0800163e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800163e:	b480      	push	{r7}
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800166c:	f000 fac6 	bl	8001bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}

08001674 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return 1;
 8001678:	2301      	movs	r3, #1
}
 800167a:	4618      	mov	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <_kill>:

int _kill(int pid, int sig)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800168e:	f003 fd3b 	bl	8005108 <__errno>
 8001692:	4603      	mov	r3, r0
 8001694:	2216      	movs	r2, #22
 8001696:	601a      	str	r2, [r3, #0]
  return -1;
 8001698:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800169c:	4618      	mov	r0, r3
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <_exit>:

void _exit (int status)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff ffe7 	bl	8001684 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016b6:	e7fe      	b.n	80016b6 <_exit+0x12>

080016b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
 80016c8:	e00a      	b.n	80016e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016ca:	f3af 8000 	nop.w
 80016ce:	4601      	mov	r1, r0
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	60ba      	str	r2, [r7, #8]
 80016d6:	b2ca      	uxtb	r2, r1
 80016d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	3301      	adds	r3, #1
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	697a      	ldr	r2, [r7, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	dbf0      	blt.n	80016ca <_read+0x12>
  }

  return len;
 80016e8:	687b      	ldr	r3, [r7, #4]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	b29a      	uxth	r2, r3
 8001704:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001708:	68b9      	ldr	r1, [r7, #8]
 800170a:	4804      	ldr	r0, [pc, #16]	; (800171c <_write+0x28>)
 800170c:	f003 f800 	bl	8004710 <HAL_UART_Transmit>
  return len;
 8001710:	687b      	ldr	r3, [r7, #4]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000250 	.word	0x20000250

08001720 <_close>:

int _close(int file)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001728:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001748:	605a      	str	r2, [r3, #4]
  return 0;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_isatty>:

int _isatty(int file)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001760:	2301      	movs	r3, #1
}
 8001762:	4618      	mov	r0, r3
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800176e:	b480      	push	{r7}
 8001770:	b085      	sub	sp, #20
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001790:	4a14      	ldr	r2, [pc, #80]	; (80017e4 <_sbrk+0x5c>)
 8001792:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <_sbrk+0x60>)
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800179c:	4b13      	ldr	r3, [pc, #76]	; (80017ec <_sbrk+0x64>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d102      	bne.n	80017aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a4:	4b11      	ldr	r3, [pc, #68]	; (80017ec <_sbrk+0x64>)
 80017a6:	4a12      	ldr	r2, [pc, #72]	; (80017f0 <_sbrk+0x68>)
 80017a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017aa:	4b10      	ldr	r3, [pc, #64]	; (80017ec <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d207      	bcs.n	80017c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b8:	f003 fca6 	bl	8005108 <__errno>
 80017bc:	4603      	mov	r3, r0
 80017be:	220c      	movs	r2, #12
 80017c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017c6:	e009      	b.n	80017dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <_sbrk+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ce:	4b07      	ldr	r3, [pc, #28]	; (80017ec <_sbrk+0x64>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	4a05      	ldr	r2, [pc, #20]	; (80017ec <_sbrk+0x64>)
 80017d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017da:	68fb      	ldr	r3, [r7, #12]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20050000 	.word	0x20050000
 80017e8:	00000400 	.word	0x00000400
 80017ec:	200003f8 	.word	0x200003f8
 80017f0:	20000410 	.word	0x20000410

080017f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <SystemInit+0x20>)
 80017fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017fe:	4a05      	ldr	r2, [pc, #20]	; (8001814 <SystemInit+0x20>)
 8001800:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001804:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001818:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001850 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800181c:	f7ff ffea 	bl	80017f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001820:	480c      	ldr	r0, [pc, #48]	; (8001854 <LoopForever+0x6>)
  ldr r1, =_edata
 8001822:	490d      	ldr	r1, [pc, #52]	; (8001858 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001824:	4a0d      	ldr	r2, [pc, #52]	; (800185c <LoopForever+0xe>)
  movs r3, #0
 8001826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001828:	e002      	b.n	8001830 <LoopCopyDataInit>

0800182a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800182a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800182c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800182e:	3304      	adds	r3, #4

08001830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001834:	d3f9      	bcc.n	800182a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001836:	4a0a      	ldr	r2, [pc, #40]	; (8001860 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001838:	4c0a      	ldr	r4, [pc, #40]	; (8001864 <LoopForever+0x16>)
  movs r3, #0
 800183a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800183c:	e001      	b.n	8001842 <LoopFillZerobss>

0800183e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800183e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001840:	3204      	adds	r2, #4

08001842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001844:	d3fb      	bcc.n	800183e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001846:	f003 fc65 	bl	8005114 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800184a:	f7ff fbe5 	bl	8001018 <main>

0800184e <LoopForever>:

LoopForever:
    b LoopForever
 800184e:	e7fe      	b.n	800184e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001850:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001858:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800185c:	0800a1e4 	.word	0x0800a1e4
  ldr r2, =_sbss
 8001860:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001864:	20000410 	.word	0x20000410

08001868 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001868:	e7fe      	b.n	8001868 <ADC1_2_IRQHandler>

0800186a <lps22hb_read_reg>:
  *
  */
int32_t  lps22hb_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800186a:	b590      	push	{r4, r7, lr}
 800186c:	b087      	sub	sp, #28
 800186e:	af00      	add	r7, sp, #0
 8001870:	60f8      	str	r0, [r7, #12]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	461a      	mov	r2, r3
 8001876:	460b      	mov	r3, r1
 8001878:	72fb      	strb	r3, [r7, #11]
 800187a:	4613      	mov	r3, r2
 800187c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d102      	bne.n	800188a <lps22hb_read_reg+0x20>
  {
    return -1;
 8001884:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001888:	e009      	b.n	800189e <lps22hb_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	685c      	ldr	r4, [r3, #4]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	68d8      	ldr	r0, [r3, #12]
 8001892:	893b      	ldrh	r3, [r7, #8]
 8001894:	7af9      	ldrb	r1, [r7, #11]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	47a0      	blx	r4
 800189a:	6178      	str	r0, [r7, #20]

  return ret;
 800189c:	697b      	ldr	r3, [r7, #20]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	371c      	adds	r7, #28
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd90      	pop	{r4, r7, pc}

080018a6 <lps22hb_write_reg>:
  *
  */
int32_t  lps22hb_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80018a6:	b590      	push	{r4, r7, lr}
 80018a8:	b087      	sub	sp, #28
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	60f8      	str	r0, [r7, #12]
 80018ae:	607a      	str	r2, [r7, #4]
 80018b0:	461a      	mov	r2, r3
 80018b2:	460b      	mov	r3, r1
 80018b4:	72fb      	strb	r3, [r7, #11]
 80018b6:	4613      	mov	r3, r2
 80018b8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d102      	bne.n	80018c6 <lps22hb_write_reg+0x20>
  {
    return -1;
 80018c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018c4:	e009      	b.n	80018da <lps22hb_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681c      	ldr	r4, [r3, #0]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	68d8      	ldr	r0, [r3, #12]
 80018ce:	893b      	ldrh	r3, [r7, #8]
 80018d0:	7af9      	ldrb	r1, [r7, #11]
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	47a0      	blx	r4
 80018d6:	6178      	str	r0, [r7, #20]

  return ret;
 80018d8:	697b      	ldr	r3, [r7, #20]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	371c      	adds	r7, #28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd90      	pop	{r4, r7, pc}
	...

080018e4 <lps22hb_from_lsb_to_hpa>:
  * @{
  *
  */

float_t lps22hb_from_lsb_to_hpa(int32_t lsb)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  return ((float_t)lsb / 4096.0f);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001910 <lps22hb_from_lsb_to_hpa+0x2c>
 80018fa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80018fe:	eef0 7a66 	vmov.f32	s15, s13
}
 8001902:	eeb0 0a67 	vmov.f32	s0, s15
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	45800000 	.word	0x45800000

08001914 <lps22hb_from_lsb_to_degc>:
  // Average sea level pressure is 1013.25 hPa.
  return 44330.0 * (1.0 - pow(atmospheric / 1013.25f, (1.0 / 5.255)));
}

float_t lps22hb_from_lsb_to_degc(int16_t lsb)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb / 100.0f);
 800191e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001922:	ee07 3a90 	vmov	s15, r3
 8001926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800192a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001944 <lps22hb_from_lsb_to_degc+0x30>
 800192e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001932:	eef0 7a66 	vmov.f32	s15, s13
}
 8001936:	eeb0 0a67 	vmov.f32	s0, s15
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	42c80000 	.word	0x42c80000

08001948 <lps22hb_low_pass_filter_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_pass_filter_mode_set(const stmdev_ctx_t *ctx,
                                         lps22hb_lpfp_t val)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	460b      	mov	r3, r1
 8001952:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001954:	f107 0208 	add.w	r2, r7, #8
 8001958:	2301      	movs	r3, #1
 800195a:	2110      	movs	r1, #16
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff ff84 	bl	800186a <lps22hb_read_reg>
 8001962:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d10f      	bne.n	800198a <lps22hb_low_pass_filter_mode_set+0x42>
  {
    ctrl_reg1.lpfp = (uint8_t)val;
 800196a:	78fb      	ldrb	r3, [r7, #3]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	b2da      	uxtb	r2, r3
 8001972:	7a3b      	ldrb	r3, [r7, #8]
 8001974:	f362 0383 	bfi	r3, r2, #2, #2
 8001978:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800197a:	f107 0208 	add.w	r2, r7, #8
 800197e:	2301      	movs	r3, #1
 8001980:	2110      	movs	r1, #16
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff ff8f 	bl	80018a6 <lps22hb_write_reg>
 8001988:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800198a:	68fb      	ldr	r3, [r7, #12]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <lps22hb_data_rate_set>:
  * @param  val    Change the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_set(const stmdev_ctx_t *ctx, lps22hb_odr_t val)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	460b      	mov	r3, r1
 800199e:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80019a0:	f107 0208 	add.w	r2, r7, #8
 80019a4:	2301      	movs	r3, #1
 80019a6:	2110      	movs	r1, #16
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f7ff ff5e 	bl	800186a <lps22hb_read_reg>
 80019ae:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10f      	bne.n	80019d6 <lps22hb_data_rate_set+0x42>
  {
    ctrl_reg1.odr = (uint8_t)val;
 80019b6:	78fb      	ldrb	r3, [r7, #3]
 80019b8:	f003 0307 	and.w	r3, r3, #7
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	7a3b      	ldrb	r3, [r7, #8]
 80019c0:	f362 1306 	bfi	r3, r2, #4, #3
 80019c4:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80019c6:	f107 0208 	add.w	r2, r7, #8
 80019ca:	2301      	movs	r3, #1
 80019cc:	2110      	movs	r1, #16
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7ff ff69 	bl	80018a6 <lps22hb_write_reg>
 80019d4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80019d6:	68fb      	ldr	r3, [r7, #12]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <lps22hb_press_data_ready_get>:
  * @param  val    Change the values of p_da in reg STATUS
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_press_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  lps22hb_status_t status;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_STATUS, (uint8_t *)&status, 1);
 80019ea:	f107 0208 	add.w	r2, r7, #8
 80019ee:	2301      	movs	r3, #1
 80019f0:	2127      	movs	r1, #39	; 0x27
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ff39 	bl	800186a <lps22hb_read_reg>
 80019f8:	60f8      	str	r0, [r7, #12]
  *val = status.p_da;
 80019fa:	7a3b      	ldrb	r3, [r7, #8]
 80019fc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	461a      	mov	r2, r3
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	701a      	strb	r2, [r3, #0]

  return ret;
 8001a08:	68fb      	ldr	r3, [r7, #12]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <lps22hb_pressure_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_pressure_raw_get(const stmdev_ctx_t *ctx, uint32_t *buff)
 {
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
	uint8_t reg[3] = {0x00};
 8001a1e:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <lps22hb_pressure_raw_get+0x54>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	813b      	strh	r3, [r7, #8]
 8001a24:	2300      	movs	r3, #0
 8001a26:	72bb      	strb	r3, [r7, #10]
	int32_t ret;

  ret =  lps22hb_read_reg(ctx, LPS22HB_PRESS_OUT_XL, reg, 3);
 8001a28:	f107 0208 	add.w	r2, r7, #8
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	2128      	movs	r1, #40	; 0x28
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff1a 	bl	800186a <lps22hb_read_reg>
 8001a36:	60f8      	str	r0, [r7, #12]
  /* combine the data of all three registers (8+8+8 = 24 bits)
   *  into one buffer (32 bit buffer)
   *  multiply by 256 (which is equivalent to a left shift by 8 bits) */
  *buff = reg[2];
 8001a38:	7abb      	ldrb	r3, [r7, #10]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	021b      	lsls	r3, r3, #8
 8001a46:	7a7a      	ldrb	r2, [r7, #9]
 8001a48:	441a      	add	r2, r3
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	7a3a      	ldrb	r2, [r7, #8]
 8001a56:	441a      	add	r2, r3
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	601a      	str	r2, [r3, #0]
		// Ensure sign extension for 24-bit data
//		if (*buff & 0x00800000) {
//			*buff |= 0xFF000000;
//		}
//	}
	return ret;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	08009cdc 	.word	0x08009cdc

08001a6c <lps22hb_temperature_raw_get>:
  * @param  buff   Buffer that stores data read.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *buff)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  uint8_t reg[2];
  int32_t ret;

  ret =  lps22hb_read_reg(ctx, LPS22HB_TEMP_OUT_L, (uint8_t *) reg, 2);
 8001a76:	f107 0208 	add.w	r2, r7, #8
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	212b      	movs	r1, #43	; 0x2b
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff fef3 	bl	800186a <lps22hb_read_reg>
 8001a84:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8001a86:	7a7b      	ldrb	r3, [r7, #9]
 8001a88:	b21a      	sxth	r2, r3
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	021b      	lsls	r3, r3, #8
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	7a3b      	ldrb	r3, [r7, #8]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	b21a      	sxth	r2, r3
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	801a      	strh	r2, [r3, #0]

  return ret;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <lps22hb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b084      	sub	sp, #16
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hb_read_reg(ctx, LPS22HB_WHO_AM_I, (uint8_t *) buff, 1);
 8001abc:	2301      	movs	r3, #1
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	210f      	movs	r1, #15
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff fed1 	bl	800186a <lps22hb_read_reg>
 8001ac8:	60f8      	str	r0, [r7, #12]

  return ret;
 8001aca:	68fb      	ldr	r3, [r7, #12]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <lps22hb_reset_set>:
  * @param  val    Change the values of swreset in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8001ae0:	f107 0208 	add.w	r2, r7, #8
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	2111      	movs	r1, #17
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff febe 	bl	800186a <lps22hb_read_reg>
 8001aee:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10f      	bne.n	8001b16 <lps22hb_reset_set+0x42>
  {
    ctrl_reg2.swreset = val;
 8001af6:	78fb      	ldrb	r3, [r7, #3]
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	7a3b      	ldrb	r3, [r7, #8]
 8001b00:	f362 0382 	bfi	r3, r2, #2, #1
 8001b04:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8001b06:	f107 0208 	add.w	r2, r7, #8
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	2111      	movs	r1, #17
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff fec9 	bl	80018a6 <lps22hb_write_reg>
 8001b14:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001b16:	68fb      	ldr	r3, [r7, #12]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <lps22hb_reset_get>:
  * @param  val    Change the values of swreset in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8001b2a:	f107 0208 	add.w	r2, r7, #8
 8001b2e:	2301      	movs	r3, #1
 8001b30:	2111      	movs	r1, #17
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff fe99 	bl	800186a <lps22hb_read_reg>
 8001b38:	60f8      	str	r0, [r7, #12]
  *val = ctrl_reg2.swreset;
 8001b3a:	7a3b      	ldrb	r3, [r7, #8]
 8001b3c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	461a      	mov	r2, r3
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	701a      	strb	r2, [r3, #0]

  return ret;
 8001b48:	68fb      	ldr	r3, [r7, #12]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5c:	2003      	movs	r0, #3
 8001b5e:	f000 f943 	bl	8001de8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b62:	2000      	movs	r0, #0
 8001b64:	f000 f80e 	bl	8001b84 <HAL_InitTick>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	71fb      	strb	r3, [r7, #7]
 8001b72:	e001      	b.n	8001b78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b74:	f7ff fc72 	bl	800145c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b78:	79fb      	ldrb	r3, [r7, #7]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b90:	4b17      	ldr	r3, [pc, #92]	; (8001bf0 <HAL_InitTick+0x6c>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d023      	beq.n	8001be0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b98:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <HAL_InitTick+0x70>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4b14      	ldr	r3, [pc, #80]	; (8001bf0 <HAL_InitTick+0x6c>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f000 f941 	bl	8001e36 <HAL_SYSTICK_Config>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10f      	bne.n	8001bda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b0f      	cmp	r3, #15
 8001bbe:	d809      	bhi.n	8001bd4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bc8:	f000 f919 	bl	8001dfe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bcc:	4a0a      	ldr	r2, [pc, #40]	; (8001bf8 <HAL_InitTick+0x74>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	e007      	b.n	8001be4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	73fb      	strb	r3, [r7, #15]
 8001bd8:	e004      	b.n	8001be4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	73fb      	strb	r3, [r7, #15]
 8001bde:	e001      	b.n	8001be4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000008 	.word	0x20000008
 8001bf4:	20000000 	.word	0x20000000
 8001bf8:	20000004 	.word	0x20000004

08001bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <HAL_IncTick+0x20>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <HAL_IncTick+0x24>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	4a04      	ldr	r2, [pc, #16]	; (8001c20 <HAL_IncTick+0x24>)
 8001c0e:	6013      	str	r3, [r2, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000008 	.word	0x20000008
 8001c20:	200003fc 	.word	0x200003fc

08001c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b03      	ldr	r3, [pc, #12]	; (8001c38 <HAL_GetTick+0x14>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	200003fc 	.word	0x200003fc

08001c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c44:	f7ff ffee 	bl	8001c24 <HAL_GetTick>
 8001c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c54:	d005      	beq.n	8001c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <HAL_Delay+0x44>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c62:	bf00      	nop
 8001c64:	f7ff ffde 	bl	8001c24 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d8f7      	bhi.n	8001c64 <HAL_Delay+0x28>
  {
  }
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000008 	.word	0x20000008

08001c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c94:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb6:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	60d3      	str	r3, [r2, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	f003 0307 	and.w	r3, r3, #7
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	6039      	str	r1, [r7, #0]
 8001cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	db0a      	blt.n	8001d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	490c      	ldr	r1, [pc, #48]	; (8001d34 <__NVIC_SetPriority+0x4c>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	0112      	lsls	r2, r2, #4
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d10:	e00a      	b.n	8001d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4908      	ldr	r1, [pc, #32]	; (8001d38 <__NVIC_SetPriority+0x50>)
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	3b04      	subs	r3, #4
 8001d20:	0112      	lsls	r2, r2, #4
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	440b      	add	r3, r1
 8001d26:	761a      	strb	r2, [r3, #24]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000e100 	.word	0xe000e100
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b089      	sub	sp, #36	; 0x24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f1c3 0307 	rsb	r3, r3, #7
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	bf28      	it	cs
 8001d5a:	2304      	movcs	r3, #4
 8001d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3304      	adds	r3, #4
 8001d62:	2b06      	cmp	r3, #6
 8001d64:	d902      	bls.n	8001d6c <NVIC_EncodePriority+0x30>
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3b03      	subs	r3, #3
 8001d6a:	e000      	b.n	8001d6e <NVIC_EncodePriority+0x32>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43da      	mvns	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	401a      	ands	r2, r3
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8e:	43d9      	mvns	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d94:	4313      	orrs	r3, r2
         );
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3724      	adds	r7, #36	; 0x24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001db4:	d301      	bcc.n	8001dba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001db6:	2301      	movs	r3, #1
 8001db8:	e00f      	b.n	8001dda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dba:	4a0a      	ldr	r2, [pc, #40]	; (8001de4 <SysTick_Config+0x40>)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dc2:	210f      	movs	r1, #15
 8001dc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001dc8:	f7ff ff8e 	bl	8001ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <SysTick_Config+0x40>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd2:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <SysTick_Config+0x40>)
 8001dd4:	2207      	movs	r2, #7
 8001dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	e000e010 	.word	0xe000e010

08001de8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ff47 	bl	8001c84 <__NVIC_SetPriorityGrouping>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b086      	sub	sp, #24
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	4603      	mov	r3, r0
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
 8001e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e10:	f7ff ff5c 	bl	8001ccc <__NVIC_GetPriorityGrouping>
 8001e14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	6978      	ldr	r0, [r7, #20]
 8001e1c:	f7ff ff8e 	bl	8001d3c <NVIC_EncodePriority>
 8001e20:	4602      	mov	r2, r0
 8001e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e26:	4611      	mov	r1, r2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff5d 	bl	8001ce8 <__NVIC_SetPriority>
}
 8001e2e:	bf00      	nop
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff ffb0 	bl	8001da4 <SysTick_Config>
 8001e44:	4603      	mov	r3, r0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
	...

08001e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b087      	sub	sp, #28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e5e:	e166      	b.n	800212e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	2101      	movs	r1, #1
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 8158 	beq.w	8002128 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d005      	beq.n	8001e90 <HAL_GPIO_Init+0x40>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d130      	bne.n	8001ef2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	091b      	lsrs	r3, r3, #4
 8001edc:	f003 0201 	and.w	r2, r3, #1
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	d017      	beq.n	8001f2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	2203      	movs	r2, #3
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	4013      	ands	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 0303 	and.w	r3, r3, #3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d123      	bne.n	8001f82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	08da      	lsrs	r2, r3, #3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	3208      	adds	r2, #8
 8001f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f003 0307 	and.w	r3, r3, #7
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	220f      	movs	r2, #15
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	691a      	ldr	r2, [r3, #16]
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	f003 0307 	and.w	r3, r3, #7
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	08da      	lsrs	r2, r3, #3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3208      	adds	r2, #8
 8001f7c:	6939      	ldr	r1, [r7, #16]
 8001f7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f003 0203 	and.w	r2, r3, #3
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 80b2 	beq.w	8002128 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc4:	4b61      	ldr	r3, [pc, #388]	; (800214c <HAL_GPIO_Init+0x2fc>)
 8001fc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fc8:	4a60      	ldr	r2, [pc, #384]	; (800214c <HAL_GPIO_Init+0x2fc>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6613      	str	r3, [r2, #96]	; 0x60
 8001fd0:	4b5e      	ldr	r3, [pc, #376]	; (800214c <HAL_GPIO_Init+0x2fc>)
 8001fd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fdc:	4a5c      	ldr	r2, [pc, #368]	; (8002150 <HAL_GPIO_Init+0x300>)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	089b      	lsrs	r3, r3, #2
 8001fe2:	3302      	adds	r3, #2
 8001fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	220f      	movs	r2, #15
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002006:	d02b      	beq.n	8002060 <HAL_GPIO_Init+0x210>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a52      	ldr	r2, [pc, #328]	; (8002154 <HAL_GPIO_Init+0x304>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d025      	beq.n	800205c <HAL_GPIO_Init+0x20c>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a51      	ldr	r2, [pc, #324]	; (8002158 <HAL_GPIO_Init+0x308>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d01f      	beq.n	8002058 <HAL_GPIO_Init+0x208>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a50      	ldr	r2, [pc, #320]	; (800215c <HAL_GPIO_Init+0x30c>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d019      	beq.n	8002054 <HAL_GPIO_Init+0x204>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a4f      	ldr	r2, [pc, #316]	; (8002160 <HAL_GPIO_Init+0x310>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d013      	beq.n	8002050 <HAL_GPIO_Init+0x200>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a4e      	ldr	r2, [pc, #312]	; (8002164 <HAL_GPIO_Init+0x314>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d00d      	beq.n	800204c <HAL_GPIO_Init+0x1fc>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a4d      	ldr	r2, [pc, #308]	; (8002168 <HAL_GPIO_Init+0x318>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d007      	beq.n	8002048 <HAL_GPIO_Init+0x1f8>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a4c      	ldr	r2, [pc, #304]	; (800216c <HAL_GPIO_Init+0x31c>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d101      	bne.n	8002044 <HAL_GPIO_Init+0x1f4>
 8002040:	2307      	movs	r3, #7
 8002042:	e00e      	b.n	8002062 <HAL_GPIO_Init+0x212>
 8002044:	2308      	movs	r3, #8
 8002046:	e00c      	b.n	8002062 <HAL_GPIO_Init+0x212>
 8002048:	2306      	movs	r3, #6
 800204a:	e00a      	b.n	8002062 <HAL_GPIO_Init+0x212>
 800204c:	2305      	movs	r3, #5
 800204e:	e008      	b.n	8002062 <HAL_GPIO_Init+0x212>
 8002050:	2304      	movs	r3, #4
 8002052:	e006      	b.n	8002062 <HAL_GPIO_Init+0x212>
 8002054:	2303      	movs	r3, #3
 8002056:	e004      	b.n	8002062 <HAL_GPIO_Init+0x212>
 8002058:	2302      	movs	r3, #2
 800205a:	e002      	b.n	8002062 <HAL_GPIO_Init+0x212>
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <HAL_GPIO_Init+0x212>
 8002060:	2300      	movs	r3, #0
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	f002 0203 	and.w	r2, r2, #3
 8002068:	0092      	lsls	r2, r2, #2
 800206a:	4093      	lsls	r3, r2
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	4313      	orrs	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002072:	4937      	ldr	r1, [pc, #220]	; (8002150 <HAL_GPIO_Init+0x300>)
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	089b      	lsrs	r3, r3, #2
 8002078:	3302      	adds	r3, #2
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002080:	4b3b      	ldr	r3, [pc, #236]	; (8002170 <HAL_GPIO_Init+0x320>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	43db      	mvns	r3, r3
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	4013      	ands	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020a4:	4a32      	ldr	r2, [pc, #200]	; (8002170 <HAL_GPIO_Init+0x320>)
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020aa:	4b31      	ldr	r3, [pc, #196]	; (8002170 <HAL_GPIO_Init+0x320>)
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	43db      	mvns	r3, r3
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	4013      	ands	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020ce:	4a28      	ldr	r2, [pc, #160]	; (8002170 <HAL_GPIO_Init+0x320>)
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020d4:	4b26      	ldr	r3, [pc, #152]	; (8002170 <HAL_GPIO_Init+0x320>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	43db      	mvns	r3, r3
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	4013      	ands	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020f8:	4a1d      	ldr	r2, [pc, #116]	; (8002170 <HAL_GPIO_Init+0x320>)
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80020fe:	4b1c      	ldr	r3, [pc, #112]	; (8002170 <HAL_GPIO_Init+0x320>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	43db      	mvns	r3, r3
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	4013      	ands	r3, r2
 800210c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	4313      	orrs	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002122:	4a13      	ldr	r2, [pc, #76]	; (8002170 <HAL_GPIO_Init+0x320>)
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	3301      	adds	r3, #1
 800212c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	fa22 f303 	lsr.w	r3, r2, r3
 8002138:	2b00      	cmp	r3, #0
 800213a:	f47f ae91 	bne.w	8001e60 <HAL_GPIO_Init+0x10>
  }
}
 800213e:	bf00      	nop
 8002140:	bf00      	nop
 8002142:	371c      	adds	r7, #28
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	40021000 	.word	0x40021000
 8002150:	40010000 	.word	0x40010000
 8002154:	48000400 	.word	0x48000400
 8002158:	48000800 	.word	0x48000800
 800215c:	48000c00 	.word	0x48000c00
 8002160:	48001000 	.word	0x48001000
 8002164:	48001400 	.word	0x48001400
 8002168:	48001800 	.word	0x48001800
 800216c:	48001c00 	.word	0x48001c00
 8002170:	40010400 	.word	0x40010400

08002174 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e081      	b.n	800228a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d106      	bne.n	80021a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7ff f982 	bl	80014a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2224      	movs	r2, #36	; 0x24
 80021a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 0201 	bic.w	r2, r2, #1
 80021b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d107      	bne.n	80021ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689a      	ldr	r2, [r3, #8]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	e006      	b.n	80021fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80021fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2b02      	cmp	r3, #2
 8002202:	d104      	bne.n	800220e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800220c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800221c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002220:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002230:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691a      	ldr	r2, [r3, #16]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	430a      	orrs	r2, r1
 800224a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69d9      	ldr	r1, [r3, #28]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a1a      	ldr	r2, [r3, #32]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	430a      	orrs	r2, r1
 800225a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 0201 	orr.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2220      	movs	r2, #32
 8002276:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af02      	add	r7, sp, #8
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	4608      	mov	r0, r1
 800229e:	4611      	mov	r1, r2
 80022a0:	461a      	mov	r2, r3
 80022a2:	4603      	mov	r3, r0
 80022a4:	817b      	strh	r3, [r7, #10]
 80022a6:	460b      	mov	r3, r1
 80022a8:	813b      	strh	r3, [r7, #8]
 80022aa:	4613      	mov	r3, r2
 80022ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b20      	cmp	r3, #32
 80022b8:	f040 80f9 	bne.w	80024ae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022bc:	6a3b      	ldr	r3, [r7, #32]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <HAL_I2C_Mem_Write+0x34>
 80022c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d105      	bne.n	80022d4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e0ed      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d101      	bne.n	80022e2 <HAL_I2C_Mem_Write+0x4e>
 80022de:	2302      	movs	r3, #2
 80022e0:	e0e6      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2201      	movs	r2, #1
 80022e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022ea:	f7ff fc9b 	bl	8001c24 <HAL_GetTick>
 80022ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	2319      	movs	r3, #25
 80022f6:	2201      	movs	r2, #1
 80022f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 fbcb 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e0d1      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2221      	movs	r2, #33	; 0x21
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2240      	movs	r2, #64	; 0x40
 8002318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6a3a      	ldr	r2, [r7, #32]
 8002326:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800232c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002334:	88f8      	ldrh	r0, [r7, #6]
 8002336:	893a      	ldrh	r2, [r7, #8]
 8002338:	8979      	ldrh	r1, [r7, #10]
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	9301      	str	r3, [sp, #4]
 800233e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	4603      	mov	r3, r0
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f000 fadb 	bl	8002900 <I2C_RequestMemoryWrite>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0a9      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002360:	b29b      	uxth	r3, r3
 8002362:	2bff      	cmp	r3, #255	; 0xff
 8002364:	d90e      	bls.n	8002384 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	22ff      	movs	r2, #255	; 0xff
 800236a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002370:	b2da      	uxtb	r2, r3
 8002372:	8979      	ldrh	r1, [r7, #10]
 8002374:	2300      	movs	r3, #0
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 fd33 	bl	8002de8 <I2C_TransferConfig>
 8002382:	e00f      	b.n	80023a4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002392:	b2da      	uxtb	r2, r3
 8002394:	8979      	ldrh	r1, [r7, #10]
 8002396:	2300      	movs	r3, #0
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 fd22 	bl	8002de8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 fbb5 	bl	8002b18 <I2C_WaitOnTXISFlagUntilTimeout>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e07b      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	781a      	ldrb	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c8:	1c5a      	adds	r2, r3, #1
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	3b01      	subs	r3, #1
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e0:	3b01      	subs	r3, #1
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d034      	beq.n	800245c <HAL_I2C_Mem_Write+0x1c8>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d130      	bne.n	800245c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002400:	2200      	movs	r2, #0
 8002402:	2180      	movs	r1, #128	; 0x80
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 fb47 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e04d      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002418:	b29b      	uxth	r3, r3
 800241a:	2bff      	cmp	r3, #255	; 0xff
 800241c:	d90e      	bls.n	800243c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	22ff      	movs	r2, #255	; 0xff
 8002422:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002428:	b2da      	uxtb	r2, r3
 800242a:	8979      	ldrh	r1, [r7, #10]
 800242c:	2300      	movs	r3, #0
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 fcd7 	bl	8002de8 <I2C_TransferConfig>
 800243a:	e00f      	b.n	800245c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002440:	b29a      	uxth	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244a:	b2da      	uxtb	r2, r3
 800244c:	8979      	ldrh	r1, [r7, #10]
 800244e:	2300      	movs	r3, #0
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 fcc6 	bl	8002de8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002460:	b29b      	uxth	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d19e      	bne.n	80023a4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f000 fb94 	bl	8002b98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e01a      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2220      	movs	r2, #32
 8002480:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6859      	ldr	r1, [r3, #4]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <HAL_I2C_Mem_Write+0x224>)
 800248e:	400b      	ands	r3, r1
 8002490:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2220      	movs	r2, #32
 8002496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024aa:	2300      	movs	r3, #0
 80024ac:	e000      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80024ae:	2302      	movs	r3, #2
  }
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	fe00e800 	.word	0xfe00e800

080024bc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	4608      	mov	r0, r1
 80024c6:	4611      	mov	r1, r2
 80024c8:	461a      	mov	r2, r3
 80024ca:	4603      	mov	r3, r0
 80024cc:	817b      	strh	r3, [r7, #10]
 80024ce:	460b      	mov	r3, r1
 80024d0:	813b      	strh	r3, [r7, #8]
 80024d2:	4613      	mov	r3, r2
 80024d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b20      	cmp	r3, #32
 80024e0:	f040 80fd 	bne.w	80026de <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80024e4:	6a3b      	ldr	r3, [r7, #32]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <HAL_I2C_Mem_Read+0x34>
 80024ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024f6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e0f1      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002502:	2b01      	cmp	r3, #1
 8002504:	d101      	bne.n	800250a <HAL_I2C_Mem_Read+0x4e>
 8002506:	2302      	movs	r3, #2
 8002508:	e0ea      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2201      	movs	r2, #1
 800250e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002512:	f7ff fb87 	bl	8001c24 <HAL_GetTick>
 8002516:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	2319      	movs	r3, #25
 800251e:	2201      	movs	r2, #1
 8002520:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f000 fab7 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0d5      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2222      	movs	r2, #34	; 0x22
 8002538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2240      	movs	r2, #64	; 0x40
 8002540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6a3a      	ldr	r2, [r7, #32]
 800254e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002554:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2200      	movs	r2, #0
 800255a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800255c:	88f8      	ldrh	r0, [r7, #6]
 800255e:	893a      	ldrh	r2, [r7, #8]
 8002560:	8979      	ldrh	r1, [r7, #10]
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	9301      	str	r3, [sp, #4]
 8002566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	4603      	mov	r3, r0
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f000 fa1b 	bl	80029a8 <I2C_RequestMemoryRead>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e0ad      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002588:	b29b      	uxth	r3, r3
 800258a:	2bff      	cmp	r3, #255	; 0xff
 800258c:	d90e      	bls.n	80025ac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	22ff      	movs	r2, #255	; 0xff
 8002592:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002598:	b2da      	uxtb	r2, r3
 800259a:	8979      	ldrh	r1, [r7, #10]
 800259c:	4b52      	ldr	r3, [pc, #328]	; (80026e8 <HAL_I2C_Mem_Read+0x22c>)
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 fc1f 	bl	8002de8 <I2C_TransferConfig>
 80025aa:	e00f      	b.n	80025cc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	8979      	ldrh	r1, [r7, #10]
 80025be:	4b4a      	ldr	r3, [pc, #296]	; (80026e8 <HAL_I2C_Mem_Read+0x22c>)
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f000 fc0e 	bl	8002de8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d2:	2200      	movs	r2, #0
 80025d4:	2104      	movs	r1, #4
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 fa5e 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e07c      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f8:	1c5a      	adds	r2, r3, #1
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002602:	3b01      	subs	r3, #1
 8002604:	b29a      	uxth	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800260e:	b29b      	uxth	r3, r3
 8002610:	3b01      	subs	r3, #1
 8002612:	b29a      	uxth	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261c:	b29b      	uxth	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d034      	beq.n	800268c <HAL_I2C_Mem_Read+0x1d0>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002626:	2b00      	cmp	r3, #0
 8002628:	d130      	bne.n	800268c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002630:	2200      	movs	r2, #0
 8002632:	2180      	movs	r1, #128	; 0x80
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 fa2f 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e04d      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002648:	b29b      	uxth	r3, r3
 800264a:	2bff      	cmp	r3, #255	; 0xff
 800264c:	d90e      	bls.n	800266c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	22ff      	movs	r2, #255	; 0xff
 8002652:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002658:	b2da      	uxtb	r2, r3
 800265a:	8979      	ldrh	r1, [r7, #10]
 800265c:	2300      	movs	r3, #0
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 fbbf 	bl	8002de8 <I2C_TransferConfig>
 800266a:	e00f      	b.n	800268c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29a      	uxth	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267a:	b2da      	uxtb	r2, r3
 800267c:	8979      	ldrh	r1, [r7, #10]
 800267e:	2300      	movs	r3, #0
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 fbae 	bl	8002de8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002690:	b29b      	uxth	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d19a      	bne.n	80025cc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 fa7c 	bl	8002b98 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e01a      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2220      	movs	r2, #32
 80026b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6859      	ldr	r1, [r3, #4]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b0b      	ldr	r3, [pc, #44]	; (80026ec <HAL_I2C_Mem_Read+0x230>)
 80026be:	400b      	ands	r3, r1
 80026c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2220      	movs	r2, #32
 80026c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	e000      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80026de:	2302      	movs	r3, #2
  }
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	80002400 	.word	0x80002400
 80026ec:	fe00e800 	.word	0xfe00e800

080026f0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	; 0x28
 80026f4:	af02      	add	r7, sp, #8
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	607a      	str	r2, [r7, #4]
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	460b      	mov	r3, r1
 80026fe:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002700:	2300      	movs	r3, #0
 8002702:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b20      	cmp	r3, #32
 800270e:	f040 80f1 	bne.w	80028f4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800271c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002720:	d101      	bne.n	8002726 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002722:	2302      	movs	r3, #2
 8002724:	e0e7      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_I2C_IsDeviceReady+0x44>
 8002730:	2302      	movs	r3, #2
 8002732:	e0e0      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2224      	movs	r2, #36	; 0x24
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2200      	movs	r2, #0
 8002748:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d107      	bne.n	8002762 <HAL_I2C_IsDeviceReady+0x72>
 8002752:	897b      	ldrh	r3, [r7, #10]
 8002754:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002758:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800275c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002760:	e004      	b.n	800276c <HAL_I2C_IsDeviceReady+0x7c>
 8002762:	897b      	ldrh	r3, [r7, #10]
 8002764:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002768:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	6812      	ldr	r2, [r2, #0]
 8002770:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002772:	f7ff fa57 	bl	8001c24 <HAL_GetTick>
 8002776:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	f003 0320 	and.w	r3, r3, #32
 8002782:	2b20      	cmp	r3, #32
 8002784:	bf0c      	ite	eq
 8002786:	2301      	moveq	r3, #1
 8002788:	2300      	movne	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	f003 0310 	and.w	r3, r3, #16
 8002798:	2b10      	cmp	r3, #16
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80027a4:	e034      	b.n	8002810 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027ac:	d01a      	beq.n	80027e4 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027ae:	f7ff fa39 	bl	8001c24 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d302      	bcc.n	80027c4 <HAL_I2C_IsDeviceReady+0xd4>
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10f      	bne.n	80027e4 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2220      	movs	r2, #32
 80027c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d0:	f043 0220 	orr.w	r2, r3, #32
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e088      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	bf0c      	ite	eq
 80027f2:	2301      	moveq	r3, #1
 80027f4:	2300      	movne	r3, #0
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	f003 0310 	and.w	r3, r3, #16
 8002804:	2b10      	cmp	r3, #16
 8002806:	bf0c      	ite	eq
 8002808:	2301      	moveq	r3, #1
 800280a:	2300      	movne	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002810:	7ffb      	ldrb	r3, [r7, #31]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d102      	bne.n	800281c <HAL_I2C_IsDeviceReady+0x12c>
 8002816:	7fbb      	ldrb	r3, [r7, #30]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0c4      	beq.n	80027a6 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	2b10      	cmp	r3, #16
 8002828:	d01a      	beq.n	8002860 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	2200      	movs	r2, #0
 8002832:	2120      	movs	r1, #32
 8002834:	68f8      	ldr	r0, [r7, #12]
 8002836:	f000 f92f 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e058      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2220      	movs	r2, #32
 800284a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2220      	movs	r2, #32
 8002850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800285c:	2300      	movs	r3, #0
 800285e:	e04a      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	2200      	movs	r2, #0
 8002868:	2120      	movs	r1, #32
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 f914 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e03d      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2210      	movs	r2, #16
 8002880:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2220      	movs	r2, #32
 8002888:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	429a      	cmp	r2, r3
 8002890:	d118      	bne.n	80028c4 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028a0:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	2200      	movs	r2, #0
 80028aa:	2120      	movs	r1, #32
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 f8f3 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e01c      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2220      	movs	r2, #32
 80028c2:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	3301      	adds	r3, #1
 80028c8:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	f63f af3b 	bhi.w	800274a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2220      	movs	r2, #32
 80028d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e0:	f043 0220 	orr.w	r2, r3, #32
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80028f4:	2302      	movs	r3, #2
  }
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3720      	adds	r7, #32
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af02      	add	r7, sp, #8
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	4608      	mov	r0, r1
 800290a:	4611      	mov	r1, r2
 800290c:	461a      	mov	r2, r3
 800290e:	4603      	mov	r3, r0
 8002910:	817b      	strh	r3, [r7, #10]
 8002912:	460b      	mov	r3, r1
 8002914:	813b      	strh	r3, [r7, #8]
 8002916:	4613      	mov	r3, r2
 8002918:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	8979      	ldrh	r1, [r7, #10]
 8002920:	4b20      	ldr	r3, [pc, #128]	; (80029a4 <I2C_RequestMemoryWrite+0xa4>)
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f000 fa5d 	bl	8002de8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800292e:	69fa      	ldr	r2, [r7, #28]
 8002930:	69b9      	ldr	r1, [r7, #24]
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f000 f8f0 	bl	8002b18 <I2C_WaitOnTXISFlagUntilTimeout>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e02c      	b.n	800299c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002942:	88fb      	ldrh	r3, [r7, #6]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d105      	bne.n	8002954 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002948:	893b      	ldrh	r3, [r7, #8]
 800294a:	b2da      	uxtb	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	629a      	str	r2, [r3, #40]	; 0x28
 8002952:	e015      	b.n	8002980 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002954:	893b      	ldrh	r3, [r7, #8]
 8002956:	0a1b      	lsrs	r3, r3, #8
 8002958:	b29b      	uxth	r3, r3
 800295a:	b2da      	uxtb	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002962:	69fa      	ldr	r2, [r7, #28]
 8002964:	69b9      	ldr	r1, [r7, #24]
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f8d6 	bl	8002b18 <I2C_WaitOnTXISFlagUntilTimeout>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e012      	b.n	800299c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002976:	893b      	ldrh	r3, [r7, #8]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	2200      	movs	r2, #0
 8002988:	2180      	movs	r1, #128	; 0x80
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f000 f884 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e000      	b.n	800299c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	80002000 	.word	0x80002000

080029a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	4608      	mov	r0, r1
 80029b2:	4611      	mov	r1, r2
 80029b4:	461a      	mov	r2, r3
 80029b6:	4603      	mov	r3, r0
 80029b8:	817b      	strh	r3, [r7, #10]
 80029ba:	460b      	mov	r3, r1
 80029bc:	813b      	strh	r3, [r7, #8]
 80029be:	4613      	mov	r3, r2
 80029c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80029c2:	88fb      	ldrh	r3, [r7, #6]
 80029c4:	b2da      	uxtb	r2, r3
 80029c6:	8979      	ldrh	r1, [r7, #10]
 80029c8:	4b20      	ldr	r3, [pc, #128]	; (8002a4c <I2C_RequestMemoryRead+0xa4>)
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	2300      	movs	r3, #0
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 fa0a 	bl	8002de8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029d4:	69fa      	ldr	r2, [r7, #28]
 80029d6:	69b9      	ldr	r1, [r7, #24]
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	f000 f89d 	bl	8002b18 <I2C_WaitOnTXISFlagUntilTimeout>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e02c      	b.n	8002a42 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029e8:	88fb      	ldrh	r3, [r7, #6]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d105      	bne.n	80029fa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029ee:	893b      	ldrh	r3, [r7, #8]
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	629a      	str	r2, [r3, #40]	; 0x28
 80029f8:	e015      	b.n	8002a26 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80029fa:	893b      	ldrh	r3, [r7, #8]
 80029fc:	0a1b      	lsrs	r3, r3, #8
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a08:	69fa      	ldr	r2, [r7, #28]
 8002a0a:	69b9      	ldr	r1, [r7, #24]
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 f883 	bl	8002b18 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e012      	b.n	8002a42 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a1c:	893b      	ldrh	r3, [r7, #8]
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2140      	movs	r1, #64	; 0x40
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 f831 	bl	8002a98 <I2C_WaitOnFlagUntilTimeout>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	80002000 	.word	0x80002000

08002a50 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d103      	bne.n	8002a6e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d007      	beq.n	8002a8c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699a      	ldr	r2, [r3, #24]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 0201 	orr.w	r2, r2, #1
 8002a8a:	619a      	str	r2, [r3, #24]
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aa8:	e022      	b.n	8002af0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ab0:	d01e      	beq.n	8002af0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab2:	f7ff f8b7 	bl	8001c24 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d302      	bcc.n	8002ac8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d113      	bne.n	8002af0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002acc:	f043 0220 	orr.w	r2, r3, #32
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e00f      	b.n	8002b10 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	699a      	ldr	r2, [r3, #24]
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	4013      	ands	r3, r2
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	461a      	mov	r2, r3
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d0cd      	beq.n	8002aaa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b24:	e02c      	b.n	8002b80 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	68b9      	ldr	r1, [r7, #8]
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 f870 	bl	8002c10 <I2C_IsErrorOccurred>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e02a      	b.n	8002b90 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b40:	d01e      	beq.n	8002b80 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b42:	f7ff f86f 	bl	8001c24 <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d302      	bcc.n	8002b58 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d113      	bne.n	8002b80 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5c:	f043 0220 	orr.w	r2, r3, #32
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e007      	b.n	8002b90 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d1cb      	bne.n	8002b26 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ba4:	e028      	b.n	8002bf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 f830 	bl	8002c10 <I2C_IsErrorOccurred>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e026      	b.n	8002c08 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bba:	f7ff f833 	bl	8001c24 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d302      	bcc.n	8002bd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d113      	bne.n	8002bf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd4:	f043 0220 	orr.w	r2, r3, #32
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2220      	movs	r2, #32
 8002be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e007      	b.n	8002c08 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	f003 0320 	and.w	r3, r3, #32
 8002c02:	2b20      	cmp	r3, #32
 8002c04:	d1cf      	bne.n	8002ba6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08a      	sub	sp, #40	; 0x28
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	f003 0310 	and.w	r3, r3, #16
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d075      	beq.n	8002d28 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2210      	movs	r2, #16
 8002c42:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c44:	e056      	b.n	8002cf4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c4c:	d052      	beq.n	8002cf4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c4e:	f7fe ffe9 	bl	8001c24 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	68ba      	ldr	r2, [r7, #8]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d302      	bcc.n	8002c64 <I2C_IsErrorOccurred+0x54>
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d147      	bne.n	8002cf4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c6e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c76:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c86:	d12e      	bne.n	8002ce6 <I2C_IsErrorOccurred+0xd6>
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c8e:	d02a      	beq.n	8002ce6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002c90:	7cfb      	ldrb	r3, [r7, #19]
 8002c92:	2b20      	cmp	r3, #32
 8002c94:	d027      	beq.n	8002ce6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ca4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ca6:	f7fe ffbd 	bl	8001c24 <HAL_GetTick>
 8002caa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cac:	e01b      	b.n	8002ce6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002cae:	f7fe ffb9 	bl	8001c24 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b19      	cmp	r3, #25
 8002cba:	d914      	bls.n	8002ce6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc0:	f043 0220 	orr.w	r2, r3, #32
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	f003 0320 	and.w	r3, r3, #32
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	d1dc      	bne.n	8002cae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f003 0320 	and.w	r3, r3, #32
 8002cfe:	2b20      	cmp	r3, #32
 8002d00:	d003      	beq.n	8002d0a <I2C_IsErrorOccurred+0xfa>
 8002d02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d09d      	beq.n	8002c46 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d103      	bne.n	8002d1a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2220      	movs	r2, #32
 8002d18:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	f043 0304 	orr.w	r3, r3, #4
 8002d20:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d3a:	6a3b      	ldr	r3, [r7, #32]
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d4a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00b      	beq.n	8002d74 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	f043 0308 	orr.w	r3, r3, #8
 8002d62:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00b      	beq.n	8002d96 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	f043 0302 	orr.w	r3, r3, #2
 8002d84:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002d96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d01c      	beq.n	8002dd8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f7ff fe56 	bl	8002a50 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6859      	ldr	r1, [r3, #4]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <I2C_IsErrorOccurred+0x1d4>)
 8002db0:	400b      	ands	r3, r1
 8002db2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3728      	adds	r7, #40	; 0x28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	fe00e800 	.word	0xfe00e800

08002de8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b087      	sub	sp, #28
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	607b      	str	r3, [r7, #4]
 8002df2:	460b      	mov	r3, r1
 8002df4:	817b      	strh	r3, [r7, #10]
 8002df6:	4613      	mov	r3, r2
 8002df8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dfa:	897b      	ldrh	r3, [r7, #10]
 8002dfc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e00:	7a7b      	ldrb	r3, [r7, #9]
 8002e02:	041b      	lsls	r3, r3, #16
 8002e04:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e08:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e16:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	0d5b      	lsrs	r3, r3, #21
 8002e22:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002e26:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <I2C_TransferConfig+0x60>)
 8002e28:	430b      	orrs	r3, r1
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	ea02 0103 	and.w	r1, r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e3a:	bf00      	nop
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	03ff63ff 	.word	0x03ff63ff

08002e4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b20      	cmp	r3, #32
 8002e60:	d138      	bne.n	8002ed4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e032      	b.n	8002ed6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2224      	movs	r2, #36	; 0x24
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f022 0201 	bic.w	r2, r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6819      	ldr	r1, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e000      	b.n	8002ed6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ed4:	2302      	movs	r3, #2
  }
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b085      	sub	sp, #20
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
 8002eea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	d139      	bne.n	8002f6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d101      	bne.n	8002f06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f02:	2302      	movs	r3, #2
 8002f04:	e033      	b.n	8002f6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2224      	movs	r2, #36	; 0x24
 8002f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0201 	bic.w	r2, r2, #1
 8002f24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	021b      	lsls	r3, r3, #8
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e000      	b.n	8002f6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
	...

08002f7c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f80:	4b04      	ldr	r3, [pc, #16]	; (8002f94 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	40007000 	.word	0x40007000

08002f98 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fa6:	d130      	bne.n	800300a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fa8:	4b23      	ldr	r3, [pc, #140]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fb4:	d038      	beq.n	8003028 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fb6:	4b20      	ldr	r3, [pc, #128]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002fbe:	4a1e      	ldr	r2, [pc, #120]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fc0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fc4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fc6:	4b1d      	ldr	r3, [pc, #116]	; (800303c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2232      	movs	r2, #50	; 0x32
 8002fcc:	fb02 f303 	mul.w	r3, r2, r3
 8002fd0:	4a1b      	ldr	r2, [pc, #108]	; (8003040 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	0c9b      	lsrs	r3, r3, #18
 8002fd8:	3301      	adds	r3, #1
 8002fda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fdc:	e002      	b.n	8002fe4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fe4:	4b14      	ldr	r3, [pc, #80]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff0:	d102      	bne.n	8002ff8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1f2      	bne.n	8002fde <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ff8:	4b0f      	ldr	r3, [pc, #60]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003000:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003004:	d110      	bne.n	8003028 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e00f      	b.n	800302a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800300a:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003016:	d007      	beq.n	8003028 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003018:	4b07      	ldr	r3, [pc, #28]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003020:	4a05      	ldr	r2, [pc, #20]	; (8003038 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003022:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003026:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40007000 	.word	0x40007000
 800303c:	20000000 	.word	0x20000000
 8003040:	431bde83 	.word	0x431bde83

08003044 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003048:	4b05      	ldr	r3, [pc, #20]	; (8003060 <HAL_PWREx_EnableVddIO2+0x1c>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	4a04      	ldr	r2, [pc, #16]	; (8003060 <HAL_PWREx_EnableVddIO2+0x1c>)
 800304e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003052:	6053      	str	r3, [r2, #4]
}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40007000 	.word	0x40007000

08003064 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b088      	sub	sp, #32
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d102      	bne.n	8003078 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	f000 bc08 	b.w	8003888 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003078:	4b96      	ldr	r3, [pc, #600]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f003 030c 	and.w	r3, r3, #12
 8003080:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003082:	4b94      	ldr	r3, [pc, #592]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 80e4 	beq.w	8003262 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d007      	beq.n	80030b0 <HAL_RCC_OscConfig+0x4c>
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	2b0c      	cmp	r3, #12
 80030a4:	f040 808b 	bne.w	80031be <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	f040 8087 	bne.w	80031be <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030b0:	4b88      	ldr	r3, [pc, #544]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d005      	beq.n	80030c8 <HAL_RCC_OscConfig+0x64>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e3df      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1a      	ldr	r2, [r3, #32]
 80030cc:	4b81      	ldr	r3, [pc, #516]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <HAL_RCC_OscConfig+0x7e>
 80030d8:	4b7e      	ldr	r3, [pc, #504]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030e0:	e005      	b.n	80030ee <HAL_RCC_OscConfig+0x8a>
 80030e2:	4b7c      	ldr	r3, [pc, #496]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80030e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030e8:	091b      	lsrs	r3, r3, #4
 80030ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d223      	bcs.n	800313a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fd92 	bl	8003c20 <RCC_SetFlashLatencyFromMSIRange>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e3c0      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003106:	4b73      	ldr	r3, [pc, #460]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a72      	ldr	r2, [pc, #456]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 800310c:	f043 0308 	orr.w	r3, r3, #8
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	4b70      	ldr	r3, [pc, #448]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	496d      	ldr	r1, [pc, #436]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003120:	4313      	orrs	r3, r2
 8003122:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003124:	4b6b      	ldr	r3, [pc, #428]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	69db      	ldr	r3, [r3, #28]
 8003130:	021b      	lsls	r3, r3, #8
 8003132:	4968      	ldr	r1, [pc, #416]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003134:	4313      	orrs	r3, r2
 8003136:	604b      	str	r3, [r1, #4]
 8003138:	e025      	b.n	8003186 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800313a:	4b66      	ldr	r3, [pc, #408]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a65      	ldr	r2, [pc, #404]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003140:	f043 0308 	orr.w	r3, r3, #8
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	4b63      	ldr	r3, [pc, #396]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a1b      	ldr	r3, [r3, #32]
 8003152:	4960      	ldr	r1, [pc, #384]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003154:	4313      	orrs	r3, r2
 8003156:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003158:	4b5e      	ldr	r3, [pc, #376]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	021b      	lsls	r3, r3, #8
 8003166:	495b      	ldr	r1, [pc, #364]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003168:	4313      	orrs	r3, r2
 800316a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d109      	bne.n	8003186 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	4618      	mov	r0, r3
 8003178:	f000 fd52 	bl	8003c20 <RCC_SetFlashLatencyFromMSIRange>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e380      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003186:	f000 fc87 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 800318a:	4602      	mov	r2, r0
 800318c:	4b51      	ldr	r3, [pc, #324]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	4950      	ldr	r1, [pc, #320]	; (80032d8 <HAL_RCC_OscConfig+0x274>)
 8003198:	5ccb      	ldrb	r3, [r1, r3]
 800319a:	f003 031f 	and.w	r3, r3, #31
 800319e:	fa22 f303 	lsr.w	r3, r2, r3
 80031a2:	4a4e      	ldr	r2, [pc, #312]	; (80032dc <HAL_RCC_OscConfig+0x278>)
 80031a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031a6:	4b4e      	ldr	r3, [pc, #312]	; (80032e0 <HAL_RCC_OscConfig+0x27c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fe fcea 	bl	8001b84 <HAL_InitTick>
 80031b0:	4603      	mov	r3, r0
 80031b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d052      	beq.n	8003260 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
 80031bc:	e364      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d032      	beq.n	800322c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031c6:	4b43      	ldr	r3, [pc, #268]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a42      	ldr	r2, [pc, #264]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031d2:	f7fe fd27 	bl	8001c24 <HAL_GetTick>
 80031d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031d8:	e008      	b.n	80031ec <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031da:	f7fe fd23 	bl	8001c24 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e34d      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031ec:	4b39      	ldr	r3, [pc, #228]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f0      	beq.n	80031da <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031f8:	4b36      	ldr	r3, [pc, #216]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a35      	ldr	r2, [pc, #212]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80031fe:	f043 0308 	orr.w	r3, r3, #8
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b33      	ldr	r3, [pc, #204]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4930      	ldr	r1, [pc, #192]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003216:	4b2f      	ldr	r3, [pc, #188]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	021b      	lsls	r3, r3, #8
 8003224:	492b      	ldr	r1, [pc, #172]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003226:	4313      	orrs	r3, r2
 8003228:	604b      	str	r3, [r1, #4]
 800322a:	e01a      	b.n	8003262 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800322c:	4b29      	ldr	r3, [pc, #164]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a28      	ldr	r2, [pc, #160]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003232:	f023 0301 	bic.w	r3, r3, #1
 8003236:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003238:	f7fe fcf4 	bl	8001c24 <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003240:	f7fe fcf0 	bl	8001c24 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e31a      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003252:	4b20      	ldr	r3, [pc, #128]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1f0      	bne.n	8003240 <HAL_RCC_OscConfig+0x1dc>
 800325e:	e000      	b.n	8003262 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003260:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d073      	beq.n	8003356 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	2b08      	cmp	r3, #8
 8003272:	d005      	beq.n	8003280 <HAL_RCC_OscConfig+0x21c>
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	2b0c      	cmp	r3, #12
 8003278:	d10e      	bne.n	8003298 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2b03      	cmp	r3, #3
 800327e:	d10b      	bne.n	8003298 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003280:	4b14      	ldr	r3, [pc, #80]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d063      	beq.n	8003354 <HAL_RCC_OscConfig+0x2f0>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d15f      	bne.n	8003354 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e2f7      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032a0:	d106      	bne.n	80032b0 <HAL_RCC_OscConfig+0x24c>
 80032a2:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a0b      	ldr	r2, [pc, #44]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80032a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	e025      	b.n	80032fc <HAL_RCC_OscConfig+0x298>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032b8:	d114      	bne.n	80032e4 <HAL_RCC_OscConfig+0x280>
 80032ba:	4b06      	ldr	r3, [pc, #24]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a05      	ldr	r2, [pc, #20]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80032c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032c4:	6013      	str	r3, [r2, #0]
 80032c6:	4b03      	ldr	r3, [pc, #12]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a02      	ldr	r2, [pc, #8]	; (80032d4 <HAL_RCC_OscConfig+0x270>)
 80032cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	e013      	b.n	80032fc <HAL_RCC_OscConfig+0x298>
 80032d4:	40021000 	.word	0x40021000
 80032d8:	08009ce0 	.word	0x08009ce0
 80032dc:	20000000 	.word	0x20000000
 80032e0:	20000004 	.word	0x20000004
 80032e4:	4ba0      	ldr	r3, [pc, #640]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a9f      	ldr	r2, [pc, #636]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80032ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ee:	6013      	str	r3, [r2, #0]
 80032f0:	4b9d      	ldr	r3, [pc, #628]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a9c      	ldr	r2, [pc, #624]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80032f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d013      	beq.n	800332c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003304:	f7fe fc8e 	bl	8001c24 <HAL_GetTick>
 8003308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800330a:	e008      	b.n	800331e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800330c:	f7fe fc8a 	bl	8001c24 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	2b64      	cmp	r3, #100	; 0x64
 8003318:	d901      	bls.n	800331e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e2b4      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800331e:	4b92      	ldr	r3, [pc, #584]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d0f0      	beq.n	800330c <HAL_RCC_OscConfig+0x2a8>
 800332a:	e014      	b.n	8003356 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332c:	f7fe fc7a 	bl	8001c24 <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003334:	f7fe fc76 	bl	8001c24 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b64      	cmp	r3, #100	; 0x64
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e2a0      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003346:	4b88      	ldr	r3, [pc, #544]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1f0      	bne.n	8003334 <HAL_RCC_OscConfig+0x2d0>
 8003352:	e000      	b.n	8003356 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003354:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d060      	beq.n	8003424 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	2b04      	cmp	r3, #4
 8003366:	d005      	beq.n	8003374 <HAL_RCC_OscConfig+0x310>
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	2b0c      	cmp	r3, #12
 800336c:	d119      	bne.n	80033a2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2b02      	cmp	r3, #2
 8003372:	d116      	bne.n	80033a2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003374:	4b7c      	ldr	r3, [pc, #496]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800337c:	2b00      	cmp	r3, #0
 800337e:	d005      	beq.n	800338c <HAL_RCC_OscConfig+0x328>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e27d      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800338c:	4b76      	ldr	r3, [pc, #472]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	061b      	lsls	r3, r3, #24
 800339a:	4973      	ldr	r1, [pc, #460]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800339c:	4313      	orrs	r3, r2
 800339e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033a0:	e040      	b.n	8003424 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d023      	beq.n	80033f2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033aa:	4b6f      	ldr	r3, [pc, #444]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a6e      	ldr	r2, [pc, #440]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80033b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b6:	f7fe fc35 	bl	8001c24 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033bc:	e008      	b.n	80033d0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033be:	f7fe fc31 	bl	8001c24 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e25b      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033d0:	4b65      	ldr	r3, [pc, #404]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0f0      	beq.n	80033be <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033dc:	4b62      	ldr	r3, [pc, #392]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	061b      	lsls	r3, r3, #24
 80033ea:	495f      	ldr	r1, [pc, #380]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	604b      	str	r3, [r1, #4]
 80033f0:	e018      	b.n	8003424 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033f2:	4b5d      	ldr	r3, [pc, #372]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a5c      	ldr	r2, [pc, #368]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80033f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fe:	f7fe fc11 	bl	8001c24 <HAL_GetTick>
 8003402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003406:	f7fe fc0d 	bl	8001c24 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e237      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003418:	4b53      	ldr	r3, [pc, #332]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f0      	bne.n	8003406 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0308 	and.w	r3, r3, #8
 800342c:	2b00      	cmp	r3, #0
 800342e:	d03c      	beq.n	80034aa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d01c      	beq.n	8003472 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003438:	4b4b      	ldr	r3, [pc, #300]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800343a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800343e:	4a4a      	ldr	r2, [pc, #296]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003440:	f043 0301 	orr.w	r3, r3, #1
 8003444:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003448:	f7fe fbec 	bl	8001c24 <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003450:	f7fe fbe8 	bl	8001c24 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e212      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003462:	4b41      	ldr	r3, [pc, #260]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003464:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0ef      	beq.n	8003450 <HAL_RCC_OscConfig+0x3ec>
 8003470:	e01b      	b.n	80034aa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003472:	4b3d      	ldr	r3, [pc, #244]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003474:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003478:	4a3b      	ldr	r2, [pc, #236]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003482:	f7fe fbcf 	bl	8001c24 <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800348a:	f7fe fbcb 	bl	8001c24 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e1f5      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800349c:	4b32      	ldr	r3, [pc, #200]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800349e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1ef      	bne.n	800348a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0304 	and.w	r3, r3, #4
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 80a6 	beq.w	8003604 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034b8:	2300      	movs	r3, #0
 80034ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034bc:	4b2a      	ldr	r3, [pc, #168]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80034be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d10d      	bne.n	80034e4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034c8:	4b27      	ldr	r3, [pc, #156]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80034ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034cc:	4a26      	ldr	r2, [pc, #152]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80034ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034d2:	6593      	str	r3, [r2, #88]	; 0x58
 80034d4:	4b24      	ldr	r3, [pc, #144]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 80034d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034e0:	2301      	movs	r3, #1
 80034e2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034e4:	4b21      	ldr	r3, [pc, #132]	; (800356c <HAL_RCC_OscConfig+0x508>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d118      	bne.n	8003522 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034f0:	4b1e      	ldr	r3, [pc, #120]	; (800356c <HAL_RCC_OscConfig+0x508>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a1d      	ldr	r2, [pc, #116]	; (800356c <HAL_RCC_OscConfig+0x508>)
 80034f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034fc:	f7fe fb92 	bl	8001c24 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003504:	f7fe fb8e 	bl	8001c24 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e1b8      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003516:	4b15      	ldr	r3, [pc, #84]	; (800356c <HAL_RCC_OscConfig+0x508>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d108      	bne.n	800353c <HAL_RCC_OscConfig+0x4d8>
 800352a:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800352c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003530:	4a0d      	ldr	r2, [pc, #52]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003532:	f043 0301 	orr.w	r3, r3, #1
 8003536:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800353a:	e029      	b.n	8003590 <HAL_RCC_OscConfig+0x52c>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	2b05      	cmp	r3, #5
 8003542:	d115      	bne.n	8003570 <HAL_RCC_OscConfig+0x50c>
 8003544:	4b08      	ldr	r3, [pc, #32]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800354a:	4a07      	ldr	r2, [pc, #28]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800354c:	f043 0304 	orr.w	r3, r3, #4
 8003550:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003554:	4b04      	ldr	r3, [pc, #16]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 8003556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355a:	4a03      	ldr	r2, [pc, #12]	; (8003568 <HAL_RCC_OscConfig+0x504>)
 800355c:	f043 0301 	orr.w	r3, r3, #1
 8003560:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003564:	e014      	b.n	8003590 <HAL_RCC_OscConfig+0x52c>
 8003566:	bf00      	nop
 8003568:	40021000 	.word	0x40021000
 800356c:	40007000 	.word	0x40007000
 8003570:	4b9d      	ldr	r3, [pc, #628]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003576:	4a9c      	ldr	r2, [pc, #624]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003578:	f023 0301 	bic.w	r3, r3, #1
 800357c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003580:	4b99      	ldr	r3, [pc, #612]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003586:	4a98      	ldr	r2, [pc, #608]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003588:	f023 0304 	bic.w	r3, r3, #4
 800358c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d016      	beq.n	80035c6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003598:	f7fe fb44 	bl	8001c24 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800359e:	e00a      	b.n	80035b6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a0:	f7fe fb40 	bl	8001c24 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e168      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b6:	4b8c      	ldr	r3, [pc, #560]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80035b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0ed      	beq.n	80035a0 <HAL_RCC_OscConfig+0x53c>
 80035c4:	e015      	b.n	80035f2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c6:	f7fe fb2d 	bl	8001c24 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035cc:	e00a      	b.n	80035e4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ce:	f7fe fb29 	bl	8001c24 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035dc:	4293      	cmp	r3, r2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e151      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035e4:	4b80      	ldr	r3, [pc, #512]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80035e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1ed      	bne.n	80035ce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035f2:	7ffb      	ldrb	r3, [r7, #31]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d105      	bne.n	8003604 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f8:	4b7b      	ldr	r3, [pc, #492]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80035fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fc:	4a7a      	ldr	r2, [pc, #488]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80035fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003602:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0320 	and.w	r3, r3, #32
 800360c:	2b00      	cmp	r3, #0
 800360e:	d03c      	beq.n	800368a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01c      	beq.n	8003652 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003618:	4b73      	ldr	r3, [pc, #460]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 800361a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800361e:	4a72      	ldr	r2, [pc, #456]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003620:	f043 0301 	orr.w	r3, r3, #1
 8003624:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003628:	f7fe fafc 	bl	8001c24 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003630:	f7fe faf8 	bl	8001c24 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e122      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003642:	4b69      	ldr	r3, [pc, #420]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003644:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0ef      	beq.n	8003630 <HAL_RCC_OscConfig+0x5cc>
 8003650:	e01b      	b.n	800368a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003652:	4b65      	ldr	r3, [pc, #404]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003654:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003658:	4a63      	ldr	r2, [pc, #396]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 800365a:	f023 0301 	bic.w	r3, r3, #1
 800365e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003662:	f7fe fadf 	bl	8001c24 <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003668:	e008      	b.n	800367c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800366a:	f7fe fadb 	bl	8001c24 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e105      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800367c:	4b5a      	ldr	r3, [pc, #360]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 800367e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1ef      	bne.n	800366a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 80f9 	beq.w	8003886 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003698:	2b02      	cmp	r3, #2
 800369a:	f040 80cf 	bne.w	800383c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800369e:	4b52      	ldr	r3, [pc, #328]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f003 0203 	and.w	r2, r3, #3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d12c      	bne.n	800370c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	3b01      	subs	r3, #1
 80036be:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d123      	bne.n	800370c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ce:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d11b      	bne.n	800370c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036de:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d113      	bne.n	800370c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ee:	085b      	lsrs	r3, r3, #1
 80036f0:	3b01      	subs	r3, #1
 80036f2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d109      	bne.n	800370c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	085b      	lsrs	r3, r3, #1
 8003704:	3b01      	subs	r3, #1
 8003706:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003708:	429a      	cmp	r2, r3
 800370a:	d071      	beq.n	80037f0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	2b0c      	cmp	r3, #12
 8003710:	d068      	beq.n	80037e4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003712:	4b35      	ldr	r3, [pc, #212]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d105      	bne.n	800372a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800371e:	4b32      	ldr	r3, [pc, #200]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e0ac      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800372e:	4b2e      	ldr	r3, [pc, #184]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a2d      	ldr	r2, [pc, #180]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003734:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003738:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800373a:	f7fe fa73 	bl	8001c24 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003740:	e008      	b.n	8003754 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003742:	f7fe fa6f 	bl	8001c24 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e099      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003754:	4b24      	ldr	r3, [pc, #144]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1f0      	bne.n	8003742 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003760:	4b21      	ldr	r3, [pc, #132]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 8003762:	68da      	ldr	r2, [r3, #12]
 8003764:	4b21      	ldr	r3, [pc, #132]	; (80037ec <HAL_RCC_OscConfig+0x788>)
 8003766:	4013      	ands	r3, r2
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003770:	3a01      	subs	r2, #1
 8003772:	0112      	lsls	r2, r2, #4
 8003774:	4311      	orrs	r1, r2
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800377a:	0212      	lsls	r2, r2, #8
 800377c:	4311      	orrs	r1, r2
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003782:	0852      	lsrs	r2, r2, #1
 8003784:	3a01      	subs	r2, #1
 8003786:	0552      	lsls	r2, r2, #21
 8003788:	4311      	orrs	r1, r2
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800378e:	0852      	lsrs	r2, r2, #1
 8003790:	3a01      	subs	r2, #1
 8003792:	0652      	lsls	r2, r2, #25
 8003794:	4311      	orrs	r1, r2
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800379a:	06d2      	lsls	r2, r2, #27
 800379c:	430a      	orrs	r2, r1
 800379e:	4912      	ldr	r1, [pc, #72]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037a4:	4b10      	ldr	r3, [pc, #64]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a0f      	ldr	r2, [pc, #60]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80037aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037b0:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	4a0c      	ldr	r2, [pc, #48]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80037b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037bc:	f7fe fa32 	bl	8001c24 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c4:	f7fe fa2e 	bl	8001c24 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e058      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d6:	4b04      	ldr	r3, [pc, #16]	; (80037e8 <HAL_RCC_OscConfig+0x784>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0f0      	beq.n	80037c4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037e2:	e050      	b.n	8003886 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e04f      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
 80037e8:	40021000 	.word	0x40021000
 80037ec:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037f0:	4b27      	ldr	r3, [pc, #156]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d144      	bne.n	8003886 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037fc:	4b24      	ldr	r3, [pc, #144]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a23      	ldr	r2, [pc, #140]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 8003802:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003806:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003808:	4b21      	ldr	r3, [pc, #132]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4a20      	ldr	r2, [pc, #128]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 800380e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003812:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003814:	f7fe fa06 	bl	8001c24 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800381c:	f7fe fa02 	bl	8001c24 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e02c      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800382e:	4b18      	ldr	r3, [pc, #96]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d0f0      	beq.n	800381c <HAL_RCC_OscConfig+0x7b8>
 800383a:	e024      	b.n	8003886 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	2b0c      	cmp	r3, #12
 8003840:	d01f      	beq.n	8003882 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003842:	4b13      	ldr	r3, [pc, #76]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a12      	ldr	r2, [pc, #72]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 8003848:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800384c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384e:	f7fe f9e9 	bl	8001c24 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003856:	f7fe f9e5 	bl	8001c24 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e00f      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003868:	4b09      	ldr	r3, [pc, #36]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1f0      	bne.n	8003856 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003874:	4b06      	ldr	r3, [pc, #24]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 8003876:	68da      	ldr	r2, [r3, #12]
 8003878:	4905      	ldr	r1, [pc, #20]	; (8003890 <HAL_RCC_OscConfig+0x82c>)
 800387a:	4b06      	ldr	r3, [pc, #24]	; (8003894 <HAL_RCC_OscConfig+0x830>)
 800387c:	4013      	ands	r3, r2
 800387e:	60cb      	str	r3, [r1, #12]
 8003880:	e001      	b.n	8003886 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3720      	adds	r7, #32
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40021000 	.word	0x40021000
 8003894:	feeefffc 	.word	0xfeeefffc

08003898 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0e7      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038ac:	4b75      	ldr	r3, [pc, #468]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d910      	bls.n	80038dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ba:	4b72      	ldr	r3, [pc, #456]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f023 0207 	bic.w	r2, r3, #7
 80038c2:	4970      	ldr	r1, [pc, #448]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ca:	4b6e      	ldr	r3, [pc, #440]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d001      	beq.n	80038dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e0cf      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d010      	beq.n	800390a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	4b66      	ldr	r3, [pc, #408]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d908      	bls.n	800390a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038f8:	4b63      	ldr	r3, [pc, #396]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	4960      	ldr	r1, [pc, #384]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003906:	4313      	orrs	r3, r2
 8003908:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	2b00      	cmp	r3, #0
 8003914:	d04c      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	2b03      	cmp	r3, #3
 800391c:	d107      	bne.n	800392e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800391e:	4b5a      	ldr	r3, [pc, #360]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d121      	bne.n	800396e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e0a6      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b02      	cmp	r3, #2
 8003934:	d107      	bne.n	8003946 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003936:	4b54      	ldr	r3, [pc, #336]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d115      	bne.n	800396e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e09a      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d107      	bne.n	800395e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800394e:	4b4e      	ldr	r3, [pc, #312]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d109      	bne.n	800396e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e08e      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800395e:	4b4a      	ldr	r3, [pc, #296]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e086      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800396e:	4b46      	ldr	r3, [pc, #280]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f023 0203 	bic.w	r2, r3, #3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	4943      	ldr	r1, [pc, #268]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 800397c:	4313      	orrs	r3, r2
 800397e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003980:	f7fe f950 	bl	8001c24 <HAL_GetTick>
 8003984:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003986:	e00a      	b.n	800399e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003988:	f7fe f94c 	bl	8001c24 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	f241 3288 	movw	r2, #5000	; 0x1388
 8003996:	4293      	cmp	r3, r2
 8003998:	d901      	bls.n	800399e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e06e      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399e:	4b3a      	ldr	r3, [pc, #232]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 020c 	and.w	r2, r3, #12
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d1eb      	bne.n	8003988 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d010      	beq.n	80039de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	4b31      	ldr	r3, [pc, #196]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d208      	bcs.n	80039de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039cc:	4b2e      	ldr	r3, [pc, #184]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	492b      	ldr	r1, [pc, #172]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039de:	4b29      	ldr	r3, [pc, #164]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0307 	and.w	r3, r3, #7
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d210      	bcs.n	8003a0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ec:	4b25      	ldr	r3, [pc, #148]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f023 0207 	bic.w	r2, r3, #7
 80039f4:	4923      	ldr	r1, [pc, #140]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fc:	4b21      	ldr	r3, [pc, #132]	; (8003a84 <HAL_RCC_ClockConfig+0x1ec>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d001      	beq.n	8003a0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e036      	b.n	8003a7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0304 	and.w	r3, r3, #4
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d008      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a1a:	4b1b      	ldr	r3, [pc, #108]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	4918      	ldr	r1, [pc, #96]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d009      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a38:	4b13      	ldr	r3, [pc, #76]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	4910      	ldr	r1, [pc, #64]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a4c:	f000 f824 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a50:	4602      	mov	r2, r0
 8003a52:	4b0d      	ldr	r3, [pc, #52]	; (8003a88 <HAL_RCC_ClockConfig+0x1f0>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	091b      	lsrs	r3, r3, #4
 8003a58:	f003 030f 	and.w	r3, r3, #15
 8003a5c:	490b      	ldr	r1, [pc, #44]	; (8003a8c <HAL_RCC_ClockConfig+0x1f4>)
 8003a5e:	5ccb      	ldrb	r3, [r1, r3]
 8003a60:	f003 031f 	and.w	r3, r3, #31
 8003a64:	fa22 f303 	lsr.w	r3, r2, r3
 8003a68:	4a09      	ldr	r2, [pc, #36]	; (8003a90 <HAL_RCC_ClockConfig+0x1f8>)
 8003a6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a6c:	4b09      	ldr	r3, [pc, #36]	; (8003a94 <HAL_RCC_ClockConfig+0x1fc>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7fe f887 	bl	8001b84 <HAL_InitTick>
 8003a76:	4603      	mov	r3, r0
 8003a78:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a7a:	7afb      	ldrb	r3, [r7, #11]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40022000 	.word	0x40022000
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	08009ce0 	.word	0x08009ce0
 8003a90:	20000000 	.word	0x20000000
 8003a94:	20000004 	.word	0x20000004

08003a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b089      	sub	sp, #36	; 0x24
 8003a9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61fb      	str	r3, [r7, #28]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aa6:	4b3e      	ldr	r3, [pc, #248]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ab0:	4b3b      	ldr	r3, [pc, #236]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	f003 0303 	and.w	r3, r3, #3
 8003ab8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0x34>
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	2b0c      	cmp	r3, #12
 8003ac4:	d121      	bne.n	8003b0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d11e      	bne.n	8003b0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003acc:	4b34      	ldr	r3, [pc, #208]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d107      	bne.n	8003ae8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ad8:	4b31      	ldr	r3, [pc, #196]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ade:	0a1b      	lsrs	r3, r3, #8
 8003ae0:	f003 030f 	and.w	r3, r3, #15
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	e005      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ae8:	4b2d      	ldr	r3, [pc, #180]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	091b      	lsrs	r3, r3, #4
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003af4:	4a2b      	ldr	r2, [pc, #172]	; (8003ba4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003afc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10d      	bne.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b08:	e00a      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d102      	bne.n	8003b16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b10:	4b25      	ldr	r3, [pc, #148]	; (8003ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b12:	61bb      	str	r3, [r7, #24]
 8003b14:	e004      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d101      	bne.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b1c:	4b23      	ldr	r3, [pc, #140]	; (8003bac <HAL_RCC_GetSysClockFreq+0x114>)
 8003b1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	2b0c      	cmp	r3, #12
 8003b24:	d134      	bne.n	8003b90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b26:	4b1e      	ldr	r3, [pc, #120]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d003      	beq.n	8003b3e <HAL_RCC_GetSysClockFreq+0xa6>
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d003      	beq.n	8003b44 <HAL_RCC_GetSysClockFreq+0xac>
 8003b3c:	e005      	b.n	8003b4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b3e:	4b1a      	ldr	r3, [pc, #104]	; (8003ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b40:	617b      	str	r3, [r7, #20]
      break;
 8003b42:	e005      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b44:	4b19      	ldr	r3, [pc, #100]	; (8003bac <HAL_RCC_GetSysClockFreq+0x114>)
 8003b46:	617b      	str	r3, [r7, #20]
      break;
 8003b48:	e002      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	617b      	str	r3, [r7, #20]
      break;
 8003b4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b50:	4b13      	ldr	r3, [pc, #76]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	091b      	lsrs	r3, r3, #4
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b5e:	4b10      	ldr	r3, [pc, #64]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	0a1b      	lsrs	r3, r3, #8
 8003b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	fb03 f202 	mul.w	r2, r3, r2
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b76:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	0e5b      	lsrs	r3, r3, #25
 8003b7c:	f003 0303 	and.w	r3, r3, #3
 8003b80:	3301      	adds	r3, #1
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b90:	69bb      	ldr	r3, [r7, #24]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3724      	adds	r7, #36	; 0x24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	08009cf8 	.word	0x08009cf8
 8003ba8:	00f42400 	.word	0x00f42400
 8003bac:	007a1200 	.word	0x007a1200

08003bb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb4:	4b03      	ldr	r3, [pc, #12]	; (8003bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	20000000 	.word	0x20000000

08003bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bcc:	f7ff fff0 	bl	8003bb0 <HAL_RCC_GetHCLKFreq>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	4b06      	ldr	r3, [pc, #24]	; (8003bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	4904      	ldr	r1, [pc, #16]	; (8003bf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bde:	5ccb      	ldrb	r3, [r1, r3]
 8003be0:	f003 031f 	and.w	r3, r3, #31
 8003be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	08009cf0 	.word	0x08009cf0

08003bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bf8:	f7ff ffda 	bl	8003bb0 <HAL_RCC_GetHCLKFreq>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	0adb      	lsrs	r3, r3, #11
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	4904      	ldr	r1, [pc, #16]	; (8003c1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c0a:	5ccb      	ldrb	r3, [r1, r3]
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	08009cf0 	.word	0x08009cf0

08003c20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b086      	sub	sp, #24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c28:	2300      	movs	r3, #0
 8003c2a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c2c:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c38:	f7ff f9a0 	bl	8002f7c <HAL_PWREx_GetVoltageRange>
 8003c3c:	6178      	str	r0, [r7, #20]
 8003c3e:	e014      	b.n	8003c6a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c40:	4b25      	ldr	r3, [pc, #148]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c44:	4a24      	ldr	r2, [pc, #144]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c4a:	6593      	str	r3, [r2, #88]	; 0x58
 8003c4c:	4b22      	ldr	r3, [pc, #136]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c58:	f7ff f990 	bl	8002f7c <HAL_PWREx_GetVoltageRange>
 8003c5c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c5e:	4b1e      	ldr	r3, [pc, #120]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c62:	4a1d      	ldr	r2, [pc, #116]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c68:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c70:	d10b      	bne.n	8003c8a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b80      	cmp	r3, #128	; 0x80
 8003c76:	d919      	bls.n	8003cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2ba0      	cmp	r3, #160	; 0xa0
 8003c7c:	d902      	bls.n	8003c84 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c7e:	2302      	movs	r3, #2
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	e013      	b.n	8003cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c84:	2301      	movs	r3, #1
 8003c86:	613b      	str	r3, [r7, #16]
 8003c88:	e010      	b.n	8003cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b80      	cmp	r3, #128	; 0x80
 8003c8e:	d902      	bls.n	8003c96 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c90:	2303      	movs	r3, #3
 8003c92:	613b      	str	r3, [r7, #16]
 8003c94:	e00a      	b.n	8003cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b80      	cmp	r3, #128	; 0x80
 8003c9a:	d102      	bne.n	8003ca2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	e004      	b.n	8003cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b70      	cmp	r3, #112	; 0x70
 8003ca6:	d101      	bne.n	8003cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ca8:	2301      	movs	r3, #1
 8003caa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003cac:	4b0b      	ldr	r3, [pc, #44]	; (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f023 0207 	bic.w	r2, r3, #7
 8003cb4:	4909      	ldr	r1, [pc, #36]	; (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cbc:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d001      	beq.n	8003cce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e000      	b.n	8003cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3718      	adds	r7, #24
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	40022000 	.word	0x40022000

08003ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ce8:	2300      	movs	r3, #0
 8003cea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cec:	2300      	movs	r3, #0
 8003cee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d041      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d00:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d04:	d02a      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d06:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d0a:	d824      	bhi.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d0c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d10:	d008      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d16:	d81e      	bhi.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d20:	d010      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d22:	e018      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d24:	4b86      	ldr	r3, [pc, #536]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	4a85      	ldr	r2, [pc, #532]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d2e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d30:	e015      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3304      	adds	r3, #4
 8003d36:	2100      	movs	r1, #0
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 facd 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d42:	e00c      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3320      	adds	r3, #32
 8003d48:	2100      	movs	r1, #0
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 fbb6 	bl	80044bc <RCCEx_PLLSAI2_Config>
 8003d50:	4603      	mov	r3, r0
 8003d52:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d54:	e003      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	74fb      	strb	r3, [r7, #19]
      break;
 8003d5a:	e000      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d5e:	7cfb      	ldrb	r3, [r7, #19]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d10b      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d64:	4b76      	ldr	r3, [pc, #472]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d72:	4973      	ldr	r1, [pc, #460]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003d7a:	e001      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7c:	7cfb      	ldrb	r3, [r7, #19]
 8003d7e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d041      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d90:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d94:	d02a      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003d96:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d9a:	d824      	bhi.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003da0:	d008      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003da2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003da6:	d81e      	bhi.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003db0:	d010      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003db2:	e018      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003db4:	4b62      	ldr	r3, [pc, #392]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	4a61      	ldr	r2, [pc, #388]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dbe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dc0:	e015      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fa85 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dd2:	e00c      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	3320      	adds	r3, #32
 8003dd8:	2100      	movs	r1, #0
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f000 fb6e 	bl	80044bc <RCCEx_PLLSAI2_Config>
 8003de0:	4603      	mov	r3, r0
 8003de2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de4:	e003      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	74fb      	strb	r3, [r7, #19]
      break;
 8003dea:	e000      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003dec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dee:	7cfb      	ldrb	r3, [r7, #19]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10b      	bne.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003df4:	4b52      	ldr	r3, [pc, #328]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e02:	494f      	ldr	r1, [pc, #316]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e0a:	e001      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e0c:	7cfb      	ldrb	r3, [r7, #19]
 8003e0e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80a0 	beq.w	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e22:	4b47      	ldr	r3, [pc, #284]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e000      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e32:	2300      	movs	r3, #0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00d      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e38:	4b41      	ldr	r3, [pc, #260]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3c:	4a40      	ldr	r2, [pc, #256]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e42:	6593      	str	r3, [r2, #88]	; 0x58
 8003e44:	4b3e      	ldr	r3, [pc, #248]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4c:	60bb      	str	r3, [r7, #8]
 8003e4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e50:	2301      	movs	r3, #1
 8003e52:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e54:	4b3b      	ldr	r3, [pc, #236]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a3a      	ldr	r2, [pc, #232]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e60:	f7fd fee0 	bl	8001c24 <HAL_GetTick>
 8003e64:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e66:	e009      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e68:	f7fd fedc 	bl	8001c24 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d902      	bls.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	74fb      	strb	r3, [r7, #19]
        break;
 8003e7a:	e005      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e7c:	4b31      	ldr	r3, [pc, #196]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0ef      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003e88:	7cfb      	ldrb	r3, [r7, #19]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d15c      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e8e:	4b2c      	ldr	r3, [pc, #176]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e98:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d01f      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d019      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003eac:	4b24      	ldr	r3, [pc, #144]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eb8:	4b21      	ldr	r3, [pc, #132]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ebe:	4a20      	ldr	r2, [pc, #128]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ec8:	4b1d      	ldr	r3, [pc, #116]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ece:	4a1c      	ldr	r2, [pc, #112]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ed8:	4a19      	ldr	r2, [pc, #100]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d016      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eea:	f7fd fe9b 	bl	8001c24 <HAL_GetTick>
 8003eee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ef0:	e00b      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef2:	f7fd fe97 	bl	8001c24 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d902      	bls.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	74fb      	strb	r3, [r7, #19]
            break;
 8003f08:	e006      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f10:	f003 0302 	and.w	r3, r3, #2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0ec      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f18:	7cfb      	ldrb	r3, [r7, #19]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10c      	bne.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f1e:	4b08      	ldr	r3, [pc, #32]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f2e:	4904      	ldr	r1, [pc, #16]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f36:	e009      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f38:	7cfb      	ldrb	r3, [r7, #19]
 8003f3a:	74bb      	strb	r3, [r7, #18]
 8003f3c:	e006      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f3e:	bf00      	nop
 8003f40:	40021000 	.word	0x40021000
 8003f44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f48:	7cfb      	ldrb	r3, [r7, #19]
 8003f4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f4c:	7c7b      	ldrb	r3, [r7, #17]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d105      	bne.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f52:	4ba6      	ldr	r3, [pc, #664]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f56:	4aa5      	ldr	r2, [pc, #660]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00a      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f6a:	4ba0      	ldr	r3, [pc, #640]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f70:	f023 0203 	bic.w	r2, r3, #3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f78:	499c      	ldr	r1, [pc, #624]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f8c:	4b97      	ldr	r3, [pc, #604]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f92:	f023 020c 	bic.w	r2, r3, #12
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f9a:	4994      	ldr	r1, [pc, #592]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00a      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fae:	4b8f      	ldr	r3, [pc, #572]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbc:	498b      	ldr	r1, [pc, #556]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0308 	and.w	r3, r3, #8
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fd0:	4b86      	ldr	r3, [pc, #536]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fde:	4983      	ldr	r1, [pc, #524]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0310 	and.w	r3, r3, #16
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00a      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ff2:	4b7e      	ldr	r3, [pc, #504]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004000:	497a      	ldr	r1, [pc, #488]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00a      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004014:	4b75      	ldr	r3, [pc, #468]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004022:	4972      	ldr	r1, [pc, #456]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004024:	4313      	orrs	r3, r2
 8004026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00a      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004036:	4b6d      	ldr	r3, [pc, #436]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004044:	4969      	ldr	r1, [pc, #420]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004046:	4313      	orrs	r3, r2
 8004048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00a      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004058:	4b64      	ldr	r3, [pc, #400]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800405a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004066:	4961      	ldr	r1, [pc, #388]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004068:	4313      	orrs	r3, r2
 800406a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00a      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800407a:	4b5c      	ldr	r3, [pc, #368]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800407c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004080:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004088:	4958      	ldr	r1, [pc, #352]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800408a:	4313      	orrs	r3, r2
 800408c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00a      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800409c:	4b53      	ldr	r3, [pc, #332]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040aa:	4950      	ldr	r1, [pc, #320]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00a      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040be:	4b4b      	ldr	r3, [pc, #300]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040cc:	4947      	ldr	r1, [pc, #284]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040e0:	4b42      	ldr	r3, [pc, #264]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040e6:	f023 0203 	bic.w	r2, r3, #3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ee:	493f      	ldr	r1, [pc, #252]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d028      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004102:	4b3a      	ldr	r3, [pc, #232]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004108:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004110:	4936      	ldr	r1, [pc, #216]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004112:	4313      	orrs	r3, r2
 8004114:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800411c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004120:	d106      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004122:	4b32      	ldr	r3, [pc, #200]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	4a31      	ldr	r2, [pc, #196]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004128:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800412c:	60d3      	str	r3, [r2, #12]
 800412e:	e011      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004134:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004138:	d10c      	bne.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	3304      	adds	r3, #4
 800413e:	2101      	movs	r1, #1
 8004140:	4618      	mov	r0, r3
 8004142:	f000 f8c9 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8004146:	4603      	mov	r3, r0
 8004148:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800414a:	7cfb      	ldrb	r3, [r7, #19]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d028      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004160:	4b22      	ldr	r3, [pc, #136]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004166:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800416e:	491f      	ldr	r1, [pc, #124]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004170:	4313      	orrs	r3, r2
 8004172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800417a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800417e:	d106      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004180:	4b1a      	ldr	r3, [pc, #104]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	4a19      	ldr	r2, [pc, #100]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004186:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800418a:	60d3      	str	r3, [r2, #12]
 800418c:	e011      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004192:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004196:	d10c      	bne.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	3304      	adds	r3, #4
 800419c:	2101      	movs	r1, #1
 800419e:	4618      	mov	r0, r3
 80041a0:	f000 f89a 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 80041a4:	4603      	mov	r3, r0
 80041a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041a8:	7cfb      	ldrb	r3, [r7, #19]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80041ae:	7cfb      	ldrb	r3, [r7, #19]
 80041b0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d02a      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041be:	4b0b      	ldr	r3, [pc, #44]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041cc:	4907      	ldr	r1, [pc, #28]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041dc:	d108      	bne.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041de:	4b03      	ldr	r3, [pc, #12]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	4a02      	ldr	r2, [pc, #8]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041e8:	60d3      	str	r3, [r2, #12]
 80041ea:	e013      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80041ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041f8:	d10c      	bne.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	3304      	adds	r3, #4
 80041fe:	2101      	movs	r1, #1
 8004200:	4618      	mov	r0, r3
 8004202:	f000 f869 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8004206:	4603      	mov	r3, r0
 8004208:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800420a:	7cfb      	ldrb	r3, [r7, #19]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8004210:	7cfb      	ldrb	r3, [r7, #19]
 8004212:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d02f      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004220:	4b2c      	ldr	r3, [pc, #176]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004226:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800422e:	4929      	ldr	r1, [pc, #164]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004230:	4313      	orrs	r3, r2
 8004232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800423a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800423e:	d10d      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3304      	adds	r3, #4
 8004244:	2102      	movs	r1, #2
 8004246:	4618      	mov	r0, r3
 8004248:	f000 f846 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004250:	7cfb      	ldrb	r3, [r7, #19]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d014      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004256:	7cfb      	ldrb	r3, [r7, #19]
 8004258:	74bb      	strb	r3, [r7, #18]
 800425a:	e011      	b.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004260:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004264:	d10c      	bne.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3320      	adds	r3, #32
 800426a:	2102      	movs	r1, #2
 800426c:	4618      	mov	r0, r3
 800426e:	f000 f925 	bl	80044bc <RCCEx_PLLSAI2_Config>
 8004272:	4603      	mov	r3, r0
 8004274:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004276:	7cfb      	ldrb	r3, [r7, #19]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800427c:	7cfb      	ldrb	r3, [r7, #19]
 800427e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00b      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800428c:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800428e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004292:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800429c:	490d      	ldr	r1, [pc, #52]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00b      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042b0:	4b08      	ldr	r3, [pc, #32]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80042b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042c0:	4904      	ldr	r1, [pc, #16]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40021000 	.word	0x40021000

080042d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042e6:	4b74      	ldr	r3, [pc, #464]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d018      	beq.n	8004324 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042f2:	4b71      	ldr	r3, [pc, #452]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f003 0203 	and.w	r2, r3, #3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d10d      	bne.n	800431e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
       ||
 8004306:	2b00      	cmp	r3, #0
 8004308:	d009      	beq.n	800431e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800430a:	4b6b      	ldr	r3, [pc, #428]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	091b      	lsrs	r3, r3, #4
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
       ||
 800431a:	429a      	cmp	r2, r3
 800431c:	d047      	beq.n	80043ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	73fb      	strb	r3, [r7, #15]
 8004322:	e044      	b.n	80043ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b03      	cmp	r3, #3
 800432a:	d018      	beq.n	800435e <RCCEx_PLLSAI1_Config+0x86>
 800432c:	2b03      	cmp	r3, #3
 800432e:	d825      	bhi.n	800437c <RCCEx_PLLSAI1_Config+0xa4>
 8004330:	2b01      	cmp	r3, #1
 8004332:	d002      	beq.n	800433a <RCCEx_PLLSAI1_Config+0x62>
 8004334:	2b02      	cmp	r3, #2
 8004336:	d009      	beq.n	800434c <RCCEx_PLLSAI1_Config+0x74>
 8004338:	e020      	b.n	800437c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800433a:	4b5f      	ldr	r3, [pc, #380]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d11d      	bne.n	8004382 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800434a:	e01a      	b.n	8004382 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800434c:	4b5a      	ldr	r3, [pc, #360]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004354:	2b00      	cmp	r3, #0
 8004356:	d116      	bne.n	8004386 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800435c:	e013      	b.n	8004386 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800435e:	4b56      	ldr	r3, [pc, #344]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10f      	bne.n	800438a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800436a:	4b53      	ldr	r3, [pc, #332]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d109      	bne.n	800438a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800437a:	e006      	b.n	800438a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	73fb      	strb	r3, [r7, #15]
      break;
 8004380:	e004      	b.n	800438c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004382:	bf00      	nop
 8004384:	e002      	b.n	800438c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004386:	bf00      	nop
 8004388:	e000      	b.n	800438c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800438a:	bf00      	nop
    }

    if(status == HAL_OK)
 800438c:	7bfb      	ldrb	r3, [r7, #15]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10d      	bne.n	80043ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004392:	4b49      	ldr	r3, [pc, #292]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6819      	ldr	r1, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	011b      	lsls	r3, r3, #4
 80043a6:	430b      	orrs	r3, r1
 80043a8:	4943      	ldr	r1, [pc, #268]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043ae:	7bfb      	ldrb	r3, [r7, #15]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d17c      	bne.n	80044ae <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043b4:	4b40      	ldr	r3, [pc, #256]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a3f      	ldr	r2, [pc, #252]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80043be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c0:	f7fd fc30 	bl	8001c24 <HAL_GetTick>
 80043c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043c6:	e009      	b.n	80043dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043c8:	f7fd fc2c 	bl	8001c24 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d902      	bls.n	80043dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	73fb      	strb	r3, [r7, #15]
        break;
 80043da:	e005      	b.n	80043e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043dc:	4b36      	ldr	r3, [pc, #216]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1ef      	bne.n	80043c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d15f      	bne.n	80044ae <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d110      	bne.n	8004416 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043f4:	4b30      	ldr	r3, [pc, #192]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80043fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6892      	ldr	r2, [r2, #8]
 8004404:	0211      	lsls	r1, r2, #8
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	68d2      	ldr	r2, [r2, #12]
 800440a:	06d2      	lsls	r2, r2, #27
 800440c:	430a      	orrs	r2, r1
 800440e:	492a      	ldr	r1, [pc, #168]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004410:	4313      	orrs	r3, r2
 8004412:	610b      	str	r3, [r1, #16]
 8004414:	e027      	b.n	8004466 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d112      	bne.n	8004442 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800441c:	4b26      	ldr	r3, [pc, #152]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004424:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6892      	ldr	r2, [r2, #8]
 800442c:	0211      	lsls	r1, r2, #8
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	6912      	ldr	r2, [r2, #16]
 8004432:	0852      	lsrs	r2, r2, #1
 8004434:	3a01      	subs	r2, #1
 8004436:	0552      	lsls	r2, r2, #21
 8004438:	430a      	orrs	r2, r1
 800443a:	491f      	ldr	r1, [pc, #124]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800443c:	4313      	orrs	r3, r2
 800443e:	610b      	str	r3, [r1, #16]
 8004440:	e011      	b.n	8004466 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004442:	4b1d      	ldr	r3, [pc, #116]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800444a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6892      	ldr	r2, [r2, #8]
 8004452:	0211      	lsls	r1, r2, #8
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6952      	ldr	r2, [r2, #20]
 8004458:	0852      	lsrs	r2, r2, #1
 800445a:	3a01      	subs	r2, #1
 800445c:	0652      	lsls	r2, r2, #25
 800445e:	430a      	orrs	r2, r1
 8004460:	4915      	ldr	r1, [pc, #84]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004462:	4313      	orrs	r3, r2
 8004464:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004466:	4b14      	ldr	r3, [pc, #80]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a13      	ldr	r2, [pc, #76]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800446c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004470:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004472:	f7fd fbd7 	bl	8001c24 <HAL_GetTick>
 8004476:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004478:	e009      	b.n	800448e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800447a:	f7fd fbd3 	bl	8001c24 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d902      	bls.n	800448e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	73fb      	strb	r3, [r7, #15]
          break;
 800448c:	e005      	b.n	800449a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800448e:	4b0a      	ldr	r3, [pc, #40]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0ef      	beq.n	800447a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800449a:	7bfb      	ldrb	r3, [r7, #15]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d106      	bne.n	80044ae <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044a0:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044a2:	691a      	ldr	r2, [r3, #16]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	4903      	ldr	r1, [pc, #12]	; (80044b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40021000 	.word	0x40021000

080044bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044ca:	4b69      	ldr	r3, [pc, #420]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d018      	beq.n	8004508 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044d6:	4b66      	ldr	r3, [pc, #408]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f003 0203 	and.w	r2, r3, #3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d10d      	bne.n	8004502 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
       ||
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d009      	beq.n	8004502 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044ee:	4b60      	ldr	r3, [pc, #384]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	091b      	lsrs	r3, r3, #4
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
       ||
 80044fe:	429a      	cmp	r2, r3
 8004500:	d047      	beq.n	8004592 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
 8004506:	e044      	b.n	8004592 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b03      	cmp	r3, #3
 800450e:	d018      	beq.n	8004542 <RCCEx_PLLSAI2_Config+0x86>
 8004510:	2b03      	cmp	r3, #3
 8004512:	d825      	bhi.n	8004560 <RCCEx_PLLSAI2_Config+0xa4>
 8004514:	2b01      	cmp	r3, #1
 8004516:	d002      	beq.n	800451e <RCCEx_PLLSAI2_Config+0x62>
 8004518:	2b02      	cmp	r3, #2
 800451a:	d009      	beq.n	8004530 <RCCEx_PLLSAI2_Config+0x74>
 800451c:	e020      	b.n	8004560 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800451e:	4b54      	ldr	r3, [pc, #336]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d11d      	bne.n	8004566 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800452e:	e01a      	b.n	8004566 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004530:	4b4f      	ldr	r3, [pc, #316]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004538:	2b00      	cmp	r3, #0
 800453a:	d116      	bne.n	800456a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004540:	e013      	b.n	800456a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004542:	4b4b      	ldr	r3, [pc, #300]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10f      	bne.n	800456e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800454e:	4b48      	ldr	r3, [pc, #288]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d109      	bne.n	800456e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800455e:	e006      	b.n	800456e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
      break;
 8004564:	e004      	b.n	8004570 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004566:	bf00      	nop
 8004568:	e002      	b.n	8004570 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800456a:	bf00      	nop
 800456c:	e000      	b.n	8004570 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800456e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10d      	bne.n	8004592 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004576:	4b3e      	ldr	r3, [pc, #248]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6819      	ldr	r1, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	3b01      	subs	r3, #1
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	430b      	orrs	r3, r1
 800458c:	4938      	ldr	r1, [pc, #224]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 800458e:	4313      	orrs	r3, r2
 8004590:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d166      	bne.n	8004666 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004598:	4b35      	ldr	r3, [pc, #212]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a34      	ldr	r2, [pc, #208]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 800459e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045a4:	f7fd fb3e 	bl	8001c24 <HAL_GetTick>
 80045a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045aa:	e009      	b.n	80045c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045ac:	f7fd fb3a 	bl	8001c24 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d902      	bls.n	80045c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	73fb      	strb	r3, [r7, #15]
        break;
 80045be:	e005      	b.n	80045cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045c0:	4b2b      	ldr	r3, [pc, #172]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1ef      	bne.n	80045ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d149      	bne.n	8004666 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d110      	bne.n	80045fa <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045d8:	4b25      	ldr	r3, [pc, #148]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80045e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6892      	ldr	r2, [r2, #8]
 80045e8:	0211      	lsls	r1, r2, #8
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68d2      	ldr	r2, [r2, #12]
 80045ee:	06d2      	lsls	r2, r2, #27
 80045f0:	430a      	orrs	r2, r1
 80045f2:	491f      	ldr	r1, [pc, #124]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	614b      	str	r3, [r1, #20]
 80045f8:	e011      	b.n	800461e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045fa:	4b1d      	ldr	r3, [pc, #116]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004602:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	6892      	ldr	r2, [r2, #8]
 800460a:	0211      	lsls	r1, r2, #8
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	6912      	ldr	r2, [r2, #16]
 8004610:	0852      	lsrs	r2, r2, #1
 8004612:	3a01      	subs	r2, #1
 8004614:	0652      	lsls	r2, r2, #25
 8004616:	430a      	orrs	r2, r1
 8004618:	4915      	ldr	r1, [pc, #84]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 800461a:	4313      	orrs	r3, r2
 800461c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800461e:	4b14      	ldr	r3, [pc, #80]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a13      	ldr	r2, [pc, #76]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004628:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462a:	f7fd fafb 	bl	8001c24 <HAL_GetTick>
 800462e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004630:	e009      	b.n	8004646 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004632:	f7fd faf7 	bl	8001c24 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b02      	cmp	r3, #2
 800463e:	d902      	bls.n	8004646 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	73fb      	strb	r3, [r7, #15]
          break;
 8004644:	e005      	b.n	8004652 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004646:	4b0a      	ldr	r3, [pc, #40]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0ef      	beq.n	8004632 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004652:	7bfb      	ldrb	r3, [r7, #15]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d106      	bne.n	8004666 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 800465a:	695a      	ldr	r2, [r3, #20]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	4903      	ldr	r1, [pc, #12]	; (8004670 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004662:	4313      	orrs	r3, r2
 8004664:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004666:	7bfb      	ldrb	r3, [r7, #15]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000

08004674 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e040      	b.n	8004708 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800468a:	2b00      	cmp	r3, #0
 800468c:	d106      	bne.n	800469c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7fc ff62 	bl	8001560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2224      	movs	r2, #36	; 0x24
 80046a0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f022 0201 	bic.w	r2, r2, #1
 80046b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f8c0 	bl	8004838 <UART_SetConfig>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e022      	b.n	8004708 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 fb6c 	bl	8004da8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689a      	ldr	r2, [r3, #8]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f042 0201 	orr.w	r2, r2, #1
 80046fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 fbf3 	bl	8004eec <UART_CheckIdleState>
 8004706:	4603      	mov	r3, r0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3708      	adds	r7, #8
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b08a      	sub	sp, #40	; 0x28
 8004714:	af02      	add	r7, sp, #8
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	603b      	str	r3, [r7, #0]
 800471c:	4613      	mov	r3, r2
 800471e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004724:	2b20      	cmp	r3, #32
 8004726:	f040 8082 	bne.w	800482e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d002      	beq.n	8004736 <HAL_UART_Transmit+0x26>
 8004730:	88fb      	ldrh	r3, [r7, #6]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e07a      	b.n	8004830 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004740:	2b01      	cmp	r3, #1
 8004742:	d101      	bne.n	8004748 <HAL_UART_Transmit+0x38>
 8004744:	2302      	movs	r3, #2
 8004746:	e073      	b.n	8004830 <HAL_UART_Transmit+0x120>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2221      	movs	r2, #33	; 0x21
 800475c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800475e:	f7fd fa61 	bl	8001c24 <HAL_GetTick>
 8004762:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	88fa      	ldrh	r2, [r7, #6]
 8004768:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	88fa      	ldrh	r2, [r7, #6]
 8004770:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800477c:	d108      	bne.n	8004790 <HAL_UART_Transmit+0x80>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d104      	bne.n	8004790 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004786:	2300      	movs	r3, #0
 8004788:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	61bb      	str	r3, [r7, #24]
 800478e:	e003      	b.n	8004798 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004794:	2300      	movs	r3, #0
 8004796:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80047a0:	e02d      	b.n	80047fe <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	2200      	movs	r2, #0
 80047aa:	2180      	movs	r1, #128	; 0x80
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 fbe6 	bl	8004f7e <UART_WaitOnFlagUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e039      	b.n	8004830 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10b      	bne.n	80047da <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	881a      	ldrh	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047ce:	b292      	uxth	r2, r2
 80047d0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	3302      	adds	r3, #2
 80047d6:	61bb      	str	r3, [r7, #24]
 80047d8:	e008      	b.n	80047ec <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	781a      	ldrb	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	b292      	uxth	r2, r2
 80047e4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	3301      	adds	r3, #1
 80047ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004804:	b29b      	uxth	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1cb      	bne.n	80047a2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2200      	movs	r2, #0
 8004812:	2140      	movs	r1, #64	; 0x40
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f000 fbb2 	bl	8004f7e <UART_WaitOnFlagUntilTimeout>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e005      	b.n	8004830 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2220      	movs	r2, #32
 8004828:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800482a:	2300      	movs	r3, #0
 800482c:	e000      	b.n	8004830 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800482e:	2302      	movs	r3, #2
  }
}
 8004830:	4618      	mov	r0, r3
 8004832:	3720      	adds	r7, #32
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800483c:	b08a      	sub	sp, #40	; 0x28
 800483e:	af00      	add	r7, sp, #0
 8004840:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004842:	2300      	movs	r3, #0
 8004844:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	431a      	orrs	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	431a      	orrs	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	4313      	orrs	r3, r2
 800485e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	4ba4      	ldr	r3, [pc, #656]	; (8004af8 <UART_SetConfig+0x2c0>)
 8004868:	4013      	ands	r3, r2
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	6812      	ldr	r2, [r2, #0]
 800486e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004870:	430b      	orrs	r3, r1
 8004872:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	68da      	ldr	r2, [r3, #12]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a99      	ldr	r2, [pc, #612]	; (8004afc <UART_SetConfig+0x2c4>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d004      	beq.n	80048a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a0:	4313      	orrs	r3, r2
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b4:	430a      	orrs	r2, r1
 80048b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a90      	ldr	r2, [pc, #576]	; (8004b00 <UART_SetConfig+0x2c8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d126      	bne.n	8004910 <UART_SetConfig+0xd8>
 80048c2:	4b90      	ldr	r3, [pc, #576]	; (8004b04 <UART_SetConfig+0x2cc>)
 80048c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	2b03      	cmp	r3, #3
 80048ce:	d81b      	bhi.n	8004908 <UART_SetConfig+0xd0>
 80048d0:	a201      	add	r2, pc, #4	; (adr r2, 80048d8 <UART_SetConfig+0xa0>)
 80048d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d6:	bf00      	nop
 80048d8:	080048e9 	.word	0x080048e9
 80048dc:	080048f9 	.word	0x080048f9
 80048e0:	080048f1 	.word	0x080048f1
 80048e4:	08004901 	.word	0x08004901
 80048e8:	2301      	movs	r3, #1
 80048ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ee:	e116      	b.n	8004b1e <UART_SetConfig+0x2e6>
 80048f0:	2302      	movs	r3, #2
 80048f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048f6:	e112      	b.n	8004b1e <UART_SetConfig+0x2e6>
 80048f8:	2304      	movs	r3, #4
 80048fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048fe:	e10e      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004900:	2308      	movs	r3, #8
 8004902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004906:	e10a      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004908:	2310      	movs	r3, #16
 800490a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800490e:	e106      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a7c      	ldr	r2, [pc, #496]	; (8004b08 <UART_SetConfig+0x2d0>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d138      	bne.n	800498c <UART_SetConfig+0x154>
 800491a:	4b7a      	ldr	r3, [pc, #488]	; (8004b04 <UART_SetConfig+0x2cc>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004920:	f003 030c 	and.w	r3, r3, #12
 8004924:	2b0c      	cmp	r3, #12
 8004926:	d82d      	bhi.n	8004984 <UART_SetConfig+0x14c>
 8004928:	a201      	add	r2, pc, #4	; (adr r2, 8004930 <UART_SetConfig+0xf8>)
 800492a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492e:	bf00      	nop
 8004930:	08004965 	.word	0x08004965
 8004934:	08004985 	.word	0x08004985
 8004938:	08004985 	.word	0x08004985
 800493c:	08004985 	.word	0x08004985
 8004940:	08004975 	.word	0x08004975
 8004944:	08004985 	.word	0x08004985
 8004948:	08004985 	.word	0x08004985
 800494c:	08004985 	.word	0x08004985
 8004950:	0800496d 	.word	0x0800496d
 8004954:	08004985 	.word	0x08004985
 8004958:	08004985 	.word	0x08004985
 800495c:	08004985 	.word	0x08004985
 8004960:	0800497d 	.word	0x0800497d
 8004964:	2300      	movs	r3, #0
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800496a:	e0d8      	b.n	8004b1e <UART_SetConfig+0x2e6>
 800496c:	2302      	movs	r3, #2
 800496e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004972:	e0d4      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004974:	2304      	movs	r3, #4
 8004976:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800497a:	e0d0      	b.n	8004b1e <UART_SetConfig+0x2e6>
 800497c:	2308      	movs	r3, #8
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004982:	e0cc      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004984:	2310      	movs	r3, #16
 8004986:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800498a:	e0c8      	b.n	8004b1e <UART_SetConfig+0x2e6>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a5e      	ldr	r2, [pc, #376]	; (8004b0c <UART_SetConfig+0x2d4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d125      	bne.n	80049e2 <UART_SetConfig+0x1aa>
 8004996:	4b5b      	ldr	r3, [pc, #364]	; (8004b04 <UART_SetConfig+0x2cc>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80049a0:	2b30      	cmp	r3, #48	; 0x30
 80049a2:	d016      	beq.n	80049d2 <UART_SetConfig+0x19a>
 80049a4:	2b30      	cmp	r3, #48	; 0x30
 80049a6:	d818      	bhi.n	80049da <UART_SetConfig+0x1a2>
 80049a8:	2b20      	cmp	r3, #32
 80049aa:	d00a      	beq.n	80049c2 <UART_SetConfig+0x18a>
 80049ac:	2b20      	cmp	r3, #32
 80049ae:	d814      	bhi.n	80049da <UART_SetConfig+0x1a2>
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d002      	beq.n	80049ba <UART_SetConfig+0x182>
 80049b4:	2b10      	cmp	r3, #16
 80049b6:	d008      	beq.n	80049ca <UART_SetConfig+0x192>
 80049b8:	e00f      	b.n	80049da <UART_SetConfig+0x1a2>
 80049ba:	2300      	movs	r3, #0
 80049bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049c0:	e0ad      	b.n	8004b1e <UART_SetConfig+0x2e6>
 80049c2:	2302      	movs	r3, #2
 80049c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049c8:	e0a9      	b.n	8004b1e <UART_SetConfig+0x2e6>
 80049ca:	2304      	movs	r3, #4
 80049cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049d0:	e0a5      	b.n	8004b1e <UART_SetConfig+0x2e6>
 80049d2:	2308      	movs	r3, #8
 80049d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049d8:	e0a1      	b.n	8004b1e <UART_SetConfig+0x2e6>
 80049da:	2310      	movs	r3, #16
 80049dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049e0:	e09d      	b.n	8004b1e <UART_SetConfig+0x2e6>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a4a      	ldr	r2, [pc, #296]	; (8004b10 <UART_SetConfig+0x2d8>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d125      	bne.n	8004a38 <UART_SetConfig+0x200>
 80049ec:	4b45      	ldr	r3, [pc, #276]	; (8004b04 <UART_SetConfig+0x2cc>)
 80049ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80049f6:	2bc0      	cmp	r3, #192	; 0xc0
 80049f8:	d016      	beq.n	8004a28 <UART_SetConfig+0x1f0>
 80049fa:	2bc0      	cmp	r3, #192	; 0xc0
 80049fc:	d818      	bhi.n	8004a30 <UART_SetConfig+0x1f8>
 80049fe:	2b80      	cmp	r3, #128	; 0x80
 8004a00:	d00a      	beq.n	8004a18 <UART_SetConfig+0x1e0>
 8004a02:	2b80      	cmp	r3, #128	; 0x80
 8004a04:	d814      	bhi.n	8004a30 <UART_SetConfig+0x1f8>
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d002      	beq.n	8004a10 <UART_SetConfig+0x1d8>
 8004a0a:	2b40      	cmp	r3, #64	; 0x40
 8004a0c:	d008      	beq.n	8004a20 <UART_SetConfig+0x1e8>
 8004a0e:	e00f      	b.n	8004a30 <UART_SetConfig+0x1f8>
 8004a10:	2300      	movs	r3, #0
 8004a12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a16:	e082      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a1e:	e07e      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a20:	2304      	movs	r3, #4
 8004a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a26:	e07a      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a28:	2308      	movs	r3, #8
 8004a2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a2e:	e076      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a30:	2310      	movs	r3, #16
 8004a32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a36:	e072      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a35      	ldr	r2, [pc, #212]	; (8004b14 <UART_SetConfig+0x2dc>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d12a      	bne.n	8004a98 <UART_SetConfig+0x260>
 8004a42:	4b30      	ldr	r3, [pc, #192]	; (8004b04 <UART_SetConfig+0x2cc>)
 8004a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a50:	d01a      	beq.n	8004a88 <UART_SetConfig+0x250>
 8004a52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a56:	d81b      	bhi.n	8004a90 <UART_SetConfig+0x258>
 8004a58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a5c:	d00c      	beq.n	8004a78 <UART_SetConfig+0x240>
 8004a5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a62:	d815      	bhi.n	8004a90 <UART_SetConfig+0x258>
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d003      	beq.n	8004a70 <UART_SetConfig+0x238>
 8004a68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a6c:	d008      	beq.n	8004a80 <UART_SetConfig+0x248>
 8004a6e:	e00f      	b.n	8004a90 <UART_SetConfig+0x258>
 8004a70:	2300      	movs	r3, #0
 8004a72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a76:	e052      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a78:	2302      	movs	r3, #2
 8004a7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a7e:	e04e      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a80:	2304      	movs	r3, #4
 8004a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a86:	e04a      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a88:	2308      	movs	r3, #8
 8004a8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a8e:	e046      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a90:	2310      	movs	r3, #16
 8004a92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a96:	e042      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a17      	ldr	r2, [pc, #92]	; (8004afc <UART_SetConfig+0x2c4>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d13a      	bne.n	8004b18 <UART_SetConfig+0x2e0>
 8004aa2:	4b18      	ldr	r3, [pc, #96]	; (8004b04 <UART_SetConfig+0x2cc>)
 8004aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aa8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004aac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ab0:	d01a      	beq.n	8004ae8 <UART_SetConfig+0x2b0>
 8004ab2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ab6:	d81b      	bhi.n	8004af0 <UART_SetConfig+0x2b8>
 8004ab8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004abc:	d00c      	beq.n	8004ad8 <UART_SetConfig+0x2a0>
 8004abe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ac2:	d815      	bhi.n	8004af0 <UART_SetConfig+0x2b8>
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <UART_SetConfig+0x298>
 8004ac8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004acc:	d008      	beq.n	8004ae0 <UART_SetConfig+0x2a8>
 8004ace:	e00f      	b.n	8004af0 <UART_SetConfig+0x2b8>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ad6:	e022      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ade:	e01e      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004ae0:	2304      	movs	r3, #4
 8004ae2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ae6:	e01a      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004ae8:	2308      	movs	r3, #8
 8004aea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aee:	e016      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004af0:	2310      	movs	r3, #16
 8004af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004af6:	e012      	b.n	8004b1e <UART_SetConfig+0x2e6>
 8004af8:	efff69f3 	.word	0xefff69f3
 8004afc:	40008000 	.word	0x40008000
 8004b00:	40013800 	.word	0x40013800
 8004b04:	40021000 	.word	0x40021000
 8004b08:	40004400 	.word	0x40004400
 8004b0c:	40004800 	.word	0x40004800
 8004b10:	40004c00 	.word	0x40004c00
 8004b14:	40005000 	.word	0x40005000
 8004b18:	2310      	movs	r3, #16
 8004b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a9f      	ldr	r2, [pc, #636]	; (8004da0 <UART_SetConfig+0x568>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d17a      	bne.n	8004c1e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b2c:	2b08      	cmp	r3, #8
 8004b2e:	d824      	bhi.n	8004b7a <UART_SetConfig+0x342>
 8004b30:	a201      	add	r2, pc, #4	; (adr r2, 8004b38 <UART_SetConfig+0x300>)
 8004b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b36:	bf00      	nop
 8004b38:	08004b5d 	.word	0x08004b5d
 8004b3c:	08004b7b 	.word	0x08004b7b
 8004b40:	08004b65 	.word	0x08004b65
 8004b44:	08004b7b 	.word	0x08004b7b
 8004b48:	08004b6b 	.word	0x08004b6b
 8004b4c:	08004b7b 	.word	0x08004b7b
 8004b50:	08004b7b 	.word	0x08004b7b
 8004b54:	08004b7b 	.word	0x08004b7b
 8004b58:	08004b73 	.word	0x08004b73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b5c:	f7ff f834 	bl	8003bc8 <HAL_RCC_GetPCLK1Freq>
 8004b60:	61f8      	str	r0, [r7, #28]
        break;
 8004b62:	e010      	b.n	8004b86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b64:	4b8f      	ldr	r3, [pc, #572]	; (8004da4 <UART_SetConfig+0x56c>)
 8004b66:	61fb      	str	r3, [r7, #28]
        break;
 8004b68:	e00d      	b.n	8004b86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b6a:	f7fe ff95 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8004b6e:	61f8      	str	r0, [r7, #28]
        break;
 8004b70:	e009      	b.n	8004b86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b76:	61fb      	str	r3, [r7, #28]
        break;
 8004b78:	e005      	b.n	8004b86 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b84:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 80fb 	beq.w	8004d84 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	4413      	add	r3, r2
 8004b98:	69fa      	ldr	r2, [r7, #28]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d305      	bcc.n	8004baa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ba4:	69fa      	ldr	r2, [r7, #28]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d903      	bls.n	8004bb2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004bb0:	e0e8      	b.n	8004d84 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	461c      	mov	r4, r3
 8004bb8:	4615      	mov	r5, r2
 8004bba:	f04f 0200 	mov.w	r2, #0
 8004bbe:	f04f 0300 	mov.w	r3, #0
 8004bc2:	022b      	lsls	r3, r5, #8
 8004bc4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004bc8:	0222      	lsls	r2, r4, #8
 8004bca:	68f9      	ldr	r1, [r7, #12]
 8004bcc:	6849      	ldr	r1, [r1, #4]
 8004bce:	0849      	lsrs	r1, r1, #1
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	4688      	mov	r8, r1
 8004bd4:	4681      	mov	r9, r0
 8004bd6:	eb12 0a08 	adds.w	sl, r2, r8
 8004bda:	eb43 0b09 	adc.w	fp, r3, r9
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	603b      	str	r3, [r7, #0]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bec:	4650      	mov	r0, sl
 8004bee:	4659      	mov	r1, fp
 8004bf0:	f7fc f85a 	bl	8000ca8 <__aeabi_uldivmod>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c02:	d308      	bcc.n	8004c16 <UART_SetConfig+0x3de>
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c0a:	d204      	bcs.n	8004c16 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	60da      	str	r2, [r3, #12]
 8004c14:	e0b6      	b.n	8004d84 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004c1c:	e0b2      	b.n	8004d84 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c26:	d15e      	bne.n	8004ce6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004c28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c2c:	2b08      	cmp	r3, #8
 8004c2e:	d828      	bhi.n	8004c82 <UART_SetConfig+0x44a>
 8004c30:	a201      	add	r2, pc, #4	; (adr r2, 8004c38 <UART_SetConfig+0x400>)
 8004c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c36:	bf00      	nop
 8004c38:	08004c5d 	.word	0x08004c5d
 8004c3c:	08004c65 	.word	0x08004c65
 8004c40:	08004c6d 	.word	0x08004c6d
 8004c44:	08004c83 	.word	0x08004c83
 8004c48:	08004c73 	.word	0x08004c73
 8004c4c:	08004c83 	.word	0x08004c83
 8004c50:	08004c83 	.word	0x08004c83
 8004c54:	08004c83 	.word	0x08004c83
 8004c58:	08004c7b 	.word	0x08004c7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c5c:	f7fe ffb4 	bl	8003bc8 <HAL_RCC_GetPCLK1Freq>
 8004c60:	61f8      	str	r0, [r7, #28]
        break;
 8004c62:	e014      	b.n	8004c8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c64:	f7fe ffc6 	bl	8003bf4 <HAL_RCC_GetPCLK2Freq>
 8004c68:	61f8      	str	r0, [r7, #28]
        break;
 8004c6a:	e010      	b.n	8004c8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c6c:	4b4d      	ldr	r3, [pc, #308]	; (8004da4 <UART_SetConfig+0x56c>)
 8004c6e:	61fb      	str	r3, [r7, #28]
        break;
 8004c70:	e00d      	b.n	8004c8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c72:	f7fe ff11 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8004c76:	61f8      	str	r0, [r7, #28]
        break;
 8004c78:	e009      	b.n	8004c8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c7e:	61fb      	str	r3, [r7, #28]
        break;
 8004c80:	e005      	b.n	8004c8e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004c8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d077      	beq.n	8004d84 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	005a      	lsls	r2, r3, #1
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	085b      	lsrs	r3, r3, #1
 8004c9e:	441a      	add	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b0f      	cmp	r3, #15
 8004cae:	d916      	bls.n	8004cde <UART_SetConfig+0x4a6>
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cb6:	d212      	bcs.n	8004cde <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	f023 030f 	bic.w	r3, r3, #15
 8004cc0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	085b      	lsrs	r3, r3, #1
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	b29a      	uxth	r2, r3
 8004cce:	8afb      	ldrh	r3, [r7, #22]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	8afa      	ldrh	r2, [r7, #22]
 8004cda:	60da      	str	r2, [r3, #12]
 8004cdc:	e052      	b.n	8004d84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004ce4:	e04e      	b.n	8004d84 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ce6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d827      	bhi.n	8004d3e <UART_SetConfig+0x506>
 8004cee:	a201      	add	r2, pc, #4	; (adr r2, 8004cf4 <UART_SetConfig+0x4bc>)
 8004cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf4:	08004d19 	.word	0x08004d19
 8004cf8:	08004d21 	.word	0x08004d21
 8004cfc:	08004d29 	.word	0x08004d29
 8004d00:	08004d3f 	.word	0x08004d3f
 8004d04:	08004d2f 	.word	0x08004d2f
 8004d08:	08004d3f 	.word	0x08004d3f
 8004d0c:	08004d3f 	.word	0x08004d3f
 8004d10:	08004d3f 	.word	0x08004d3f
 8004d14:	08004d37 	.word	0x08004d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d18:	f7fe ff56 	bl	8003bc8 <HAL_RCC_GetPCLK1Freq>
 8004d1c:	61f8      	str	r0, [r7, #28]
        break;
 8004d1e:	e014      	b.n	8004d4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d20:	f7fe ff68 	bl	8003bf4 <HAL_RCC_GetPCLK2Freq>
 8004d24:	61f8      	str	r0, [r7, #28]
        break;
 8004d26:	e010      	b.n	8004d4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d28:	4b1e      	ldr	r3, [pc, #120]	; (8004da4 <UART_SetConfig+0x56c>)
 8004d2a:	61fb      	str	r3, [r7, #28]
        break;
 8004d2c:	e00d      	b.n	8004d4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d2e:	f7fe feb3 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8004d32:	61f8      	str	r0, [r7, #28]
        break;
 8004d34:	e009      	b.n	8004d4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d3a:	61fb      	str	r3, [r7, #28]
        break;
 8004d3c:	e005      	b.n	8004d4a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004d48:	bf00      	nop
    }

    if (pclk != 0U)
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d019      	beq.n	8004d84 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	085a      	lsrs	r2, r3, #1
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	441a      	add	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d62:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	2b0f      	cmp	r3, #15
 8004d68:	d909      	bls.n	8004d7e <UART_SetConfig+0x546>
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d70:	d205      	bcs.n	8004d7e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	60da      	str	r2, [r3, #12]
 8004d7c:	e002      	b.n	8004d84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004d90:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3728      	adds	r7, #40	; 0x28
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d9e:	bf00      	nop
 8004da0:	40008000 	.word	0x40008000
 8004da4:	00f42400 	.word	0x00f42400

08004da8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00a      	beq.n	8004dd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00a      	beq.n	8004e16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00a      	beq.n	8004e38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	f003 0310 	and.w	r3, r3, #16
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00a      	beq.n	8004e5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5e:	f003 0320 	and.w	r3, r3, #32
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00a      	beq.n	8004e7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d01a      	beq.n	8004ebe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ea6:	d10a      	bne.n	8004ebe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00a      	beq.n	8004ee0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	605a      	str	r2, [r3, #4]
  }
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004efc:	f7fc fe92 	bl	8001c24 <HAL_GetTick>
 8004f00:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0308 	and.w	r3, r3, #8
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d10e      	bne.n	8004f2e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f82d 	bl	8004f7e <UART_WaitOnFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e023      	b.n	8004f76 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d10e      	bne.n	8004f5a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f817 	bl	8004f7e <UART_WaitOnFlagUntilTimeout>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e00d      	b.n	8004f76 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2220      	movs	r2, #32
 8004f5e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2220      	movs	r2, #32
 8004f64:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b09c      	sub	sp, #112	; 0x70
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	603b      	str	r3, [r7, #0]
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f8e:	e0a5      	b.n	80050dc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f96:	f000 80a1 	beq.w	80050dc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f9a:	f7fc fe43 	bl	8001c24 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d302      	bcc.n	8004fb0 <UART_WaitOnFlagUntilTimeout+0x32>
 8004faa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d13e      	bne.n	800502e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fb8:	e853 3f00 	ldrex	r3, [r3]
 8004fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fc4:	667b      	str	r3, [r7, #100]	; 0x64
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fce:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fd0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004fd4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004fd6:	e841 2300 	strex	r3, r2, [r1]
 8004fda:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004fdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1e6      	bne.n	8004fb0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	3308      	adds	r3, #8
 8004fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fec:	e853 3f00 	ldrex	r3, [r3]
 8004ff0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff4:	f023 0301 	bic.w	r3, r3, #1
 8004ff8:	663b      	str	r3, [r7, #96]	; 0x60
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	3308      	adds	r3, #8
 8005000:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005002:	64ba      	str	r2, [r7, #72]	; 0x48
 8005004:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005006:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005008:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800500a:	e841 2300 	strex	r3, r2, [r1]
 800500e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005010:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1e5      	bne.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2220      	movs	r2, #32
 800501a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2220      	movs	r2, #32
 8005020:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e067      	b.n	80050fe <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	d04f      	beq.n	80050dc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005046:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800504a:	d147      	bne.n	80050dc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005054:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505e:	e853 3f00 	ldrex	r3, [r3]
 8005062:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005066:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800506a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	461a      	mov	r2, r3
 8005072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005074:	637b      	str	r3, [r7, #52]	; 0x34
 8005076:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005078:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800507a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800507c:	e841 2300 	strex	r3, r2, [r1]
 8005080:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1e6      	bne.n	8005056 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	3308      	adds	r3, #8
 800508e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	e853 3f00 	ldrex	r3, [r3]
 8005096:	613b      	str	r3, [r7, #16]
   return(result);
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	f023 0301 	bic.w	r3, r3, #1
 800509e:	66bb      	str	r3, [r7, #104]	; 0x68
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	3308      	adds	r3, #8
 80050a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80050a8:	623a      	str	r2, [r7, #32]
 80050aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ac:	69f9      	ldr	r1, [r7, #28]
 80050ae:	6a3a      	ldr	r2, [r7, #32]
 80050b0:	e841 2300 	strex	r3, r2, [r1]
 80050b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1e5      	bne.n	8005088 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2220      	movs	r2, #32
 80050c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2220      	movs	r2, #32
 80050c6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2220      	movs	r2, #32
 80050cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e010      	b.n	80050fe <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	69da      	ldr	r2, [r3, #28]
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	4013      	ands	r3, r2
 80050e6:	68ba      	ldr	r2, [r7, #8]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	bf0c      	ite	eq
 80050ec:	2301      	moveq	r3, #1
 80050ee:	2300      	movne	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	461a      	mov	r2, r3
 80050f4:	79fb      	ldrb	r3, [r7, #7]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	f43f af4a 	beq.w	8004f90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3770      	adds	r7, #112	; 0x70
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
	...

08005108 <__errno>:
 8005108:	4b01      	ldr	r3, [pc, #4]	; (8005110 <__errno+0x8>)
 800510a:	6818      	ldr	r0, [r3, #0]
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	2000000c 	.word	0x2000000c

08005114 <__libc_init_array>:
 8005114:	b570      	push	{r4, r5, r6, lr}
 8005116:	4d0d      	ldr	r5, [pc, #52]	; (800514c <__libc_init_array+0x38>)
 8005118:	4c0d      	ldr	r4, [pc, #52]	; (8005150 <__libc_init_array+0x3c>)
 800511a:	1b64      	subs	r4, r4, r5
 800511c:	10a4      	asrs	r4, r4, #2
 800511e:	2600      	movs	r6, #0
 8005120:	42a6      	cmp	r6, r4
 8005122:	d109      	bne.n	8005138 <__libc_init_array+0x24>
 8005124:	4d0b      	ldr	r5, [pc, #44]	; (8005154 <__libc_init_array+0x40>)
 8005126:	4c0c      	ldr	r4, [pc, #48]	; (8005158 <__libc_init_array+0x44>)
 8005128:	f004 fd7c 	bl	8009c24 <_init>
 800512c:	1b64      	subs	r4, r4, r5
 800512e:	10a4      	asrs	r4, r4, #2
 8005130:	2600      	movs	r6, #0
 8005132:	42a6      	cmp	r6, r4
 8005134:	d105      	bne.n	8005142 <__libc_init_array+0x2e>
 8005136:	bd70      	pop	{r4, r5, r6, pc}
 8005138:	f855 3b04 	ldr.w	r3, [r5], #4
 800513c:	4798      	blx	r3
 800513e:	3601      	adds	r6, #1
 8005140:	e7ee      	b.n	8005120 <__libc_init_array+0xc>
 8005142:	f855 3b04 	ldr.w	r3, [r5], #4
 8005146:	4798      	blx	r3
 8005148:	3601      	adds	r6, #1
 800514a:	e7f2      	b.n	8005132 <__libc_init_array+0x1e>
 800514c:	0800a1dc 	.word	0x0800a1dc
 8005150:	0800a1dc 	.word	0x0800a1dc
 8005154:	0800a1dc 	.word	0x0800a1dc
 8005158:	0800a1e0 	.word	0x0800a1e0

0800515c <memset>:
 800515c:	4402      	add	r2, r0
 800515e:	4603      	mov	r3, r0
 8005160:	4293      	cmp	r3, r2
 8005162:	d100      	bne.n	8005166 <memset+0xa>
 8005164:	4770      	bx	lr
 8005166:	f803 1b01 	strb.w	r1, [r3], #1
 800516a:	e7f9      	b.n	8005160 <memset+0x4>

0800516c <__cvt>:
 800516c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005170:	ec55 4b10 	vmov	r4, r5, d0
 8005174:	2d00      	cmp	r5, #0
 8005176:	460e      	mov	r6, r1
 8005178:	4619      	mov	r1, r3
 800517a:	462b      	mov	r3, r5
 800517c:	bfbb      	ittet	lt
 800517e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005182:	461d      	movlt	r5, r3
 8005184:	2300      	movge	r3, #0
 8005186:	232d      	movlt	r3, #45	; 0x2d
 8005188:	700b      	strb	r3, [r1, #0]
 800518a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800518c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005190:	4691      	mov	r9, r2
 8005192:	f023 0820 	bic.w	r8, r3, #32
 8005196:	bfbc      	itt	lt
 8005198:	4622      	movlt	r2, r4
 800519a:	4614      	movlt	r4, r2
 800519c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051a0:	d005      	beq.n	80051ae <__cvt+0x42>
 80051a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051a6:	d100      	bne.n	80051aa <__cvt+0x3e>
 80051a8:	3601      	adds	r6, #1
 80051aa:	2102      	movs	r1, #2
 80051ac:	e000      	b.n	80051b0 <__cvt+0x44>
 80051ae:	2103      	movs	r1, #3
 80051b0:	ab03      	add	r3, sp, #12
 80051b2:	9301      	str	r3, [sp, #4]
 80051b4:	ab02      	add	r3, sp, #8
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	ec45 4b10 	vmov	d0, r4, r5
 80051bc:	4653      	mov	r3, sl
 80051be:	4632      	mov	r2, r6
 80051c0:	f001 ff12 	bl	8006fe8 <_dtoa_r>
 80051c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80051c8:	4607      	mov	r7, r0
 80051ca:	d102      	bne.n	80051d2 <__cvt+0x66>
 80051cc:	f019 0f01 	tst.w	r9, #1
 80051d0:	d022      	beq.n	8005218 <__cvt+0xac>
 80051d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051d6:	eb07 0906 	add.w	r9, r7, r6
 80051da:	d110      	bne.n	80051fe <__cvt+0x92>
 80051dc:	783b      	ldrb	r3, [r7, #0]
 80051de:	2b30      	cmp	r3, #48	; 0x30
 80051e0:	d10a      	bne.n	80051f8 <__cvt+0x8c>
 80051e2:	2200      	movs	r2, #0
 80051e4:	2300      	movs	r3, #0
 80051e6:	4620      	mov	r0, r4
 80051e8:	4629      	mov	r1, r5
 80051ea:	f7fb fc7d 	bl	8000ae8 <__aeabi_dcmpeq>
 80051ee:	b918      	cbnz	r0, 80051f8 <__cvt+0x8c>
 80051f0:	f1c6 0601 	rsb	r6, r6, #1
 80051f4:	f8ca 6000 	str.w	r6, [sl]
 80051f8:	f8da 3000 	ldr.w	r3, [sl]
 80051fc:	4499      	add	r9, r3
 80051fe:	2200      	movs	r2, #0
 8005200:	2300      	movs	r3, #0
 8005202:	4620      	mov	r0, r4
 8005204:	4629      	mov	r1, r5
 8005206:	f7fb fc6f 	bl	8000ae8 <__aeabi_dcmpeq>
 800520a:	b108      	cbz	r0, 8005210 <__cvt+0xa4>
 800520c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005210:	2230      	movs	r2, #48	; 0x30
 8005212:	9b03      	ldr	r3, [sp, #12]
 8005214:	454b      	cmp	r3, r9
 8005216:	d307      	bcc.n	8005228 <__cvt+0xbc>
 8005218:	9b03      	ldr	r3, [sp, #12]
 800521a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800521c:	1bdb      	subs	r3, r3, r7
 800521e:	4638      	mov	r0, r7
 8005220:	6013      	str	r3, [r2, #0]
 8005222:	b004      	add	sp, #16
 8005224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005228:	1c59      	adds	r1, r3, #1
 800522a:	9103      	str	r1, [sp, #12]
 800522c:	701a      	strb	r2, [r3, #0]
 800522e:	e7f0      	b.n	8005212 <__cvt+0xa6>

08005230 <__exponent>:
 8005230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005232:	4603      	mov	r3, r0
 8005234:	2900      	cmp	r1, #0
 8005236:	bfb8      	it	lt
 8005238:	4249      	neglt	r1, r1
 800523a:	f803 2b02 	strb.w	r2, [r3], #2
 800523e:	bfb4      	ite	lt
 8005240:	222d      	movlt	r2, #45	; 0x2d
 8005242:	222b      	movge	r2, #43	; 0x2b
 8005244:	2909      	cmp	r1, #9
 8005246:	7042      	strb	r2, [r0, #1]
 8005248:	dd2a      	ble.n	80052a0 <__exponent+0x70>
 800524a:	f10d 0407 	add.w	r4, sp, #7
 800524e:	46a4      	mov	ip, r4
 8005250:	270a      	movs	r7, #10
 8005252:	46a6      	mov	lr, r4
 8005254:	460a      	mov	r2, r1
 8005256:	fb91 f6f7 	sdiv	r6, r1, r7
 800525a:	fb07 1516 	mls	r5, r7, r6, r1
 800525e:	3530      	adds	r5, #48	; 0x30
 8005260:	2a63      	cmp	r2, #99	; 0x63
 8005262:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005266:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800526a:	4631      	mov	r1, r6
 800526c:	dcf1      	bgt.n	8005252 <__exponent+0x22>
 800526e:	3130      	adds	r1, #48	; 0x30
 8005270:	f1ae 0502 	sub.w	r5, lr, #2
 8005274:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005278:	1c44      	adds	r4, r0, #1
 800527a:	4629      	mov	r1, r5
 800527c:	4561      	cmp	r1, ip
 800527e:	d30a      	bcc.n	8005296 <__exponent+0x66>
 8005280:	f10d 0209 	add.w	r2, sp, #9
 8005284:	eba2 020e 	sub.w	r2, r2, lr
 8005288:	4565      	cmp	r5, ip
 800528a:	bf88      	it	hi
 800528c:	2200      	movhi	r2, #0
 800528e:	4413      	add	r3, r2
 8005290:	1a18      	subs	r0, r3, r0
 8005292:	b003      	add	sp, #12
 8005294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005296:	f811 2b01 	ldrb.w	r2, [r1], #1
 800529a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800529e:	e7ed      	b.n	800527c <__exponent+0x4c>
 80052a0:	2330      	movs	r3, #48	; 0x30
 80052a2:	3130      	adds	r1, #48	; 0x30
 80052a4:	7083      	strb	r3, [r0, #2]
 80052a6:	70c1      	strb	r1, [r0, #3]
 80052a8:	1d03      	adds	r3, r0, #4
 80052aa:	e7f1      	b.n	8005290 <__exponent+0x60>

080052ac <_printf_float>:
 80052ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b0:	ed2d 8b02 	vpush	{d8}
 80052b4:	b08d      	sub	sp, #52	; 0x34
 80052b6:	460c      	mov	r4, r1
 80052b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80052bc:	4616      	mov	r6, r2
 80052be:	461f      	mov	r7, r3
 80052c0:	4605      	mov	r5, r0
 80052c2:	f003 f9a5 	bl	8008610 <_localeconv_r>
 80052c6:	f8d0 a000 	ldr.w	sl, [r0]
 80052ca:	4650      	mov	r0, sl
 80052cc:	f7fa ff90 	bl	80001f0 <strlen>
 80052d0:	2300      	movs	r3, #0
 80052d2:	930a      	str	r3, [sp, #40]	; 0x28
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	9305      	str	r3, [sp, #20]
 80052d8:	f8d8 3000 	ldr.w	r3, [r8]
 80052dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80052e0:	3307      	adds	r3, #7
 80052e2:	f023 0307 	bic.w	r3, r3, #7
 80052e6:	f103 0208 	add.w	r2, r3, #8
 80052ea:	f8c8 2000 	str.w	r2, [r8]
 80052ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80052f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80052fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80052fe:	9307      	str	r3, [sp, #28]
 8005300:	f8cd 8018 	str.w	r8, [sp, #24]
 8005304:	ee08 0a10 	vmov	s16, r0
 8005308:	4b9f      	ldr	r3, [pc, #636]	; (8005588 <_printf_float+0x2dc>)
 800530a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800530e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005312:	f7fb fc1b 	bl	8000b4c <__aeabi_dcmpun>
 8005316:	bb88      	cbnz	r0, 800537c <_printf_float+0xd0>
 8005318:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800531c:	4b9a      	ldr	r3, [pc, #616]	; (8005588 <_printf_float+0x2dc>)
 800531e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005322:	f7fb fbf5 	bl	8000b10 <__aeabi_dcmple>
 8005326:	bb48      	cbnz	r0, 800537c <_printf_float+0xd0>
 8005328:	2200      	movs	r2, #0
 800532a:	2300      	movs	r3, #0
 800532c:	4640      	mov	r0, r8
 800532e:	4649      	mov	r1, r9
 8005330:	f7fb fbe4 	bl	8000afc <__aeabi_dcmplt>
 8005334:	b110      	cbz	r0, 800533c <_printf_float+0x90>
 8005336:	232d      	movs	r3, #45	; 0x2d
 8005338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800533c:	4b93      	ldr	r3, [pc, #588]	; (800558c <_printf_float+0x2e0>)
 800533e:	4894      	ldr	r0, [pc, #592]	; (8005590 <_printf_float+0x2e4>)
 8005340:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005344:	bf94      	ite	ls
 8005346:	4698      	movls	r8, r3
 8005348:	4680      	movhi	r8, r0
 800534a:	2303      	movs	r3, #3
 800534c:	6123      	str	r3, [r4, #16]
 800534e:	9b05      	ldr	r3, [sp, #20]
 8005350:	f023 0204 	bic.w	r2, r3, #4
 8005354:	6022      	str	r2, [r4, #0]
 8005356:	f04f 0900 	mov.w	r9, #0
 800535a:	9700      	str	r7, [sp, #0]
 800535c:	4633      	mov	r3, r6
 800535e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005360:	4621      	mov	r1, r4
 8005362:	4628      	mov	r0, r5
 8005364:	f000 f9d8 	bl	8005718 <_printf_common>
 8005368:	3001      	adds	r0, #1
 800536a:	f040 8090 	bne.w	800548e <_printf_float+0x1e2>
 800536e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005372:	b00d      	add	sp, #52	; 0x34
 8005374:	ecbd 8b02 	vpop	{d8}
 8005378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800537c:	4642      	mov	r2, r8
 800537e:	464b      	mov	r3, r9
 8005380:	4640      	mov	r0, r8
 8005382:	4649      	mov	r1, r9
 8005384:	f7fb fbe2 	bl	8000b4c <__aeabi_dcmpun>
 8005388:	b140      	cbz	r0, 800539c <_printf_float+0xf0>
 800538a:	464b      	mov	r3, r9
 800538c:	2b00      	cmp	r3, #0
 800538e:	bfbc      	itt	lt
 8005390:	232d      	movlt	r3, #45	; 0x2d
 8005392:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005396:	487f      	ldr	r0, [pc, #508]	; (8005594 <_printf_float+0x2e8>)
 8005398:	4b7f      	ldr	r3, [pc, #508]	; (8005598 <_printf_float+0x2ec>)
 800539a:	e7d1      	b.n	8005340 <_printf_float+0x94>
 800539c:	6863      	ldr	r3, [r4, #4]
 800539e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053a2:	9206      	str	r2, [sp, #24]
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	d13f      	bne.n	8005428 <_printf_float+0x17c>
 80053a8:	2306      	movs	r3, #6
 80053aa:	6063      	str	r3, [r4, #4]
 80053ac:	9b05      	ldr	r3, [sp, #20]
 80053ae:	6861      	ldr	r1, [r4, #4]
 80053b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053b4:	2300      	movs	r3, #0
 80053b6:	9303      	str	r3, [sp, #12]
 80053b8:	ab0a      	add	r3, sp, #40	; 0x28
 80053ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80053be:	ab09      	add	r3, sp, #36	; 0x24
 80053c0:	ec49 8b10 	vmov	d0, r8, r9
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	6022      	str	r2, [r4, #0]
 80053c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80053cc:	4628      	mov	r0, r5
 80053ce:	f7ff fecd 	bl	800516c <__cvt>
 80053d2:	9b06      	ldr	r3, [sp, #24]
 80053d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80053d6:	2b47      	cmp	r3, #71	; 0x47
 80053d8:	4680      	mov	r8, r0
 80053da:	d108      	bne.n	80053ee <_printf_float+0x142>
 80053dc:	1cc8      	adds	r0, r1, #3
 80053de:	db02      	blt.n	80053e6 <_printf_float+0x13a>
 80053e0:	6863      	ldr	r3, [r4, #4]
 80053e2:	4299      	cmp	r1, r3
 80053e4:	dd41      	ble.n	800546a <_printf_float+0x1be>
 80053e6:	f1ab 0b02 	sub.w	fp, fp, #2
 80053ea:	fa5f fb8b 	uxtb.w	fp, fp
 80053ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053f2:	d820      	bhi.n	8005436 <_printf_float+0x18a>
 80053f4:	3901      	subs	r1, #1
 80053f6:	465a      	mov	r2, fp
 80053f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80053fc:	9109      	str	r1, [sp, #36]	; 0x24
 80053fe:	f7ff ff17 	bl	8005230 <__exponent>
 8005402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005404:	1813      	adds	r3, r2, r0
 8005406:	2a01      	cmp	r2, #1
 8005408:	4681      	mov	r9, r0
 800540a:	6123      	str	r3, [r4, #16]
 800540c:	dc02      	bgt.n	8005414 <_printf_float+0x168>
 800540e:	6822      	ldr	r2, [r4, #0]
 8005410:	07d2      	lsls	r2, r2, #31
 8005412:	d501      	bpl.n	8005418 <_printf_float+0x16c>
 8005414:	3301      	adds	r3, #1
 8005416:	6123      	str	r3, [r4, #16]
 8005418:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800541c:	2b00      	cmp	r3, #0
 800541e:	d09c      	beq.n	800535a <_printf_float+0xae>
 8005420:	232d      	movs	r3, #45	; 0x2d
 8005422:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005426:	e798      	b.n	800535a <_printf_float+0xae>
 8005428:	9a06      	ldr	r2, [sp, #24]
 800542a:	2a47      	cmp	r2, #71	; 0x47
 800542c:	d1be      	bne.n	80053ac <_printf_float+0x100>
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1bc      	bne.n	80053ac <_printf_float+0x100>
 8005432:	2301      	movs	r3, #1
 8005434:	e7b9      	b.n	80053aa <_printf_float+0xfe>
 8005436:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800543a:	d118      	bne.n	800546e <_printf_float+0x1c2>
 800543c:	2900      	cmp	r1, #0
 800543e:	6863      	ldr	r3, [r4, #4]
 8005440:	dd0b      	ble.n	800545a <_printf_float+0x1ae>
 8005442:	6121      	str	r1, [r4, #16]
 8005444:	b913      	cbnz	r3, 800544c <_printf_float+0x1a0>
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	07d0      	lsls	r0, r2, #31
 800544a:	d502      	bpl.n	8005452 <_printf_float+0x1a6>
 800544c:	3301      	adds	r3, #1
 800544e:	440b      	add	r3, r1
 8005450:	6123      	str	r3, [r4, #16]
 8005452:	65a1      	str	r1, [r4, #88]	; 0x58
 8005454:	f04f 0900 	mov.w	r9, #0
 8005458:	e7de      	b.n	8005418 <_printf_float+0x16c>
 800545a:	b913      	cbnz	r3, 8005462 <_printf_float+0x1b6>
 800545c:	6822      	ldr	r2, [r4, #0]
 800545e:	07d2      	lsls	r2, r2, #31
 8005460:	d501      	bpl.n	8005466 <_printf_float+0x1ba>
 8005462:	3302      	adds	r3, #2
 8005464:	e7f4      	b.n	8005450 <_printf_float+0x1a4>
 8005466:	2301      	movs	r3, #1
 8005468:	e7f2      	b.n	8005450 <_printf_float+0x1a4>
 800546a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800546e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005470:	4299      	cmp	r1, r3
 8005472:	db05      	blt.n	8005480 <_printf_float+0x1d4>
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	6121      	str	r1, [r4, #16]
 8005478:	07d8      	lsls	r0, r3, #31
 800547a:	d5ea      	bpl.n	8005452 <_printf_float+0x1a6>
 800547c:	1c4b      	adds	r3, r1, #1
 800547e:	e7e7      	b.n	8005450 <_printf_float+0x1a4>
 8005480:	2900      	cmp	r1, #0
 8005482:	bfd4      	ite	le
 8005484:	f1c1 0202 	rsble	r2, r1, #2
 8005488:	2201      	movgt	r2, #1
 800548a:	4413      	add	r3, r2
 800548c:	e7e0      	b.n	8005450 <_printf_float+0x1a4>
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	055a      	lsls	r2, r3, #21
 8005492:	d407      	bmi.n	80054a4 <_printf_float+0x1f8>
 8005494:	6923      	ldr	r3, [r4, #16]
 8005496:	4642      	mov	r2, r8
 8005498:	4631      	mov	r1, r6
 800549a:	4628      	mov	r0, r5
 800549c:	47b8      	blx	r7
 800549e:	3001      	adds	r0, #1
 80054a0:	d12c      	bne.n	80054fc <_printf_float+0x250>
 80054a2:	e764      	b.n	800536e <_printf_float+0xc2>
 80054a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054a8:	f240 80e0 	bls.w	800566c <_printf_float+0x3c0>
 80054ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054b0:	2200      	movs	r2, #0
 80054b2:	2300      	movs	r3, #0
 80054b4:	f7fb fb18 	bl	8000ae8 <__aeabi_dcmpeq>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d034      	beq.n	8005526 <_printf_float+0x27a>
 80054bc:	4a37      	ldr	r2, [pc, #220]	; (800559c <_printf_float+0x2f0>)
 80054be:	2301      	movs	r3, #1
 80054c0:	4631      	mov	r1, r6
 80054c2:	4628      	mov	r0, r5
 80054c4:	47b8      	blx	r7
 80054c6:	3001      	adds	r0, #1
 80054c8:	f43f af51 	beq.w	800536e <_printf_float+0xc2>
 80054cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054d0:	429a      	cmp	r2, r3
 80054d2:	db02      	blt.n	80054da <_printf_float+0x22e>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	07d8      	lsls	r0, r3, #31
 80054d8:	d510      	bpl.n	80054fc <_printf_float+0x250>
 80054da:	ee18 3a10 	vmov	r3, s16
 80054de:	4652      	mov	r2, sl
 80054e0:	4631      	mov	r1, r6
 80054e2:	4628      	mov	r0, r5
 80054e4:	47b8      	blx	r7
 80054e6:	3001      	adds	r0, #1
 80054e8:	f43f af41 	beq.w	800536e <_printf_float+0xc2>
 80054ec:	f04f 0800 	mov.w	r8, #0
 80054f0:	f104 091a 	add.w	r9, r4, #26
 80054f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054f6:	3b01      	subs	r3, #1
 80054f8:	4543      	cmp	r3, r8
 80054fa:	dc09      	bgt.n	8005510 <_printf_float+0x264>
 80054fc:	6823      	ldr	r3, [r4, #0]
 80054fe:	079b      	lsls	r3, r3, #30
 8005500:	f100 8105 	bmi.w	800570e <_printf_float+0x462>
 8005504:	68e0      	ldr	r0, [r4, #12]
 8005506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005508:	4298      	cmp	r0, r3
 800550a:	bfb8      	it	lt
 800550c:	4618      	movlt	r0, r3
 800550e:	e730      	b.n	8005372 <_printf_float+0xc6>
 8005510:	2301      	movs	r3, #1
 8005512:	464a      	mov	r2, r9
 8005514:	4631      	mov	r1, r6
 8005516:	4628      	mov	r0, r5
 8005518:	47b8      	blx	r7
 800551a:	3001      	adds	r0, #1
 800551c:	f43f af27 	beq.w	800536e <_printf_float+0xc2>
 8005520:	f108 0801 	add.w	r8, r8, #1
 8005524:	e7e6      	b.n	80054f4 <_printf_float+0x248>
 8005526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005528:	2b00      	cmp	r3, #0
 800552a:	dc39      	bgt.n	80055a0 <_printf_float+0x2f4>
 800552c:	4a1b      	ldr	r2, [pc, #108]	; (800559c <_printf_float+0x2f0>)
 800552e:	2301      	movs	r3, #1
 8005530:	4631      	mov	r1, r6
 8005532:	4628      	mov	r0, r5
 8005534:	47b8      	blx	r7
 8005536:	3001      	adds	r0, #1
 8005538:	f43f af19 	beq.w	800536e <_printf_float+0xc2>
 800553c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005540:	4313      	orrs	r3, r2
 8005542:	d102      	bne.n	800554a <_printf_float+0x29e>
 8005544:	6823      	ldr	r3, [r4, #0]
 8005546:	07d9      	lsls	r1, r3, #31
 8005548:	d5d8      	bpl.n	80054fc <_printf_float+0x250>
 800554a:	ee18 3a10 	vmov	r3, s16
 800554e:	4652      	mov	r2, sl
 8005550:	4631      	mov	r1, r6
 8005552:	4628      	mov	r0, r5
 8005554:	47b8      	blx	r7
 8005556:	3001      	adds	r0, #1
 8005558:	f43f af09 	beq.w	800536e <_printf_float+0xc2>
 800555c:	f04f 0900 	mov.w	r9, #0
 8005560:	f104 0a1a 	add.w	sl, r4, #26
 8005564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005566:	425b      	negs	r3, r3
 8005568:	454b      	cmp	r3, r9
 800556a:	dc01      	bgt.n	8005570 <_printf_float+0x2c4>
 800556c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800556e:	e792      	b.n	8005496 <_printf_float+0x1ea>
 8005570:	2301      	movs	r3, #1
 8005572:	4652      	mov	r2, sl
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	f43f aef7 	beq.w	800536e <_printf_float+0xc2>
 8005580:	f109 0901 	add.w	r9, r9, #1
 8005584:	e7ee      	b.n	8005564 <_printf_float+0x2b8>
 8005586:	bf00      	nop
 8005588:	7fefffff 	.word	0x7fefffff
 800558c:	08009d2c 	.word	0x08009d2c
 8005590:	08009d30 	.word	0x08009d30
 8005594:	08009d38 	.word	0x08009d38
 8005598:	08009d34 	.word	0x08009d34
 800559c:	08009d3c 	.word	0x08009d3c
 80055a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055a4:	429a      	cmp	r2, r3
 80055a6:	bfa8      	it	ge
 80055a8:	461a      	movge	r2, r3
 80055aa:	2a00      	cmp	r2, #0
 80055ac:	4691      	mov	r9, r2
 80055ae:	dc37      	bgt.n	8005620 <_printf_float+0x374>
 80055b0:	f04f 0b00 	mov.w	fp, #0
 80055b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055b8:	f104 021a 	add.w	r2, r4, #26
 80055bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055be:	9305      	str	r3, [sp, #20]
 80055c0:	eba3 0309 	sub.w	r3, r3, r9
 80055c4:	455b      	cmp	r3, fp
 80055c6:	dc33      	bgt.n	8005630 <_printf_float+0x384>
 80055c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055cc:	429a      	cmp	r2, r3
 80055ce:	db3b      	blt.n	8005648 <_printf_float+0x39c>
 80055d0:	6823      	ldr	r3, [r4, #0]
 80055d2:	07da      	lsls	r2, r3, #31
 80055d4:	d438      	bmi.n	8005648 <_printf_float+0x39c>
 80055d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055d8:	9a05      	ldr	r2, [sp, #20]
 80055da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055dc:	1a9a      	subs	r2, r3, r2
 80055de:	eba3 0901 	sub.w	r9, r3, r1
 80055e2:	4591      	cmp	r9, r2
 80055e4:	bfa8      	it	ge
 80055e6:	4691      	movge	r9, r2
 80055e8:	f1b9 0f00 	cmp.w	r9, #0
 80055ec:	dc35      	bgt.n	800565a <_printf_float+0x3ae>
 80055ee:	f04f 0800 	mov.w	r8, #0
 80055f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055f6:	f104 0a1a 	add.w	sl, r4, #26
 80055fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055fe:	1a9b      	subs	r3, r3, r2
 8005600:	eba3 0309 	sub.w	r3, r3, r9
 8005604:	4543      	cmp	r3, r8
 8005606:	f77f af79 	ble.w	80054fc <_printf_float+0x250>
 800560a:	2301      	movs	r3, #1
 800560c:	4652      	mov	r2, sl
 800560e:	4631      	mov	r1, r6
 8005610:	4628      	mov	r0, r5
 8005612:	47b8      	blx	r7
 8005614:	3001      	adds	r0, #1
 8005616:	f43f aeaa 	beq.w	800536e <_printf_float+0xc2>
 800561a:	f108 0801 	add.w	r8, r8, #1
 800561e:	e7ec      	b.n	80055fa <_printf_float+0x34e>
 8005620:	4613      	mov	r3, r2
 8005622:	4631      	mov	r1, r6
 8005624:	4642      	mov	r2, r8
 8005626:	4628      	mov	r0, r5
 8005628:	47b8      	blx	r7
 800562a:	3001      	adds	r0, #1
 800562c:	d1c0      	bne.n	80055b0 <_printf_float+0x304>
 800562e:	e69e      	b.n	800536e <_printf_float+0xc2>
 8005630:	2301      	movs	r3, #1
 8005632:	4631      	mov	r1, r6
 8005634:	4628      	mov	r0, r5
 8005636:	9205      	str	r2, [sp, #20]
 8005638:	47b8      	blx	r7
 800563a:	3001      	adds	r0, #1
 800563c:	f43f ae97 	beq.w	800536e <_printf_float+0xc2>
 8005640:	9a05      	ldr	r2, [sp, #20]
 8005642:	f10b 0b01 	add.w	fp, fp, #1
 8005646:	e7b9      	b.n	80055bc <_printf_float+0x310>
 8005648:	ee18 3a10 	vmov	r3, s16
 800564c:	4652      	mov	r2, sl
 800564e:	4631      	mov	r1, r6
 8005650:	4628      	mov	r0, r5
 8005652:	47b8      	blx	r7
 8005654:	3001      	adds	r0, #1
 8005656:	d1be      	bne.n	80055d6 <_printf_float+0x32a>
 8005658:	e689      	b.n	800536e <_printf_float+0xc2>
 800565a:	9a05      	ldr	r2, [sp, #20]
 800565c:	464b      	mov	r3, r9
 800565e:	4442      	add	r2, r8
 8005660:	4631      	mov	r1, r6
 8005662:	4628      	mov	r0, r5
 8005664:	47b8      	blx	r7
 8005666:	3001      	adds	r0, #1
 8005668:	d1c1      	bne.n	80055ee <_printf_float+0x342>
 800566a:	e680      	b.n	800536e <_printf_float+0xc2>
 800566c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800566e:	2a01      	cmp	r2, #1
 8005670:	dc01      	bgt.n	8005676 <_printf_float+0x3ca>
 8005672:	07db      	lsls	r3, r3, #31
 8005674:	d538      	bpl.n	80056e8 <_printf_float+0x43c>
 8005676:	2301      	movs	r3, #1
 8005678:	4642      	mov	r2, r8
 800567a:	4631      	mov	r1, r6
 800567c:	4628      	mov	r0, r5
 800567e:	47b8      	blx	r7
 8005680:	3001      	adds	r0, #1
 8005682:	f43f ae74 	beq.w	800536e <_printf_float+0xc2>
 8005686:	ee18 3a10 	vmov	r3, s16
 800568a:	4652      	mov	r2, sl
 800568c:	4631      	mov	r1, r6
 800568e:	4628      	mov	r0, r5
 8005690:	47b8      	blx	r7
 8005692:	3001      	adds	r0, #1
 8005694:	f43f ae6b 	beq.w	800536e <_printf_float+0xc2>
 8005698:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800569c:	2200      	movs	r2, #0
 800569e:	2300      	movs	r3, #0
 80056a0:	f7fb fa22 	bl	8000ae8 <__aeabi_dcmpeq>
 80056a4:	b9d8      	cbnz	r0, 80056de <_printf_float+0x432>
 80056a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056a8:	f108 0201 	add.w	r2, r8, #1
 80056ac:	3b01      	subs	r3, #1
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	d10e      	bne.n	80056d6 <_printf_float+0x42a>
 80056b8:	e659      	b.n	800536e <_printf_float+0xc2>
 80056ba:	2301      	movs	r3, #1
 80056bc:	4652      	mov	r2, sl
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae52 	beq.w	800536e <_printf_float+0xc2>
 80056ca:	f108 0801 	add.w	r8, r8, #1
 80056ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056d0:	3b01      	subs	r3, #1
 80056d2:	4543      	cmp	r3, r8
 80056d4:	dcf1      	bgt.n	80056ba <_printf_float+0x40e>
 80056d6:	464b      	mov	r3, r9
 80056d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80056dc:	e6dc      	b.n	8005498 <_printf_float+0x1ec>
 80056de:	f04f 0800 	mov.w	r8, #0
 80056e2:	f104 0a1a 	add.w	sl, r4, #26
 80056e6:	e7f2      	b.n	80056ce <_printf_float+0x422>
 80056e8:	2301      	movs	r3, #1
 80056ea:	4642      	mov	r2, r8
 80056ec:	e7df      	b.n	80056ae <_printf_float+0x402>
 80056ee:	2301      	movs	r3, #1
 80056f0:	464a      	mov	r2, r9
 80056f2:	4631      	mov	r1, r6
 80056f4:	4628      	mov	r0, r5
 80056f6:	47b8      	blx	r7
 80056f8:	3001      	adds	r0, #1
 80056fa:	f43f ae38 	beq.w	800536e <_printf_float+0xc2>
 80056fe:	f108 0801 	add.w	r8, r8, #1
 8005702:	68e3      	ldr	r3, [r4, #12]
 8005704:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005706:	1a5b      	subs	r3, r3, r1
 8005708:	4543      	cmp	r3, r8
 800570a:	dcf0      	bgt.n	80056ee <_printf_float+0x442>
 800570c:	e6fa      	b.n	8005504 <_printf_float+0x258>
 800570e:	f04f 0800 	mov.w	r8, #0
 8005712:	f104 0919 	add.w	r9, r4, #25
 8005716:	e7f4      	b.n	8005702 <_printf_float+0x456>

08005718 <_printf_common>:
 8005718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800571c:	4616      	mov	r6, r2
 800571e:	4699      	mov	r9, r3
 8005720:	688a      	ldr	r2, [r1, #8]
 8005722:	690b      	ldr	r3, [r1, #16]
 8005724:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005728:	4293      	cmp	r3, r2
 800572a:	bfb8      	it	lt
 800572c:	4613      	movlt	r3, r2
 800572e:	6033      	str	r3, [r6, #0]
 8005730:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005734:	4607      	mov	r7, r0
 8005736:	460c      	mov	r4, r1
 8005738:	b10a      	cbz	r2, 800573e <_printf_common+0x26>
 800573a:	3301      	adds	r3, #1
 800573c:	6033      	str	r3, [r6, #0]
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	0699      	lsls	r1, r3, #26
 8005742:	bf42      	ittt	mi
 8005744:	6833      	ldrmi	r3, [r6, #0]
 8005746:	3302      	addmi	r3, #2
 8005748:	6033      	strmi	r3, [r6, #0]
 800574a:	6825      	ldr	r5, [r4, #0]
 800574c:	f015 0506 	ands.w	r5, r5, #6
 8005750:	d106      	bne.n	8005760 <_printf_common+0x48>
 8005752:	f104 0a19 	add.w	sl, r4, #25
 8005756:	68e3      	ldr	r3, [r4, #12]
 8005758:	6832      	ldr	r2, [r6, #0]
 800575a:	1a9b      	subs	r3, r3, r2
 800575c:	42ab      	cmp	r3, r5
 800575e:	dc26      	bgt.n	80057ae <_printf_common+0x96>
 8005760:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005764:	1e13      	subs	r3, r2, #0
 8005766:	6822      	ldr	r2, [r4, #0]
 8005768:	bf18      	it	ne
 800576a:	2301      	movne	r3, #1
 800576c:	0692      	lsls	r2, r2, #26
 800576e:	d42b      	bmi.n	80057c8 <_printf_common+0xb0>
 8005770:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005774:	4649      	mov	r1, r9
 8005776:	4638      	mov	r0, r7
 8005778:	47c0      	blx	r8
 800577a:	3001      	adds	r0, #1
 800577c:	d01e      	beq.n	80057bc <_printf_common+0xa4>
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	68e5      	ldr	r5, [r4, #12]
 8005782:	6832      	ldr	r2, [r6, #0]
 8005784:	f003 0306 	and.w	r3, r3, #6
 8005788:	2b04      	cmp	r3, #4
 800578a:	bf08      	it	eq
 800578c:	1aad      	subeq	r5, r5, r2
 800578e:	68a3      	ldr	r3, [r4, #8]
 8005790:	6922      	ldr	r2, [r4, #16]
 8005792:	bf0c      	ite	eq
 8005794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005798:	2500      	movne	r5, #0
 800579a:	4293      	cmp	r3, r2
 800579c:	bfc4      	itt	gt
 800579e:	1a9b      	subgt	r3, r3, r2
 80057a0:	18ed      	addgt	r5, r5, r3
 80057a2:	2600      	movs	r6, #0
 80057a4:	341a      	adds	r4, #26
 80057a6:	42b5      	cmp	r5, r6
 80057a8:	d11a      	bne.n	80057e0 <_printf_common+0xc8>
 80057aa:	2000      	movs	r0, #0
 80057ac:	e008      	b.n	80057c0 <_printf_common+0xa8>
 80057ae:	2301      	movs	r3, #1
 80057b0:	4652      	mov	r2, sl
 80057b2:	4649      	mov	r1, r9
 80057b4:	4638      	mov	r0, r7
 80057b6:	47c0      	blx	r8
 80057b8:	3001      	adds	r0, #1
 80057ba:	d103      	bne.n	80057c4 <_printf_common+0xac>
 80057bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c4:	3501      	adds	r5, #1
 80057c6:	e7c6      	b.n	8005756 <_printf_common+0x3e>
 80057c8:	18e1      	adds	r1, r4, r3
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	2030      	movs	r0, #48	; 0x30
 80057ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057d2:	4422      	add	r2, r4
 80057d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057dc:	3302      	adds	r3, #2
 80057de:	e7c7      	b.n	8005770 <_printf_common+0x58>
 80057e0:	2301      	movs	r3, #1
 80057e2:	4622      	mov	r2, r4
 80057e4:	4649      	mov	r1, r9
 80057e6:	4638      	mov	r0, r7
 80057e8:	47c0      	blx	r8
 80057ea:	3001      	adds	r0, #1
 80057ec:	d0e6      	beq.n	80057bc <_printf_common+0xa4>
 80057ee:	3601      	adds	r6, #1
 80057f0:	e7d9      	b.n	80057a6 <_printf_common+0x8e>
	...

080057f4 <_printf_i>:
 80057f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057f8:	7e0f      	ldrb	r7, [r1, #24]
 80057fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057fc:	2f78      	cmp	r7, #120	; 0x78
 80057fe:	4691      	mov	r9, r2
 8005800:	4680      	mov	r8, r0
 8005802:	460c      	mov	r4, r1
 8005804:	469a      	mov	sl, r3
 8005806:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800580a:	d807      	bhi.n	800581c <_printf_i+0x28>
 800580c:	2f62      	cmp	r7, #98	; 0x62
 800580e:	d80a      	bhi.n	8005826 <_printf_i+0x32>
 8005810:	2f00      	cmp	r7, #0
 8005812:	f000 80d8 	beq.w	80059c6 <_printf_i+0x1d2>
 8005816:	2f58      	cmp	r7, #88	; 0x58
 8005818:	f000 80a3 	beq.w	8005962 <_printf_i+0x16e>
 800581c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005820:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005824:	e03a      	b.n	800589c <_printf_i+0xa8>
 8005826:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800582a:	2b15      	cmp	r3, #21
 800582c:	d8f6      	bhi.n	800581c <_printf_i+0x28>
 800582e:	a101      	add	r1, pc, #4	; (adr r1, 8005834 <_printf_i+0x40>)
 8005830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005834:	0800588d 	.word	0x0800588d
 8005838:	080058a1 	.word	0x080058a1
 800583c:	0800581d 	.word	0x0800581d
 8005840:	0800581d 	.word	0x0800581d
 8005844:	0800581d 	.word	0x0800581d
 8005848:	0800581d 	.word	0x0800581d
 800584c:	080058a1 	.word	0x080058a1
 8005850:	0800581d 	.word	0x0800581d
 8005854:	0800581d 	.word	0x0800581d
 8005858:	0800581d 	.word	0x0800581d
 800585c:	0800581d 	.word	0x0800581d
 8005860:	080059ad 	.word	0x080059ad
 8005864:	080058d1 	.word	0x080058d1
 8005868:	0800598f 	.word	0x0800598f
 800586c:	0800581d 	.word	0x0800581d
 8005870:	0800581d 	.word	0x0800581d
 8005874:	080059cf 	.word	0x080059cf
 8005878:	0800581d 	.word	0x0800581d
 800587c:	080058d1 	.word	0x080058d1
 8005880:	0800581d 	.word	0x0800581d
 8005884:	0800581d 	.word	0x0800581d
 8005888:	08005997 	.word	0x08005997
 800588c:	682b      	ldr	r3, [r5, #0]
 800588e:	1d1a      	adds	r2, r3, #4
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	602a      	str	r2, [r5, #0]
 8005894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005898:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800589c:	2301      	movs	r3, #1
 800589e:	e0a3      	b.n	80059e8 <_printf_i+0x1f4>
 80058a0:	6820      	ldr	r0, [r4, #0]
 80058a2:	6829      	ldr	r1, [r5, #0]
 80058a4:	0606      	lsls	r6, r0, #24
 80058a6:	f101 0304 	add.w	r3, r1, #4
 80058aa:	d50a      	bpl.n	80058c2 <_printf_i+0xce>
 80058ac:	680e      	ldr	r6, [r1, #0]
 80058ae:	602b      	str	r3, [r5, #0]
 80058b0:	2e00      	cmp	r6, #0
 80058b2:	da03      	bge.n	80058bc <_printf_i+0xc8>
 80058b4:	232d      	movs	r3, #45	; 0x2d
 80058b6:	4276      	negs	r6, r6
 80058b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058bc:	485e      	ldr	r0, [pc, #376]	; (8005a38 <_printf_i+0x244>)
 80058be:	230a      	movs	r3, #10
 80058c0:	e019      	b.n	80058f6 <_printf_i+0x102>
 80058c2:	680e      	ldr	r6, [r1, #0]
 80058c4:	602b      	str	r3, [r5, #0]
 80058c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058ca:	bf18      	it	ne
 80058cc:	b236      	sxthne	r6, r6
 80058ce:	e7ef      	b.n	80058b0 <_printf_i+0xbc>
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	6820      	ldr	r0, [r4, #0]
 80058d4:	1d19      	adds	r1, r3, #4
 80058d6:	6029      	str	r1, [r5, #0]
 80058d8:	0601      	lsls	r1, r0, #24
 80058da:	d501      	bpl.n	80058e0 <_printf_i+0xec>
 80058dc:	681e      	ldr	r6, [r3, #0]
 80058de:	e002      	b.n	80058e6 <_printf_i+0xf2>
 80058e0:	0646      	lsls	r6, r0, #25
 80058e2:	d5fb      	bpl.n	80058dc <_printf_i+0xe8>
 80058e4:	881e      	ldrh	r6, [r3, #0]
 80058e6:	4854      	ldr	r0, [pc, #336]	; (8005a38 <_printf_i+0x244>)
 80058e8:	2f6f      	cmp	r7, #111	; 0x6f
 80058ea:	bf0c      	ite	eq
 80058ec:	2308      	moveq	r3, #8
 80058ee:	230a      	movne	r3, #10
 80058f0:	2100      	movs	r1, #0
 80058f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058f6:	6865      	ldr	r5, [r4, #4]
 80058f8:	60a5      	str	r5, [r4, #8]
 80058fa:	2d00      	cmp	r5, #0
 80058fc:	bfa2      	ittt	ge
 80058fe:	6821      	ldrge	r1, [r4, #0]
 8005900:	f021 0104 	bicge.w	r1, r1, #4
 8005904:	6021      	strge	r1, [r4, #0]
 8005906:	b90e      	cbnz	r6, 800590c <_printf_i+0x118>
 8005908:	2d00      	cmp	r5, #0
 800590a:	d04d      	beq.n	80059a8 <_printf_i+0x1b4>
 800590c:	4615      	mov	r5, r2
 800590e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005912:	fb03 6711 	mls	r7, r3, r1, r6
 8005916:	5dc7      	ldrb	r7, [r0, r7]
 8005918:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800591c:	4637      	mov	r7, r6
 800591e:	42bb      	cmp	r3, r7
 8005920:	460e      	mov	r6, r1
 8005922:	d9f4      	bls.n	800590e <_printf_i+0x11a>
 8005924:	2b08      	cmp	r3, #8
 8005926:	d10b      	bne.n	8005940 <_printf_i+0x14c>
 8005928:	6823      	ldr	r3, [r4, #0]
 800592a:	07de      	lsls	r6, r3, #31
 800592c:	d508      	bpl.n	8005940 <_printf_i+0x14c>
 800592e:	6923      	ldr	r3, [r4, #16]
 8005930:	6861      	ldr	r1, [r4, #4]
 8005932:	4299      	cmp	r1, r3
 8005934:	bfde      	ittt	le
 8005936:	2330      	movle	r3, #48	; 0x30
 8005938:	f805 3c01 	strble.w	r3, [r5, #-1]
 800593c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005940:	1b52      	subs	r2, r2, r5
 8005942:	6122      	str	r2, [r4, #16]
 8005944:	f8cd a000 	str.w	sl, [sp]
 8005948:	464b      	mov	r3, r9
 800594a:	aa03      	add	r2, sp, #12
 800594c:	4621      	mov	r1, r4
 800594e:	4640      	mov	r0, r8
 8005950:	f7ff fee2 	bl	8005718 <_printf_common>
 8005954:	3001      	adds	r0, #1
 8005956:	d14c      	bne.n	80059f2 <_printf_i+0x1fe>
 8005958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800595c:	b004      	add	sp, #16
 800595e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005962:	4835      	ldr	r0, [pc, #212]	; (8005a38 <_printf_i+0x244>)
 8005964:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005968:	6829      	ldr	r1, [r5, #0]
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005970:	6029      	str	r1, [r5, #0]
 8005972:	061d      	lsls	r5, r3, #24
 8005974:	d514      	bpl.n	80059a0 <_printf_i+0x1ac>
 8005976:	07df      	lsls	r7, r3, #31
 8005978:	bf44      	itt	mi
 800597a:	f043 0320 	orrmi.w	r3, r3, #32
 800597e:	6023      	strmi	r3, [r4, #0]
 8005980:	b91e      	cbnz	r6, 800598a <_printf_i+0x196>
 8005982:	6823      	ldr	r3, [r4, #0]
 8005984:	f023 0320 	bic.w	r3, r3, #32
 8005988:	6023      	str	r3, [r4, #0]
 800598a:	2310      	movs	r3, #16
 800598c:	e7b0      	b.n	80058f0 <_printf_i+0xfc>
 800598e:	6823      	ldr	r3, [r4, #0]
 8005990:	f043 0320 	orr.w	r3, r3, #32
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	2378      	movs	r3, #120	; 0x78
 8005998:	4828      	ldr	r0, [pc, #160]	; (8005a3c <_printf_i+0x248>)
 800599a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800599e:	e7e3      	b.n	8005968 <_printf_i+0x174>
 80059a0:	0659      	lsls	r1, r3, #25
 80059a2:	bf48      	it	mi
 80059a4:	b2b6      	uxthmi	r6, r6
 80059a6:	e7e6      	b.n	8005976 <_printf_i+0x182>
 80059a8:	4615      	mov	r5, r2
 80059aa:	e7bb      	b.n	8005924 <_printf_i+0x130>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	6826      	ldr	r6, [r4, #0]
 80059b0:	6961      	ldr	r1, [r4, #20]
 80059b2:	1d18      	adds	r0, r3, #4
 80059b4:	6028      	str	r0, [r5, #0]
 80059b6:	0635      	lsls	r5, r6, #24
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	d501      	bpl.n	80059c0 <_printf_i+0x1cc>
 80059bc:	6019      	str	r1, [r3, #0]
 80059be:	e002      	b.n	80059c6 <_printf_i+0x1d2>
 80059c0:	0670      	lsls	r0, r6, #25
 80059c2:	d5fb      	bpl.n	80059bc <_printf_i+0x1c8>
 80059c4:	8019      	strh	r1, [r3, #0]
 80059c6:	2300      	movs	r3, #0
 80059c8:	6123      	str	r3, [r4, #16]
 80059ca:	4615      	mov	r5, r2
 80059cc:	e7ba      	b.n	8005944 <_printf_i+0x150>
 80059ce:	682b      	ldr	r3, [r5, #0]
 80059d0:	1d1a      	adds	r2, r3, #4
 80059d2:	602a      	str	r2, [r5, #0]
 80059d4:	681d      	ldr	r5, [r3, #0]
 80059d6:	6862      	ldr	r2, [r4, #4]
 80059d8:	2100      	movs	r1, #0
 80059da:	4628      	mov	r0, r5
 80059dc:	f7fa fc10 	bl	8000200 <memchr>
 80059e0:	b108      	cbz	r0, 80059e6 <_printf_i+0x1f2>
 80059e2:	1b40      	subs	r0, r0, r5
 80059e4:	6060      	str	r0, [r4, #4]
 80059e6:	6863      	ldr	r3, [r4, #4]
 80059e8:	6123      	str	r3, [r4, #16]
 80059ea:	2300      	movs	r3, #0
 80059ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059f0:	e7a8      	b.n	8005944 <_printf_i+0x150>
 80059f2:	6923      	ldr	r3, [r4, #16]
 80059f4:	462a      	mov	r2, r5
 80059f6:	4649      	mov	r1, r9
 80059f8:	4640      	mov	r0, r8
 80059fa:	47d0      	blx	sl
 80059fc:	3001      	adds	r0, #1
 80059fe:	d0ab      	beq.n	8005958 <_printf_i+0x164>
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	079b      	lsls	r3, r3, #30
 8005a04:	d413      	bmi.n	8005a2e <_printf_i+0x23a>
 8005a06:	68e0      	ldr	r0, [r4, #12]
 8005a08:	9b03      	ldr	r3, [sp, #12]
 8005a0a:	4298      	cmp	r0, r3
 8005a0c:	bfb8      	it	lt
 8005a0e:	4618      	movlt	r0, r3
 8005a10:	e7a4      	b.n	800595c <_printf_i+0x168>
 8005a12:	2301      	movs	r3, #1
 8005a14:	4632      	mov	r2, r6
 8005a16:	4649      	mov	r1, r9
 8005a18:	4640      	mov	r0, r8
 8005a1a:	47d0      	blx	sl
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	d09b      	beq.n	8005958 <_printf_i+0x164>
 8005a20:	3501      	adds	r5, #1
 8005a22:	68e3      	ldr	r3, [r4, #12]
 8005a24:	9903      	ldr	r1, [sp, #12]
 8005a26:	1a5b      	subs	r3, r3, r1
 8005a28:	42ab      	cmp	r3, r5
 8005a2a:	dcf2      	bgt.n	8005a12 <_printf_i+0x21e>
 8005a2c:	e7eb      	b.n	8005a06 <_printf_i+0x212>
 8005a2e:	2500      	movs	r5, #0
 8005a30:	f104 0619 	add.w	r6, r4, #25
 8005a34:	e7f5      	b.n	8005a22 <_printf_i+0x22e>
 8005a36:	bf00      	nop
 8005a38:	08009d3e 	.word	0x08009d3e
 8005a3c:	08009d4f 	.word	0x08009d4f

08005a40 <_scanf_float>:
 8005a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a44:	b087      	sub	sp, #28
 8005a46:	4617      	mov	r7, r2
 8005a48:	9303      	str	r3, [sp, #12]
 8005a4a:	688b      	ldr	r3, [r1, #8]
 8005a4c:	1e5a      	subs	r2, r3, #1
 8005a4e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005a52:	bf83      	ittte	hi
 8005a54:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005a58:	195b      	addhi	r3, r3, r5
 8005a5a:	9302      	strhi	r3, [sp, #8]
 8005a5c:	2300      	movls	r3, #0
 8005a5e:	bf86      	itte	hi
 8005a60:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005a64:	608b      	strhi	r3, [r1, #8]
 8005a66:	9302      	strls	r3, [sp, #8]
 8005a68:	680b      	ldr	r3, [r1, #0]
 8005a6a:	468b      	mov	fp, r1
 8005a6c:	2500      	movs	r5, #0
 8005a6e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005a72:	f84b 3b1c 	str.w	r3, [fp], #28
 8005a76:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005a7a:	4680      	mov	r8, r0
 8005a7c:	460c      	mov	r4, r1
 8005a7e:	465e      	mov	r6, fp
 8005a80:	46aa      	mov	sl, r5
 8005a82:	46a9      	mov	r9, r5
 8005a84:	9501      	str	r5, [sp, #4]
 8005a86:	68a2      	ldr	r2, [r4, #8]
 8005a88:	b152      	cbz	r2, 8005aa0 <_scanf_float+0x60>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	781b      	ldrb	r3, [r3, #0]
 8005a8e:	2b4e      	cmp	r3, #78	; 0x4e
 8005a90:	d864      	bhi.n	8005b5c <_scanf_float+0x11c>
 8005a92:	2b40      	cmp	r3, #64	; 0x40
 8005a94:	d83c      	bhi.n	8005b10 <_scanf_float+0xd0>
 8005a96:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005a9a:	b2c8      	uxtb	r0, r1
 8005a9c:	280e      	cmp	r0, #14
 8005a9e:	d93a      	bls.n	8005b16 <_scanf_float+0xd6>
 8005aa0:	f1b9 0f00 	cmp.w	r9, #0
 8005aa4:	d003      	beq.n	8005aae <_scanf_float+0x6e>
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005aac:	6023      	str	r3, [r4, #0]
 8005aae:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005ab2:	f1ba 0f01 	cmp.w	sl, #1
 8005ab6:	f200 8113 	bhi.w	8005ce0 <_scanf_float+0x2a0>
 8005aba:	455e      	cmp	r6, fp
 8005abc:	f200 8105 	bhi.w	8005cca <_scanf_float+0x28a>
 8005ac0:	2501      	movs	r5, #1
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	b007      	add	sp, #28
 8005ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aca:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005ace:	2a0d      	cmp	r2, #13
 8005ad0:	d8e6      	bhi.n	8005aa0 <_scanf_float+0x60>
 8005ad2:	a101      	add	r1, pc, #4	; (adr r1, 8005ad8 <_scanf_float+0x98>)
 8005ad4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005ad8:	08005c17 	.word	0x08005c17
 8005adc:	08005aa1 	.word	0x08005aa1
 8005ae0:	08005aa1 	.word	0x08005aa1
 8005ae4:	08005aa1 	.word	0x08005aa1
 8005ae8:	08005c77 	.word	0x08005c77
 8005aec:	08005c4f 	.word	0x08005c4f
 8005af0:	08005aa1 	.word	0x08005aa1
 8005af4:	08005aa1 	.word	0x08005aa1
 8005af8:	08005c25 	.word	0x08005c25
 8005afc:	08005aa1 	.word	0x08005aa1
 8005b00:	08005aa1 	.word	0x08005aa1
 8005b04:	08005aa1 	.word	0x08005aa1
 8005b08:	08005aa1 	.word	0x08005aa1
 8005b0c:	08005bdd 	.word	0x08005bdd
 8005b10:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005b14:	e7db      	b.n	8005ace <_scanf_float+0x8e>
 8005b16:	290e      	cmp	r1, #14
 8005b18:	d8c2      	bhi.n	8005aa0 <_scanf_float+0x60>
 8005b1a:	a001      	add	r0, pc, #4	; (adr r0, 8005b20 <_scanf_float+0xe0>)
 8005b1c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005b20:	08005bcf 	.word	0x08005bcf
 8005b24:	08005aa1 	.word	0x08005aa1
 8005b28:	08005bcf 	.word	0x08005bcf
 8005b2c:	08005c63 	.word	0x08005c63
 8005b30:	08005aa1 	.word	0x08005aa1
 8005b34:	08005b7d 	.word	0x08005b7d
 8005b38:	08005bb9 	.word	0x08005bb9
 8005b3c:	08005bb9 	.word	0x08005bb9
 8005b40:	08005bb9 	.word	0x08005bb9
 8005b44:	08005bb9 	.word	0x08005bb9
 8005b48:	08005bb9 	.word	0x08005bb9
 8005b4c:	08005bb9 	.word	0x08005bb9
 8005b50:	08005bb9 	.word	0x08005bb9
 8005b54:	08005bb9 	.word	0x08005bb9
 8005b58:	08005bb9 	.word	0x08005bb9
 8005b5c:	2b6e      	cmp	r3, #110	; 0x6e
 8005b5e:	d809      	bhi.n	8005b74 <_scanf_float+0x134>
 8005b60:	2b60      	cmp	r3, #96	; 0x60
 8005b62:	d8b2      	bhi.n	8005aca <_scanf_float+0x8a>
 8005b64:	2b54      	cmp	r3, #84	; 0x54
 8005b66:	d077      	beq.n	8005c58 <_scanf_float+0x218>
 8005b68:	2b59      	cmp	r3, #89	; 0x59
 8005b6a:	d199      	bne.n	8005aa0 <_scanf_float+0x60>
 8005b6c:	2d07      	cmp	r5, #7
 8005b6e:	d197      	bne.n	8005aa0 <_scanf_float+0x60>
 8005b70:	2508      	movs	r5, #8
 8005b72:	e029      	b.n	8005bc8 <_scanf_float+0x188>
 8005b74:	2b74      	cmp	r3, #116	; 0x74
 8005b76:	d06f      	beq.n	8005c58 <_scanf_float+0x218>
 8005b78:	2b79      	cmp	r3, #121	; 0x79
 8005b7a:	e7f6      	b.n	8005b6a <_scanf_float+0x12a>
 8005b7c:	6821      	ldr	r1, [r4, #0]
 8005b7e:	05c8      	lsls	r0, r1, #23
 8005b80:	d51a      	bpl.n	8005bb8 <_scanf_float+0x178>
 8005b82:	9b02      	ldr	r3, [sp, #8]
 8005b84:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005b88:	6021      	str	r1, [r4, #0]
 8005b8a:	f109 0901 	add.w	r9, r9, #1
 8005b8e:	b11b      	cbz	r3, 8005b98 <_scanf_float+0x158>
 8005b90:	3b01      	subs	r3, #1
 8005b92:	3201      	adds	r2, #1
 8005b94:	9302      	str	r3, [sp, #8]
 8005b96:	60a2      	str	r2, [r4, #8]
 8005b98:	68a3      	ldr	r3, [r4, #8]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	60a3      	str	r3, [r4, #8]
 8005b9e:	6923      	ldr	r3, [r4, #16]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	6123      	str	r3, [r4, #16]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	607b      	str	r3, [r7, #4]
 8005bac:	f340 8084 	ble.w	8005cb8 <_scanf_float+0x278>
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	603b      	str	r3, [r7, #0]
 8005bb6:	e766      	b.n	8005a86 <_scanf_float+0x46>
 8005bb8:	eb1a 0f05 	cmn.w	sl, r5
 8005bbc:	f47f af70 	bne.w	8005aa0 <_scanf_float+0x60>
 8005bc0:	6822      	ldr	r2, [r4, #0]
 8005bc2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005bc6:	6022      	str	r2, [r4, #0]
 8005bc8:	f806 3b01 	strb.w	r3, [r6], #1
 8005bcc:	e7e4      	b.n	8005b98 <_scanf_float+0x158>
 8005bce:	6822      	ldr	r2, [r4, #0]
 8005bd0:	0610      	lsls	r0, r2, #24
 8005bd2:	f57f af65 	bpl.w	8005aa0 <_scanf_float+0x60>
 8005bd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bda:	e7f4      	b.n	8005bc6 <_scanf_float+0x186>
 8005bdc:	f1ba 0f00 	cmp.w	sl, #0
 8005be0:	d10e      	bne.n	8005c00 <_scanf_float+0x1c0>
 8005be2:	f1b9 0f00 	cmp.w	r9, #0
 8005be6:	d10e      	bne.n	8005c06 <_scanf_float+0x1c6>
 8005be8:	6822      	ldr	r2, [r4, #0]
 8005bea:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005bee:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005bf2:	d108      	bne.n	8005c06 <_scanf_float+0x1c6>
 8005bf4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005bf8:	6022      	str	r2, [r4, #0]
 8005bfa:	f04f 0a01 	mov.w	sl, #1
 8005bfe:	e7e3      	b.n	8005bc8 <_scanf_float+0x188>
 8005c00:	f1ba 0f02 	cmp.w	sl, #2
 8005c04:	d055      	beq.n	8005cb2 <_scanf_float+0x272>
 8005c06:	2d01      	cmp	r5, #1
 8005c08:	d002      	beq.n	8005c10 <_scanf_float+0x1d0>
 8005c0a:	2d04      	cmp	r5, #4
 8005c0c:	f47f af48 	bne.w	8005aa0 <_scanf_float+0x60>
 8005c10:	3501      	adds	r5, #1
 8005c12:	b2ed      	uxtb	r5, r5
 8005c14:	e7d8      	b.n	8005bc8 <_scanf_float+0x188>
 8005c16:	f1ba 0f01 	cmp.w	sl, #1
 8005c1a:	f47f af41 	bne.w	8005aa0 <_scanf_float+0x60>
 8005c1e:	f04f 0a02 	mov.w	sl, #2
 8005c22:	e7d1      	b.n	8005bc8 <_scanf_float+0x188>
 8005c24:	b97d      	cbnz	r5, 8005c46 <_scanf_float+0x206>
 8005c26:	f1b9 0f00 	cmp.w	r9, #0
 8005c2a:	f47f af3c 	bne.w	8005aa6 <_scanf_float+0x66>
 8005c2e:	6822      	ldr	r2, [r4, #0]
 8005c30:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c34:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c38:	f47f af39 	bne.w	8005aae <_scanf_float+0x6e>
 8005c3c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c40:	6022      	str	r2, [r4, #0]
 8005c42:	2501      	movs	r5, #1
 8005c44:	e7c0      	b.n	8005bc8 <_scanf_float+0x188>
 8005c46:	2d03      	cmp	r5, #3
 8005c48:	d0e2      	beq.n	8005c10 <_scanf_float+0x1d0>
 8005c4a:	2d05      	cmp	r5, #5
 8005c4c:	e7de      	b.n	8005c0c <_scanf_float+0x1cc>
 8005c4e:	2d02      	cmp	r5, #2
 8005c50:	f47f af26 	bne.w	8005aa0 <_scanf_float+0x60>
 8005c54:	2503      	movs	r5, #3
 8005c56:	e7b7      	b.n	8005bc8 <_scanf_float+0x188>
 8005c58:	2d06      	cmp	r5, #6
 8005c5a:	f47f af21 	bne.w	8005aa0 <_scanf_float+0x60>
 8005c5e:	2507      	movs	r5, #7
 8005c60:	e7b2      	b.n	8005bc8 <_scanf_float+0x188>
 8005c62:	6822      	ldr	r2, [r4, #0]
 8005c64:	0591      	lsls	r1, r2, #22
 8005c66:	f57f af1b 	bpl.w	8005aa0 <_scanf_float+0x60>
 8005c6a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005c6e:	6022      	str	r2, [r4, #0]
 8005c70:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c74:	e7a8      	b.n	8005bc8 <_scanf_float+0x188>
 8005c76:	6822      	ldr	r2, [r4, #0]
 8005c78:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005c7c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005c80:	d006      	beq.n	8005c90 <_scanf_float+0x250>
 8005c82:	0550      	lsls	r0, r2, #21
 8005c84:	f57f af0c 	bpl.w	8005aa0 <_scanf_float+0x60>
 8005c88:	f1b9 0f00 	cmp.w	r9, #0
 8005c8c:	f43f af0f 	beq.w	8005aae <_scanf_float+0x6e>
 8005c90:	0591      	lsls	r1, r2, #22
 8005c92:	bf58      	it	pl
 8005c94:	9901      	ldrpl	r1, [sp, #4]
 8005c96:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c9a:	bf58      	it	pl
 8005c9c:	eba9 0101 	subpl.w	r1, r9, r1
 8005ca0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005ca4:	bf58      	it	pl
 8005ca6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005caa:	6022      	str	r2, [r4, #0]
 8005cac:	f04f 0900 	mov.w	r9, #0
 8005cb0:	e78a      	b.n	8005bc8 <_scanf_float+0x188>
 8005cb2:	f04f 0a03 	mov.w	sl, #3
 8005cb6:	e787      	b.n	8005bc8 <_scanf_float+0x188>
 8005cb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005cbc:	4639      	mov	r1, r7
 8005cbe:	4640      	mov	r0, r8
 8005cc0:	4798      	blx	r3
 8005cc2:	2800      	cmp	r0, #0
 8005cc4:	f43f aedf 	beq.w	8005a86 <_scanf_float+0x46>
 8005cc8:	e6ea      	b.n	8005aa0 <_scanf_float+0x60>
 8005cca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cd2:	463a      	mov	r2, r7
 8005cd4:	4640      	mov	r0, r8
 8005cd6:	4798      	blx	r3
 8005cd8:	6923      	ldr	r3, [r4, #16]
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	6123      	str	r3, [r4, #16]
 8005cde:	e6ec      	b.n	8005aba <_scanf_float+0x7a>
 8005ce0:	1e6b      	subs	r3, r5, #1
 8005ce2:	2b06      	cmp	r3, #6
 8005ce4:	d825      	bhi.n	8005d32 <_scanf_float+0x2f2>
 8005ce6:	2d02      	cmp	r5, #2
 8005ce8:	d836      	bhi.n	8005d58 <_scanf_float+0x318>
 8005cea:	455e      	cmp	r6, fp
 8005cec:	f67f aee8 	bls.w	8005ac0 <_scanf_float+0x80>
 8005cf0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cf4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cf8:	463a      	mov	r2, r7
 8005cfa:	4640      	mov	r0, r8
 8005cfc:	4798      	blx	r3
 8005cfe:	6923      	ldr	r3, [r4, #16]
 8005d00:	3b01      	subs	r3, #1
 8005d02:	6123      	str	r3, [r4, #16]
 8005d04:	e7f1      	b.n	8005cea <_scanf_float+0x2aa>
 8005d06:	9802      	ldr	r0, [sp, #8]
 8005d08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d0c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005d10:	9002      	str	r0, [sp, #8]
 8005d12:	463a      	mov	r2, r7
 8005d14:	4640      	mov	r0, r8
 8005d16:	4798      	blx	r3
 8005d18:	6923      	ldr	r3, [r4, #16]
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	6123      	str	r3, [r4, #16]
 8005d1e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005d22:	fa5f fa8a 	uxtb.w	sl, sl
 8005d26:	f1ba 0f02 	cmp.w	sl, #2
 8005d2a:	d1ec      	bne.n	8005d06 <_scanf_float+0x2c6>
 8005d2c:	3d03      	subs	r5, #3
 8005d2e:	b2ed      	uxtb	r5, r5
 8005d30:	1b76      	subs	r6, r6, r5
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	05da      	lsls	r2, r3, #23
 8005d36:	d52f      	bpl.n	8005d98 <_scanf_float+0x358>
 8005d38:	055b      	lsls	r3, r3, #21
 8005d3a:	d510      	bpl.n	8005d5e <_scanf_float+0x31e>
 8005d3c:	455e      	cmp	r6, fp
 8005d3e:	f67f aebf 	bls.w	8005ac0 <_scanf_float+0x80>
 8005d42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d4a:	463a      	mov	r2, r7
 8005d4c:	4640      	mov	r0, r8
 8005d4e:	4798      	blx	r3
 8005d50:	6923      	ldr	r3, [r4, #16]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	6123      	str	r3, [r4, #16]
 8005d56:	e7f1      	b.n	8005d3c <_scanf_float+0x2fc>
 8005d58:	46aa      	mov	sl, r5
 8005d5a:	9602      	str	r6, [sp, #8]
 8005d5c:	e7df      	b.n	8005d1e <_scanf_float+0x2de>
 8005d5e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005d62:	6923      	ldr	r3, [r4, #16]
 8005d64:	2965      	cmp	r1, #101	; 0x65
 8005d66:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8005d6a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8005d6e:	6123      	str	r3, [r4, #16]
 8005d70:	d00c      	beq.n	8005d8c <_scanf_float+0x34c>
 8005d72:	2945      	cmp	r1, #69	; 0x45
 8005d74:	d00a      	beq.n	8005d8c <_scanf_float+0x34c>
 8005d76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d7a:	463a      	mov	r2, r7
 8005d7c:	4640      	mov	r0, r8
 8005d7e:	4798      	blx	r3
 8005d80:	6923      	ldr	r3, [r4, #16]
 8005d82:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	1eb5      	subs	r5, r6, #2
 8005d8a:	6123      	str	r3, [r4, #16]
 8005d8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d90:	463a      	mov	r2, r7
 8005d92:	4640      	mov	r0, r8
 8005d94:	4798      	blx	r3
 8005d96:	462e      	mov	r6, r5
 8005d98:	6825      	ldr	r5, [r4, #0]
 8005d9a:	f015 0510 	ands.w	r5, r5, #16
 8005d9e:	d159      	bne.n	8005e54 <_scanf_float+0x414>
 8005da0:	7035      	strb	r5, [r6, #0]
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dac:	d11b      	bne.n	8005de6 <_scanf_float+0x3a6>
 8005dae:	9b01      	ldr	r3, [sp, #4]
 8005db0:	454b      	cmp	r3, r9
 8005db2:	eba3 0209 	sub.w	r2, r3, r9
 8005db6:	d123      	bne.n	8005e00 <_scanf_float+0x3c0>
 8005db8:	2200      	movs	r2, #0
 8005dba:	4659      	mov	r1, fp
 8005dbc:	4640      	mov	r0, r8
 8005dbe:	f000 ff3d 	bl	8006c3c <_strtod_r>
 8005dc2:	6822      	ldr	r2, [r4, #0]
 8005dc4:	9b03      	ldr	r3, [sp, #12]
 8005dc6:	f012 0f02 	tst.w	r2, #2
 8005dca:	ec57 6b10 	vmov	r6, r7, d0
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	d021      	beq.n	8005e16 <_scanf_float+0x3d6>
 8005dd2:	9903      	ldr	r1, [sp, #12]
 8005dd4:	1d1a      	adds	r2, r3, #4
 8005dd6:	600a      	str	r2, [r1, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	e9c3 6700 	strd	r6, r7, [r3]
 8005dde:	68e3      	ldr	r3, [r4, #12]
 8005de0:	3301      	adds	r3, #1
 8005de2:	60e3      	str	r3, [r4, #12]
 8005de4:	e66d      	b.n	8005ac2 <_scanf_float+0x82>
 8005de6:	9b04      	ldr	r3, [sp, #16]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0e5      	beq.n	8005db8 <_scanf_float+0x378>
 8005dec:	9905      	ldr	r1, [sp, #20]
 8005dee:	230a      	movs	r3, #10
 8005df0:	462a      	mov	r2, r5
 8005df2:	3101      	adds	r1, #1
 8005df4:	4640      	mov	r0, r8
 8005df6:	f000 ffa9 	bl	8006d4c <_strtol_r>
 8005dfa:	9b04      	ldr	r3, [sp, #16]
 8005dfc:	9e05      	ldr	r6, [sp, #20]
 8005dfe:	1ac2      	subs	r2, r0, r3
 8005e00:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005e04:	429e      	cmp	r6, r3
 8005e06:	bf28      	it	cs
 8005e08:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005e0c:	4912      	ldr	r1, [pc, #72]	; (8005e58 <_scanf_float+0x418>)
 8005e0e:	4630      	mov	r0, r6
 8005e10:	f000 f8d0 	bl	8005fb4 <siprintf>
 8005e14:	e7d0      	b.n	8005db8 <_scanf_float+0x378>
 8005e16:	9903      	ldr	r1, [sp, #12]
 8005e18:	f012 0f04 	tst.w	r2, #4
 8005e1c:	f103 0204 	add.w	r2, r3, #4
 8005e20:	600a      	str	r2, [r1, #0]
 8005e22:	d1d9      	bne.n	8005dd8 <_scanf_float+0x398>
 8005e24:	f8d3 8000 	ldr.w	r8, [r3]
 8005e28:	ee10 2a10 	vmov	r2, s0
 8005e2c:	ee10 0a10 	vmov	r0, s0
 8005e30:	463b      	mov	r3, r7
 8005e32:	4639      	mov	r1, r7
 8005e34:	f7fa fe8a 	bl	8000b4c <__aeabi_dcmpun>
 8005e38:	b128      	cbz	r0, 8005e46 <_scanf_float+0x406>
 8005e3a:	4808      	ldr	r0, [pc, #32]	; (8005e5c <_scanf_float+0x41c>)
 8005e3c:	f000 f8b4 	bl	8005fa8 <nanf>
 8005e40:	ed88 0a00 	vstr	s0, [r8]
 8005e44:	e7cb      	b.n	8005dde <_scanf_float+0x39e>
 8005e46:	4630      	mov	r0, r6
 8005e48:	4639      	mov	r1, r7
 8005e4a:	f7fa fedd 	bl	8000c08 <__aeabi_d2f>
 8005e4e:	f8c8 0000 	str.w	r0, [r8]
 8005e52:	e7c4      	b.n	8005dde <_scanf_float+0x39e>
 8005e54:	2500      	movs	r5, #0
 8005e56:	e634      	b.n	8005ac2 <_scanf_float+0x82>
 8005e58:	08009d60 	.word	0x08009d60
 8005e5c:	0800a1d0 	.word	0x0800a1d0

08005e60 <iprintf>:
 8005e60:	b40f      	push	{r0, r1, r2, r3}
 8005e62:	4b0a      	ldr	r3, [pc, #40]	; (8005e8c <iprintf+0x2c>)
 8005e64:	b513      	push	{r0, r1, r4, lr}
 8005e66:	681c      	ldr	r4, [r3, #0]
 8005e68:	b124      	cbz	r4, 8005e74 <iprintf+0x14>
 8005e6a:	69a3      	ldr	r3, [r4, #24]
 8005e6c:	b913      	cbnz	r3, 8005e74 <iprintf+0x14>
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f001 ffc2 	bl	8007df8 <__sinit>
 8005e74:	ab05      	add	r3, sp, #20
 8005e76:	9a04      	ldr	r2, [sp, #16]
 8005e78:	68a1      	ldr	r1, [r4, #8]
 8005e7a:	9301      	str	r3, [sp, #4]
 8005e7c:	4620      	mov	r0, r4
 8005e7e:	f003 fb99 	bl	80095b4 <_vfiprintf_r>
 8005e82:	b002      	add	sp, #8
 8005e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e88:	b004      	add	sp, #16
 8005e8a:	4770      	bx	lr
 8005e8c:	2000000c 	.word	0x2000000c

08005e90 <putchar>:
 8005e90:	4b09      	ldr	r3, [pc, #36]	; (8005eb8 <putchar+0x28>)
 8005e92:	b513      	push	{r0, r1, r4, lr}
 8005e94:	681c      	ldr	r4, [r3, #0]
 8005e96:	4601      	mov	r1, r0
 8005e98:	b134      	cbz	r4, 8005ea8 <putchar+0x18>
 8005e9a:	69a3      	ldr	r3, [r4, #24]
 8005e9c:	b923      	cbnz	r3, 8005ea8 <putchar+0x18>
 8005e9e:	9001      	str	r0, [sp, #4]
 8005ea0:	4620      	mov	r0, r4
 8005ea2:	f001 ffa9 	bl	8007df8 <__sinit>
 8005ea6:	9901      	ldr	r1, [sp, #4]
 8005ea8:	68a2      	ldr	r2, [r4, #8]
 8005eaa:	4620      	mov	r0, r4
 8005eac:	b002      	add	sp, #8
 8005eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eb2:	f003 bcaf 	b.w	8009814 <_putc_r>
 8005eb6:	bf00      	nop
 8005eb8:	2000000c 	.word	0x2000000c

08005ebc <_puts_r>:
 8005ebc:	b570      	push	{r4, r5, r6, lr}
 8005ebe:	460e      	mov	r6, r1
 8005ec0:	4605      	mov	r5, r0
 8005ec2:	b118      	cbz	r0, 8005ecc <_puts_r+0x10>
 8005ec4:	6983      	ldr	r3, [r0, #24]
 8005ec6:	b90b      	cbnz	r3, 8005ecc <_puts_r+0x10>
 8005ec8:	f001 ff96 	bl	8007df8 <__sinit>
 8005ecc:	69ab      	ldr	r3, [r5, #24]
 8005ece:	68ac      	ldr	r4, [r5, #8]
 8005ed0:	b913      	cbnz	r3, 8005ed8 <_puts_r+0x1c>
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	f001 ff90 	bl	8007df8 <__sinit>
 8005ed8:	4b2c      	ldr	r3, [pc, #176]	; (8005f8c <_puts_r+0xd0>)
 8005eda:	429c      	cmp	r4, r3
 8005edc:	d120      	bne.n	8005f20 <_puts_r+0x64>
 8005ede:	686c      	ldr	r4, [r5, #4]
 8005ee0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ee2:	07db      	lsls	r3, r3, #31
 8005ee4:	d405      	bmi.n	8005ef2 <_puts_r+0x36>
 8005ee6:	89a3      	ldrh	r3, [r4, #12]
 8005ee8:	0598      	lsls	r0, r3, #22
 8005eea:	d402      	bmi.n	8005ef2 <_puts_r+0x36>
 8005eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005eee:	f002 fb94 	bl	800861a <__retarget_lock_acquire_recursive>
 8005ef2:	89a3      	ldrh	r3, [r4, #12]
 8005ef4:	0719      	lsls	r1, r3, #28
 8005ef6:	d51d      	bpl.n	8005f34 <_puts_r+0x78>
 8005ef8:	6923      	ldr	r3, [r4, #16]
 8005efa:	b1db      	cbz	r3, 8005f34 <_puts_r+0x78>
 8005efc:	3e01      	subs	r6, #1
 8005efe:	68a3      	ldr	r3, [r4, #8]
 8005f00:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f04:	3b01      	subs	r3, #1
 8005f06:	60a3      	str	r3, [r4, #8]
 8005f08:	bb39      	cbnz	r1, 8005f5a <_puts_r+0x9e>
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	da38      	bge.n	8005f80 <_puts_r+0xc4>
 8005f0e:	4622      	mov	r2, r4
 8005f10:	210a      	movs	r1, #10
 8005f12:	4628      	mov	r0, r5
 8005f14:	f000 ff1c 	bl	8006d50 <__swbuf_r>
 8005f18:	3001      	adds	r0, #1
 8005f1a:	d011      	beq.n	8005f40 <_puts_r+0x84>
 8005f1c:	250a      	movs	r5, #10
 8005f1e:	e011      	b.n	8005f44 <_puts_r+0x88>
 8005f20:	4b1b      	ldr	r3, [pc, #108]	; (8005f90 <_puts_r+0xd4>)
 8005f22:	429c      	cmp	r4, r3
 8005f24:	d101      	bne.n	8005f2a <_puts_r+0x6e>
 8005f26:	68ac      	ldr	r4, [r5, #8]
 8005f28:	e7da      	b.n	8005ee0 <_puts_r+0x24>
 8005f2a:	4b1a      	ldr	r3, [pc, #104]	; (8005f94 <_puts_r+0xd8>)
 8005f2c:	429c      	cmp	r4, r3
 8005f2e:	bf08      	it	eq
 8005f30:	68ec      	ldreq	r4, [r5, #12]
 8005f32:	e7d5      	b.n	8005ee0 <_puts_r+0x24>
 8005f34:	4621      	mov	r1, r4
 8005f36:	4628      	mov	r0, r5
 8005f38:	f000 ff5c 	bl	8006df4 <__swsetup_r>
 8005f3c:	2800      	cmp	r0, #0
 8005f3e:	d0dd      	beq.n	8005efc <_puts_r+0x40>
 8005f40:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005f44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f46:	07da      	lsls	r2, r3, #31
 8005f48:	d405      	bmi.n	8005f56 <_puts_r+0x9a>
 8005f4a:	89a3      	ldrh	r3, [r4, #12]
 8005f4c:	059b      	lsls	r3, r3, #22
 8005f4e:	d402      	bmi.n	8005f56 <_puts_r+0x9a>
 8005f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f52:	f002 fb63 	bl	800861c <__retarget_lock_release_recursive>
 8005f56:	4628      	mov	r0, r5
 8005f58:	bd70      	pop	{r4, r5, r6, pc}
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	da04      	bge.n	8005f68 <_puts_r+0xac>
 8005f5e:	69a2      	ldr	r2, [r4, #24]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	dc06      	bgt.n	8005f72 <_puts_r+0xb6>
 8005f64:	290a      	cmp	r1, #10
 8005f66:	d004      	beq.n	8005f72 <_puts_r+0xb6>
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	6022      	str	r2, [r4, #0]
 8005f6e:	7019      	strb	r1, [r3, #0]
 8005f70:	e7c5      	b.n	8005efe <_puts_r+0x42>
 8005f72:	4622      	mov	r2, r4
 8005f74:	4628      	mov	r0, r5
 8005f76:	f000 feeb 	bl	8006d50 <__swbuf_r>
 8005f7a:	3001      	adds	r0, #1
 8005f7c:	d1bf      	bne.n	8005efe <_puts_r+0x42>
 8005f7e:	e7df      	b.n	8005f40 <_puts_r+0x84>
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	250a      	movs	r5, #10
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	6022      	str	r2, [r4, #0]
 8005f88:	701d      	strb	r5, [r3, #0]
 8005f8a:	e7db      	b.n	8005f44 <_puts_r+0x88>
 8005f8c:	08009f6c 	.word	0x08009f6c
 8005f90:	08009f8c 	.word	0x08009f8c
 8005f94:	08009f4c 	.word	0x08009f4c

08005f98 <puts>:
 8005f98:	4b02      	ldr	r3, [pc, #8]	; (8005fa4 <puts+0xc>)
 8005f9a:	4601      	mov	r1, r0
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	f7ff bf8d 	b.w	8005ebc <_puts_r>
 8005fa2:	bf00      	nop
 8005fa4:	2000000c 	.word	0x2000000c

08005fa8 <nanf>:
 8005fa8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005fb0 <nanf+0x8>
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	7fc00000 	.word	0x7fc00000

08005fb4 <siprintf>:
 8005fb4:	b40e      	push	{r1, r2, r3}
 8005fb6:	b500      	push	{lr}
 8005fb8:	b09c      	sub	sp, #112	; 0x70
 8005fba:	ab1d      	add	r3, sp, #116	; 0x74
 8005fbc:	9002      	str	r0, [sp, #8]
 8005fbe:	9006      	str	r0, [sp, #24]
 8005fc0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005fc4:	4809      	ldr	r0, [pc, #36]	; (8005fec <siprintf+0x38>)
 8005fc6:	9107      	str	r1, [sp, #28]
 8005fc8:	9104      	str	r1, [sp, #16]
 8005fca:	4909      	ldr	r1, [pc, #36]	; (8005ff0 <siprintf+0x3c>)
 8005fcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fd0:	9105      	str	r1, [sp, #20]
 8005fd2:	6800      	ldr	r0, [r0, #0]
 8005fd4:	9301      	str	r3, [sp, #4]
 8005fd6:	a902      	add	r1, sp, #8
 8005fd8:	f003 f9c2 	bl	8009360 <_svfiprintf_r>
 8005fdc:	9b02      	ldr	r3, [sp, #8]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	701a      	strb	r2, [r3, #0]
 8005fe2:	b01c      	add	sp, #112	; 0x70
 8005fe4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fe8:	b003      	add	sp, #12
 8005fea:	4770      	bx	lr
 8005fec:	2000000c 	.word	0x2000000c
 8005ff0:	ffff0208 	.word	0xffff0208

08005ff4 <sulp>:
 8005ff4:	b570      	push	{r4, r5, r6, lr}
 8005ff6:	4604      	mov	r4, r0
 8005ff8:	460d      	mov	r5, r1
 8005ffa:	ec45 4b10 	vmov	d0, r4, r5
 8005ffe:	4616      	mov	r6, r2
 8006000:	f002 ff0c 	bl	8008e1c <__ulp>
 8006004:	ec51 0b10 	vmov	r0, r1, d0
 8006008:	b17e      	cbz	r6, 800602a <sulp+0x36>
 800600a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800600e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006012:	2b00      	cmp	r3, #0
 8006014:	dd09      	ble.n	800602a <sulp+0x36>
 8006016:	051b      	lsls	r3, r3, #20
 8006018:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800601c:	2400      	movs	r4, #0
 800601e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006022:	4622      	mov	r2, r4
 8006024:	462b      	mov	r3, r5
 8006026:	f7fa faf7 	bl	8000618 <__aeabi_dmul>
 800602a:	bd70      	pop	{r4, r5, r6, pc}
 800602c:	0000      	movs	r0, r0
	...

08006030 <_strtod_l>:
 8006030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006034:	ed2d 8b02 	vpush	{d8}
 8006038:	b09d      	sub	sp, #116	; 0x74
 800603a:	461f      	mov	r7, r3
 800603c:	2300      	movs	r3, #0
 800603e:	9318      	str	r3, [sp, #96]	; 0x60
 8006040:	4ba2      	ldr	r3, [pc, #648]	; (80062cc <_strtod_l+0x29c>)
 8006042:	9213      	str	r2, [sp, #76]	; 0x4c
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	9305      	str	r3, [sp, #20]
 8006048:	4604      	mov	r4, r0
 800604a:	4618      	mov	r0, r3
 800604c:	4688      	mov	r8, r1
 800604e:	f7fa f8cf 	bl	80001f0 <strlen>
 8006052:	f04f 0a00 	mov.w	sl, #0
 8006056:	4605      	mov	r5, r0
 8006058:	f04f 0b00 	mov.w	fp, #0
 800605c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006060:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006062:	781a      	ldrb	r2, [r3, #0]
 8006064:	2a2b      	cmp	r2, #43	; 0x2b
 8006066:	d04e      	beq.n	8006106 <_strtod_l+0xd6>
 8006068:	d83b      	bhi.n	80060e2 <_strtod_l+0xb2>
 800606a:	2a0d      	cmp	r2, #13
 800606c:	d834      	bhi.n	80060d8 <_strtod_l+0xa8>
 800606e:	2a08      	cmp	r2, #8
 8006070:	d834      	bhi.n	80060dc <_strtod_l+0xac>
 8006072:	2a00      	cmp	r2, #0
 8006074:	d03e      	beq.n	80060f4 <_strtod_l+0xc4>
 8006076:	2300      	movs	r3, #0
 8006078:	930a      	str	r3, [sp, #40]	; 0x28
 800607a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800607c:	7833      	ldrb	r3, [r6, #0]
 800607e:	2b30      	cmp	r3, #48	; 0x30
 8006080:	f040 80b0 	bne.w	80061e4 <_strtod_l+0x1b4>
 8006084:	7873      	ldrb	r3, [r6, #1]
 8006086:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800608a:	2b58      	cmp	r3, #88	; 0x58
 800608c:	d168      	bne.n	8006160 <_strtod_l+0x130>
 800608e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006090:	9301      	str	r3, [sp, #4]
 8006092:	ab18      	add	r3, sp, #96	; 0x60
 8006094:	9702      	str	r7, [sp, #8]
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	4a8d      	ldr	r2, [pc, #564]	; (80062d0 <_strtod_l+0x2a0>)
 800609a:	ab19      	add	r3, sp, #100	; 0x64
 800609c:	a917      	add	r1, sp, #92	; 0x5c
 800609e:	4620      	mov	r0, r4
 80060a0:	f001 ffae 	bl	8008000 <__gethex>
 80060a4:	f010 0707 	ands.w	r7, r0, #7
 80060a8:	4605      	mov	r5, r0
 80060aa:	d005      	beq.n	80060b8 <_strtod_l+0x88>
 80060ac:	2f06      	cmp	r7, #6
 80060ae:	d12c      	bne.n	800610a <_strtod_l+0xda>
 80060b0:	3601      	adds	r6, #1
 80060b2:	2300      	movs	r3, #0
 80060b4:	9617      	str	r6, [sp, #92]	; 0x5c
 80060b6:	930a      	str	r3, [sp, #40]	; 0x28
 80060b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f040 8590 	bne.w	8006be0 <_strtod_l+0xbb0>
 80060c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060c2:	b1eb      	cbz	r3, 8006100 <_strtod_l+0xd0>
 80060c4:	4652      	mov	r2, sl
 80060c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80060ca:	ec43 2b10 	vmov	d0, r2, r3
 80060ce:	b01d      	add	sp, #116	; 0x74
 80060d0:	ecbd 8b02 	vpop	{d8}
 80060d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060d8:	2a20      	cmp	r2, #32
 80060da:	d1cc      	bne.n	8006076 <_strtod_l+0x46>
 80060dc:	3301      	adds	r3, #1
 80060de:	9317      	str	r3, [sp, #92]	; 0x5c
 80060e0:	e7be      	b.n	8006060 <_strtod_l+0x30>
 80060e2:	2a2d      	cmp	r2, #45	; 0x2d
 80060e4:	d1c7      	bne.n	8006076 <_strtod_l+0x46>
 80060e6:	2201      	movs	r2, #1
 80060e8:	920a      	str	r2, [sp, #40]	; 0x28
 80060ea:	1c5a      	adds	r2, r3, #1
 80060ec:	9217      	str	r2, [sp, #92]	; 0x5c
 80060ee:	785b      	ldrb	r3, [r3, #1]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1c2      	bne.n	800607a <_strtod_l+0x4a>
 80060f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80060f6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	f040 856e 	bne.w	8006bdc <_strtod_l+0xbac>
 8006100:	4652      	mov	r2, sl
 8006102:	465b      	mov	r3, fp
 8006104:	e7e1      	b.n	80060ca <_strtod_l+0x9a>
 8006106:	2200      	movs	r2, #0
 8006108:	e7ee      	b.n	80060e8 <_strtod_l+0xb8>
 800610a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800610c:	b13a      	cbz	r2, 800611e <_strtod_l+0xee>
 800610e:	2135      	movs	r1, #53	; 0x35
 8006110:	a81a      	add	r0, sp, #104	; 0x68
 8006112:	f002 ff8e 	bl	8009032 <__copybits>
 8006116:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006118:	4620      	mov	r0, r4
 800611a:	f002 fb4d 	bl	80087b8 <_Bfree>
 800611e:	3f01      	subs	r7, #1
 8006120:	2f04      	cmp	r7, #4
 8006122:	d806      	bhi.n	8006132 <_strtod_l+0x102>
 8006124:	e8df f007 	tbb	[pc, r7]
 8006128:	1714030a 	.word	0x1714030a
 800612c:	0a          	.byte	0x0a
 800612d:	00          	.byte	0x00
 800612e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006132:	0728      	lsls	r0, r5, #28
 8006134:	d5c0      	bpl.n	80060b8 <_strtod_l+0x88>
 8006136:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800613a:	e7bd      	b.n	80060b8 <_strtod_l+0x88>
 800613c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006140:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006142:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006146:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800614a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800614e:	e7f0      	b.n	8006132 <_strtod_l+0x102>
 8006150:	f8df b180 	ldr.w	fp, [pc, #384]	; 80062d4 <_strtod_l+0x2a4>
 8006154:	e7ed      	b.n	8006132 <_strtod_l+0x102>
 8006156:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800615a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800615e:	e7e8      	b.n	8006132 <_strtod_l+0x102>
 8006160:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006162:	1c5a      	adds	r2, r3, #1
 8006164:	9217      	str	r2, [sp, #92]	; 0x5c
 8006166:	785b      	ldrb	r3, [r3, #1]
 8006168:	2b30      	cmp	r3, #48	; 0x30
 800616a:	d0f9      	beq.n	8006160 <_strtod_l+0x130>
 800616c:	2b00      	cmp	r3, #0
 800616e:	d0a3      	beq.n	80060b8 <_strtod_l+0x88>
 8006170:	2301      	movs	r3, #1
 8006172:	f04f 0900 	mov.w	r9, #0
 8006176:	9304      	str	r3, [sp, #16]
 8006178:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800617a:	9308      	str	r3, [sp, #32]
 800617c:	f8cd 901c 	str.w	r9, [sp, #28]
 8006180:	464f      	mov	r7, r9
 8006182:	220a      	movs	r2, #10
 8006184:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006186:	7806      	ldrb	r6, [r0, #0]
 8006188:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800618c:	b2d9      	uxtb	r1, r3
 800618e:	2909      	cmp	r1, #9
 8006190:	d92a      	bls.n	80061e8 <_strtod_l+0x1b8>
 8006192:	9905      	ldr	r1, [sp, #20]
 8006194:	462a      	mov	r2, r5
 8006196:	f003 fbe2 	bl	800995e <strncmp>
 800619a:	b398      	cbz	r0, 8006204 <_strtod_l+0x1d4>
 800619c:	2000      	movs	r0, #0
 800619e:	4632      	mov	r2, r6
 80061a0:	463d      	mov	r5, r7
 80061a2:	9005      	str	r0, [sp, #20]
 80061a4:	4603      	mov	r3, r0
 80061a6:	2a65      	cmp	r2, #101	; 0x65
 80061a8:	d001      	beq.n	80061ae <_strtod_l+0x17e>
 80061aa:	2a45      	cmp	r2, #69	; 0x45
 80061ac:	d118      	bne.n	80061e0 <_strtod_l+0x1b0>
 80061ae:	b91d      	cbnz	r5, 80061b8 <_strtod_l+0x188>
 80061b0:	9a04      	ldr	r2, [sp, #16]
 80061b2:	4302      	orrs	r2, r0
 80061b4:	d09e      	beq.n	80060f4 <_strtod_l+0xc4>
 80061b6:	2500      	movs	r5, #0
 80061b8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80061bc:	f108 0201 	add.w	r2, r8, #1
 80061c0:	9217      	str	r2, [sp, #92]	; 0x5c
 80061c2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80061c6:	2a2b      	cmp	r2, #43	; 0x2b
 80061c8:	d075      	beq.n	80062b6 <_strtod_l+0x286>
 80061ca:	2a2d      	cmp	r2, #45	; 0x2d
 80061cc:	d07b      	beq.n	80062c6 <_strtod_l+0x296>
 80061ce:	f04f 0c00 	mov.w	ip, #0
 80061d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80061d6:	2909      	cmp	r1, #9
 80061d8:	f240 8082 	bls.w	80062e0 <_strtod_l+0x2b0>
 80061dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80061e0:	2600      	movs	r6, #0
 80061e2:	e09d      	b.n	8006320 <_strtod_l+0x2f0>
 80061e4:	2300      	movs	r3, #0
 80061e6:	e7c4      	b.n	8006172 <_strtod_l+0x142>
 80061e8:	2f08      	cmp	r7, #8
 80061ea:	bfd8      	it	le
 80061ec:	9907      	ldrle	r1, [sp, #28]
 80061ee:	f100 0001 	add.w	r0, r0, #1
 80061f2:	bfda      	itte	le
 80061f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80061f8:	9307      	strle	r3, [sp, #28]
 80061fa:	fb02 3909 	mlagt	r9, r2, r9, r3
 80061fe:	3701      	adds	r7, #1
 8006200:	9017      	str	r0, [sp, #92]	; 0x5c
 8006202:	e7bf      	b.n	8006184 <_strtod_l+0x154>
 8006204:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006206:	195a      	adds	r2, r3, r5
 8006208:	9217      	str	r2, [sp, #92]	; 0x5c
 800620a:	5d5a      	ldrb	r2, [r3, r5]
 800620c:	2f00      	cmp	r7, #0
 800620e:	d037      	beq.n	8006280 <_strtod_l+0x250>
 8006210:	9005      	str	r0, [sp, #20]
 8006212:	463d      	mov	r5, r7
 8006214:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006218:	2b09      	cmp	r3, #9
 800621a:	d912      	bls.n	8006242 <_strtod_l+0x212>
 800621c:	2301      	movs	r3, #1
 800621e:	e7c2      	b.n	80061a6 <_strtod_l+0x176>
 8006220:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006222:	1c5a      	adds	r2, r3, #1
 8006224:	9217      	str	r2, [sp, #92]	; 0x5c
 8006226:	785a      	ldrb	r2, [r3, #1]
 8006228:	3001      	adds	r0, #1
 800622a:	2a30      	cmp	r2, #48	; 0x30
 800622c:	d0f8      	beq.n	8006220 <_strtod_l+0x1f0>
 800622e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006232:	2b08      	cmp	r3, #8
 8006234:	f200 84d9 	bhi.w	8006bea <_strtod_l+0xbba>
 8006238:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800623a:	9005      	str	r0, [sp, #20]
 800623c:	2000      	movs	r0, #0
 800623e:	9308      	str	r3, [sp, #32]
 8006240:	4605      	mov	r5, r0
 8006242:	3a30      	subs	r2, #48	; 0x30
 8006244:	f100 0301 	add.w	r3, r0, #1
 8006248:	d014      	beq.n	8006274 <_strtod_l+0x244>
 800624a:	9905      	ldr	r1, [sp, #20]
 800624c:	4419      	add	r1, r3
 800624e:	9105      	str	r1, [sp, #20]
 8006250:	462b      	mov	r3, r5
 8006252:	eb00 0e05 	add.w	lr, r0, r5
 8006256:	210a      	movs	r1, #10
 8006258:	4573      	cmp	r3, lr
 800625a:	d113      	bne.n	8006284 <_strtod_l+0x254>
 800625c:	182b      	adds	r3, r5, r0
 800625e:	2b08      	cmp	r3, #8
 8006260:	f105 0501 	add.w	r5, r5, #1
 8006264:	4405      	add	r5, r0
 8006266:	dc1c      	bgt.n	80062a2 <_strtod_l+0x272>
 8006268:	9907      	ldr	r1, [sp, #28]
 800626a:	230a      	movs	r3, #10
 800626c:	fb03 2301 	mla	r3, r3, r1, r2
 8006270:	9307      	str	r3, [sp, #28]
 8006272:	2300      	movs	r3, #0
 8006274:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006276:	1c51      	adds	r1, r2, #1
 8006278:	9117      	str	r1, [sp, #92]	; 0x5c
 800627a:	7852      	ldrb	r2, [r2, #1]
 800627c:	4618      	mov	r0, r3
 800627e:	e7c9      	b.n	8006214 <_strtod_l+0x1e4>
 8006280:	4638      	mov	r0, r7
 8006282:	e7d2      	b.n	800622a <_strtod_l+0x1fa>
 8006284:	2b08      	cmp	r3, #8
 8006286:	dc04      	bgt.n	8006292 <_strtod_l+0x262>
 8006288:	9e07      	ldr	r6, [sp, #28]
 800628a:	434e      	muls	r6, r1
 800628c:	9607      	str	r6, [sp, #28]
 800628e:	3301      	adds	r3, #1
 8006290:	e7e2      	b.n	8006258 <_strtod_l+0x228>
 8006292:	f103 0c01 	add.w	ip, r3, #1
 8006296:	f1bc 0f10 	cmp.w	ip, #16
 800629a:	bfd8      	it	le
 800629c:	fb01 f909 	mulle.w	r9, r1, r9
 80062a0:	e7f5      	b.n	800628e <_strtod_l+0x25e>
 80062a2:	2d10      	cmp	r5, #16
 80062a4:	bfdc      	itt	le
 80062a6:	230a      	movle	r3, #10
 80062a8:	fb03 2909 	mlale	r9, r3, r9, r2
 80062ac:	e7e1      	b.n	8006272 <_strtod_l+0x242>
 80062ae:	2300      	movs	r3, #0
 80062b0:	9305      	str	r3, [sp, #20]
 80062b2:	2301      	movs	r3, #1
 80062b4:	e77c      	b.n	80061b0 <_strtod_l+0x180>
 80062b6:	f04f 0c00 	mov.w	ip, #0
 80062ba:	f108 0202 	add.w	r2, r8, #2
 80062be:	9217      	str	r2, [sp, #92]	; 0x5c
 80062c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80062c4:	e785      	b.n	80061d2 <_strtod_l+0x1a2>
 80062c6:	f04f 0c01 	mov.w	ip, #1
 80062ca:	e7f6      	b.n	80062ba <_strtod_l+0x28a>
 80062cc:	0800a014 	.word	0x0800a014
 80062d0:	08009d68 	.word	0x08009d68
 80062d4:	7ff00000 	.word	0x7ff00000
 80062d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80062da:	1c51      	adds	r1, r2, #1
 80062dc:	9117      	str	r1, [sp, #92]	; 0x5c
 80062de:	7852      	ldrb	r2, [r2, #1]
 80062e0:	2a30      	cmp	r2, #48	; 0x30
 80062e2:	d0f9      	beq.n	80062d8 <_strtod_l+0x2a8>
 80062e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80062e8:	2908      	cmp	r1, #8
 80062ea:	f63f af79 	bhi.w	80061e0 <_strtod_l+0x1b0>
 80062ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80062f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80062f4:	9206      	str	r2, [sp, #24]
 80062f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80062f8:	1c51      	adds	r1, r2, #1
 80062fa:	9117      	str	r1, [sp, #92]	; 0x5c
 80062fc:	7852      	ldrb	r2, [r2, #1]
 80062fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006302:	2e09      	cmp	r6, #9
 8006304:	d937      	bls.n	8006376 <_strtod_l+0x346>
 8006306:	9e06      	ldr	r6, [sp, #24]
 8006308:	1b89      	subs	r1, r1, r6
 800630a:	2908      	cmp	r1, #8
 800630c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006310:	dc02      	bgt.n	8006318 <_strtod_l+0x2e8>
 8006312:	4576      	cmp	r6, lr
 8006314:	bfa8      	it	ge
 8006316:	4676      	movge	r6, lr
 8006318:	f1bc 0f00 	cmp.w	ip, #0
 800631c:	d000      	beq.n	8006320 <_strtod_l+0x2f0>
 800631e:	4276      	negs	r6, r6
 8006320:	2d00      	cmp	r5, #0
 8006322:	d14d      	bne.n	80063c0 <_strtod_l+0x390>
 8006324:	9904      	ldr	r1, [sp, #16]
 8006326:	4301      	orrs	r1, r0
 8006328:	f47f aec6 	bne.w	80060b8 <_strtod_l+0x88>
 800632c:	2b00      	cmp	r3, #0
 800632e:	f47f aee1 	bne.w	80060f4 <_strtod_l+0xc4>
 8006332:	2a69      	cmp	r2, #105	; 0x69
 8006334:	d027      	beq.n	8006386 <_strtod_l+0x356>
 8006336:	dc24      	bgt.n	8006382 <_strtod_l+0x352>
 8006338:	2a49      	cmp	r2, #73	; 0x49
 800633a:	d024      	beq.n	8006386 <_strtod_l+0x356>
 800633c:	2a4e      	cmp	r2, #78	; 0x4e
 800633e:	f47f aed9 	bne.w	80060f4 <_strtod_l+0xc4>
 8006342:	499f      	ldr	r1, [pc, #636]	; (80065c0 <_strtod_l+0x590>)
 8006344:	a817      	add	r0, sp, #92	; 0x5c
 8006346:	f002 f8b3 	bl	80084b0 <__match>
 800634a:	2800      	cmp	r0, #0
 800634c:	f43f aed2 	beq.w	80060f4 <_strtod_l+0xc4>
 8006350:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	2b28      	cmp	r3, #40	; 0x28
 8006356:	d12d      	bne.n	80063b4 <_strtod_l+0x384>
 8006358:	499a      	ldr	r1, [pc, #616]	; (80065c4 <_strtod_l+0x594>)
 800635a:	aa1a      	add	r2, sp, #104	; 0x68
 800635c:	a817      	add	r0, sp, #92	; 0x5c
 800635e:	f002 f8bb 	bl	80084d8 <__hexnan>
 8006362:	2805      	cmp	r0, #5
 8006364:	d126      	bne.n	80063b4 <_strtod_l+0x384>
 8006366:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006368:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800636c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006370:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006374:	e6a0      	b.n	80060b8 <_strtod_l+0x88>
 8006376:	210a      	movs	r1, #10
 8006378:	fb01 2e0e 	mla	lr, r1, lr, r2
 800637c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006380:	e7b9      	b.n	80062f6 <_strtod_l+0x2c6>
 8006382:	2a6e      	cmp	r2, #110	; 0x6e
 8006384:	e7db      	b.n	800633e <_strtod_l+0x30e>
 8006386:	4990      	ldr	r1, [pc, #576]	; (80065c8 <_strtod_l+0x598>)
 8006388:	a817      	add	r0, sp, #92	; 0x5c
 800638a:	f002 f891 	bl	80084b0 <__match>
 800638e:	2800      	cmp	r0, #0
 8006390:	f43f aeb0 	beq.w	80060f4 <_strtod_l+0xc4>
 8006394:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006396:	498d      	ldr	r1, [pc, #564]	; (80065cc <_strtod_l+0x59c>)
 8006398:	3b01      	subs	r3, #1
 800639a:	a817      	add	r0, sp, #92	; 0x5c
 800639c:	9317      	str	r3, [sp, #92]	; 0x5c
 800639e:	f002 f887 	bl	80084b0 <__match>
 80063a2:	b910      	cbnz	r0, 80063aa <_strtod_l+0x37a>
 80063a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80063a6:	3301      	adds	r3, #1
 80063a8:	9317      	str	r3, [sp, #92]	; 0x5c
 80063aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 80065dc <_strtod_l+0x5ac>
 80063ae:	f04f 0a00 	mov.w	sl, #0
 80063b2:	e681      	b.n	80060b8 <_strtod_l+0x88>
 80063b4:	4886      	ldr	r0, [pc, #536]	; (80065d0 <_strtod_l+0x5a0>)
 80063b6:	f003 fa77 	bl	80098a8 <nan>
 80063ba:	ec5b ab10 	vmov	sl, fp, d0
 80063be:	e67b      	b.n	80060b8 <_strtod_l+0x88>
 80063c0:	9b05      	ldr	r3, [sp, #20]
 80063c2:	9807      	ldr	r0, [sp, #28]
 80063c4:	1af3      	subs	r3, r6, r3
 80063c6:	2f00      	cmp	r7, #0
 80063c8:	bf08      	it	eq
 80063ca:	462f      	moveq	r7, r5
 80063cc:	2d10      	cmp	r5, #16
 80063ce:	9306      	str	r3, [sp, #24]
 80063d0:	46a8      	mov	r8, r5
 80063d2:	bfa8      	it	ge
 80063d4:	f04f 0810 	movge.w	r8, #16
 80063d8:	f7fa f8a4 	bl	8000524 <__aeabi_ui2d>
 80063dc:	2d09      	cmp	r5, #9
 80063de:	4682      	mov	sl, r0
 80063e0:	468b      	mov	fp, r1
 80063e2:	dd13      	ble.n	800640c <_strtod_l+0x3dc>
 80063e4:	4b7b      	ldr	r3, [pc, #492]	; (80065d4 <_strtod_l+0x5a4>)
 80063e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80063ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80063ee:	f7fa f913 	bl	8000618 <__aeabi_dmul>
 80063f2:	4682      	mov	sl, r0
 80063f4:	4648      	mov	r0, r9
 80063f6:	468b      	mov	fp, r1
 80063f8:	f7fa f894 	bl	8000524 <__aeabi_ui2d>
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	4650      	mov	r0, sl
 8006402:	4659      	mov	r1, fp
 8006404:	f7f9 ff52 	bl	80002ac <__adddf3>
 8006408:	4682      	mov	sl, r0
 800640a:	468b      	mov	fp, r1
 800640c:	2d0f      	cmp	r5, #15
 800640e:	dc38      	bgt.n	8006482 <_strtod_l+0x452>
 8006410:	9b06      	ldr	r3, [sp, #24]
 8006412:	2b00      	cmp	r3, #0
 8006414:	f43f ae50 	beq.w	80060b8 <_strtod_l+0x88>
 8006418:	dd24      	ble.n	8006464 <_strtod_l+0x434>
 800641a:	2b16      	cmp	r3, #22
 800641c:	dc0b      	bgt.n	8006436 <_strtod_l+0x406>
 800641e:	496d      	ldr	r1, [pc, #436]	; (80065d4 <_strtod_l+0x5a4>)
 8006420:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006424:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006428:	4652      	mov	r2, sl
 800642a:	465b      	mov	r3, fp
 800642c:	f7fa f8f4 	bl	8000618 <__aeabi_dmul>
 8006430:	4682      	mov	sl, r0
 8006432:	468b      	mov	fp, r1
 8006434:	e640      	b.n	80060b8 <_strtod_l+0x88>
 8006436:	9a06      	ldr	r2, [sp, #24]
 8006438:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800643c:	4293      	cmp	r3, r2
 800643e:	db20      	blt.n	8006482 <_strtod_l+0x452>
 8006440:	4c64      	ldr	r4, [pc, #400]	; (80065d4 <_strtod_l+0x5a4>)
 8006442:	f1c5 050f 	rsb	r5, r5, #15
 8006446:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800644a:	4652      	mov	r2, sl
 800644c:	465b      	mov	r3, fp
 800644e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006452:	f7fa f8e1 	bl	8000618 <__aeabi_dmul>
 8006456:	9b06      	ldr	r3, [sp, #24]
 8006458:	1b5d      	subs	r5, r3, r5
 800645a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800645e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006462:	e7e3      	b.n	800642c <_strtod_l+0x3fc>
 8006464:	9b06      	ldr	r3, [sp, #24]
 8006466:	3316      	adds	r3, #22
 8006468:	db0b      	blt.n	8006482 <_strtod_l+0x452>
 800646a:	9b05      	ldr	r3, [sp, #20]
 800646c:	1b9e      	subs	r6, r3, r6
 800646e:	4b59      	ldr	r3, [pc, #356]	; (80065d4 <_strtod_l+0x5a4>)
 8006470:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006474:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006478:	4650      	mov	r0, sl
 800647a:	4659      	mov	r1, fp
 800647c:	f7fa f9f6 	bl	800086c <__aeabi_ddiv>
 8006480:	e7d6      	b.n	8006430 <_strtod_l+0x400>
 8006482:	9b06      	ldr	r3, [sp, #24]
 8006484:	eba5 0808 	sub.w	r8, r5, r8
 8006488:	4498      	add	r8, r3
 800648a:	f1b8 0f00 	cmp.w	r8, #0
 800648e:	dd74      	ble.n	800657a <_strtod_l+0x54a>
 8006490:	f018 030f 	ands.w	r3, r8, #15
 8006494:	d00a      	beq.n	80064ac <_strtod_l+0x47c>
 8006496:	494f      	ldr	r1, [pc, #316]	; (80065d4 <_strtod_l+0x5a4>)
 8006498:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800649c:	4652      	mov	r2, sl
 800649e:	465b      	mov	r3, fp
 80064a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064a4:	f7fa f8b8 	bl	8000618 <__aeabi_dmul>
 80064a8:	4682      	mov	sl, r0
 80064aa:	468b      	mov	fp, r1
 80064ac:	f038 080f 	bics.w	r8, r8, #15
 80064b0:	d04f      	beq.n	8006552 <_strtod_l+0x522>
 80064b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80064b6:	dd22      	ble.n	80064fe <_strtod_l+0x4ce>
 80064b8:	2500      	movs	r5, #0
 80064ba:	462e      	mov	r6, r5
 80064bc:	9507      	str	r5, [sp, #28]
 80064be:	9505      	str	r5, [sp, #20]
 80064c0:	2322      	movs	r3, #34	; 0x22
 80064c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80065dc <_strtod_l+0x5ac>
 80064c6:	6023      	str	r3, [r4, #0]
 80064c8:	f04f 0a00 	mov.w	sl, #0
 80064cc:	9b07      	ldr	r3, [sp, #28]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f43f adf2 	beq.w	80060b8 <_strtod_l+0x88>
 80064d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80064d6:	4620      	mov	r0, r4
 80064d8:	f002 f96e 	bl	80087b8 <_Bfree>
 80064dc:	9905      	ldr	r1, [sp, #20]
 80064de:	4620      	mov	r0, r4
 80064e0:	f002 f96a 	bl	80087b8 <_Bfree>
 80064e4:	4631      	mov	r1, r6
 80064e6:	4620      	mov	r0, r4
 80064e8:	f002 f966 	bl	80087b8 <_Bfree>
 80064ec:	9907      	ldr	r1, [sp, #28]
 80064ee:	4620      	mov	r0, r4
 80064f0:	f002 f962 	bl	80087b8 <_Bfree>
 80064f4:	4629      	mov	r1, r5
 80064f6:	4620      	mov	r0, r4
 80064f8:	f002 f95e 	bl	80087b8 <_Bfree>
 80064fc:	e5dc      	b.n	80060b8 <_strtod_l+0x88>
 80064fe:	4b36      	ldr	r3, [pc, #216]	; (80065d8 <_strtod_l+0x5a8>)
 8006500:	9304      	str	r3, [sp, #16]
 8006502:	2300      	movs	r3, #0
 8006504:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006508:	4650      	mov	r0, sl
 800650a:	4659      	mov	r1, fp
 800650c:	4699      	mov	r9, r3
 800650e:	f1b8 0f01 	cmp.w	r8, #1
 8006512:	dc21      	bgt.n	8006558 <_strtod_l+0x528>
 8006514:	b10b      	cbz	r3, 800651a <_strtod_l+0x4ea>
 8006516:	4682      	mov	sl, r0
 8006518:	468b      	mov	fp, r1
 800651a:	4b2f      	ldr	r3, [pc, #188]	; (80065d8 <_strtod_l+0x5a8>)
 800651c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006520:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006524:	4652      	mov	r2, sl
 8006526:	465b      	mov	r3, fp
 8006528:	e9d9 0100 	ldrd	r0, r1, [r9]
 800652c:	f7fa f874 	bl	8000618 <__aeabi_dmul>
 8006530:	4b2a      	ldr	r3, [pc, #168]	; (80065dc <_strtod_l+0x5ac>)
 8006532:	460a      	mov	r2, r1
 8006534:	400b      	ands	r3, r1
 8006536:	492a      	ldr	r1, [pc, #168]	; (80065e0 <_strtod_l+0x5b0>)
 8006538:	428b      	cmp	r3, r1
 800653a:	4682      	mov	sl, r0
 800653c:	d8bc      	bhi.n	80064b8 <_strtod_l+0x488>
 800653e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006542:	428b      	cmp	r3, r1
 8006544:	bf86      	itte	hi
 8006546:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80065e4 <_strtod_l+0x5b4>
 800654a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800654e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006552:	2300      	movs	r3, #0
 8006554:	9304      	str	r3, [sp, #16]
 8006556:	e084      	b.n	8006662 <_strtod_l+0x632>
 8006558:	f018 0f01 	tst.w	r8, #1
 800655c:	d005      	beq.n	800656a <_strtod_l+0x53a>
 800655e:	9b04      	ldr	r3, [sp, #16]
 8006560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006564:	f7fa f858 	bl	8000618 <__aeabi_dmul>
 8006568:	2301      	movs	r3, #1
 800656a:	9a04      	ldr	r2, [sp, #16]
 800656c:	3208      	adds	r2, #8
 800656e:	f109 0901 	add.w	r9, r9, #1
 8006572:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006576:	9204      	str	r2, [sp, #16]
 8006578:	e7c9      	b.n	800650e <_strtod_l+0x4de>
 800657a:	d0ea      	beq.n	8006552 <_strtod_l+0x522>
 800657c:	f1c8 0800 	rsb	r8, r8, #0
 8006580:	f018 020f 	ands.w	r2, r8, #15
 8006584:	d00a      	beq.n	800659c <_strtod_l+0x56c>
 8006586:	4b13      	ldr	r3, [pc, #76]	; (80065d4 <_strtod_l+0x5a4>)
 8006588:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800658c:	4650      	mov	r0, sl
 800658e:	4659      	mov	r1, fp
 8006590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006594:	f7fa f96a 	bl	800086c <__aeabi_ddiv>
 8006598:	4682      	mov	sl, r0
 800659a:	468b      	mov	fp, r1
 800659c:	ea5f 1828 	movs.w	r8, r8, asr #4
 80065a0:	d0d7      	beq.n	8006552 <_strtod_l+0x522>
 80065a2:	f1b8 0f1f 	cmp.w	r8, #31
 80065a6:	dd1f      	ble.n	80065e8 <_strtod_l+0x5b8>
 80065a8:	2500      	movs	r5, #0
 80065aa:	462e      	mov	r6, r5
 80065ac:	9507      	str	r5, [sp, #28]
 80065ae:	9505      	str	r5, [sp, #20]
 80065b0:	2322      	movs	r3, #34	; 0x22
 80065b2:	f04f 0a00 	mov.w	sl, #0
 80065b6:	f04f 0b00 	mov.w	fp, #0
 80065ba:	6023      	str	r3, [r4, #0]
 80065bc:	e786      	b.n	80064cc <_strtod_l+0x49c>
 80065be:	bf00      	nop
 80065c0:	08009d39 	.word	0x08009d39
 80065c4:	08009d7c 	.word	0x08009d7c
 80065c8:	08009d31 	.word	0x08009d31
 80065cc:	08009ebc 	.word	0x08009ebc
 80065d0:	0800a1d0 	.word	0x0800a1d0
 80065d4:	0800a0b0 	.word	0x0800a0b0
 80065d8:	0800a088 	.word	0x0800a088
 80065dc:	7ff00000 	.word	0x7ff00000
 80065e0:	7ca00000 	.word	0x7ca00000
 80065e4:	7fefffff 	.word	0x7fefffff
 80065e8:	f018 0310 	ands.w	r3, r8, #16
 80065ec:	bf18      	it	ne
 80065ee:	236a      	movne	r3, #106	; 0x6a
 80065f0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80069a0 <_strtod_l+0x970>
 80065f4:	9304      	str	r3, [sp, #16]
 80065f6:	4650      	mov	r0, sl
 80065f8:	4659      	mov	r1, fp
 80065fa:	2300      	movs	r3, #0
 80065fc:	f018 0f01 	tst.w	r8, #1
 8006600:	d004      	beq.n	800660c <_strtod_l+0x5dc>
 8006602:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006606:	f7fa f807 	bl	8000618 <__aeabi_dmul>
 800660a:	2301      	movs	r3, #1
 800660c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006610:	f109 0908 	add.w	r9, r9, #8
 8006614:	d1f2      	bne.n	80065fc <_strtod_l+0x5cc>
 8006616:	b10b      	cbz	r3, 800661c <_strtod_l+0x5ec>
 8006618:	4682      	mov	sl, r0
 800661a:	468b      	mov	fp, r1
 800661c:	9b04      	ldr	r3, [sp, #16]
 800661e:	b1c3      	cbz	r3, 8006652 <_strtod_l+0x622>
 8006620:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006624:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006628:	2b00      	cmp	r3, #0
 800662a:	4659      	mov	r1, fp
 800662c:	dd11      	ble.n	8006652 <_strtod_l+0x622>
 800662e:	2b1f      	cmp	r3, #31
 8006630:	f340 8124 	ble.w	800687c <_strtod_l+0x84c>
 8006634:	2b34      	cmp	r3, #52	; 0x34
 8006636:	bfde      	ittt	le
 8006638:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800663c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8006640:	fa03 f202 	lslle.w	r2, r3, r2
 8006644:	f04f 0a00 	mov.w	sl, #0
 8006648:	bfcc      	ite	gt
 800664a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800664e:	ea02 0b01 	andle.w	fp, r2, r1
 8006652:	2200      	movs	r2, #0
 8006654:	2300      	movs	r3, #0
 8006656:	4650      	mov	r0, sl
 8006658:	4659      	mov	r1, fp
 800665a:	f7fa fa45 	bl	8000ae8 <__aeabi_dcmpeq>
 800665e:	2800      	cmp	r0, #0
 8006660:	d1a2      	bne.n	80065a8 <_strtod_l+0x578>
 8006662:	9b07      	ldr	r3, [sp, #28]
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	9908      	ldr	r1, [sp, #32]
 8006668:	462b      	mov	r3, r5
 800666a:	463a      	mov	r2, r7
 800666c:	4620      	mov	r0, r4
 800666e:	f002 f90b 	bl	8008888 <__s2b>
 8006672:	9007      	str	r0, [sp, #28]
 8006674:	2800      	cmp	r0, #0
 8006676:	f43f af1f 	beq.w	80064b8 <_strtod_l+0x488>
 800667a:	9b05      	ldr	r3, [sp, #20]
 800667c:	1b9e      	subs	r6, r3, r6
 800667e:	9b06      	ldr	r3, [sp, #24]
 8006680:	2b00      	cmp	r3, #0
 8006682:	bfb4      	ite	lt
 8006684:	4633      	movlt	r3, r6
 8006686:	2300      	movge	r3, #0
 8006688:	930c      	str	r3, [sp, #48]	; 0x30
 800668a:	9b06      	ldr	r3, [sp, #24]
 800668c:	2500      	movs	r5, #0
 800668e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006692:	9312      	str	r3, [sp, #72]	; 0x48
 8006694:	462e      	mov	r6, r5
 8006696:	9b07      	ldr	r3, [sp, #28]
 8006698:	4620      	mov	r0, r4
 800669a:	6859      	ldr	r1, [r3, #4]
 800669c:	f002 f84c 	bl	8008738 <_Balloc>
 80066a0:	9005      	str	r0, [sp, #20]
 80066a2:	2800      	cmp	r0, #0
 80066a4:	f43f af0c 	beq.w	80064c0 <_strtod_l+0x490>
 80066a8:	9b07      	ldr	r3, [sp, #28]
 80066aa:	691a      	ldr	r2, [r3, #16]
 80066ac:	3202      	adds	r2, #2
 80066ae:	f103 010c 	add.w	r1, r3, #12
 80066b2:	0092      	lsls	r2, r2, #2
 80066b4:	300c      	adds	r0, #12
 80066b6:	f002 f831 	bl	800871c <memcpy>
 80066ba:	ec4b ab10 	vmov	d0, sl, fp
 80066be:	aa1a      	add	r2, sp, #104	; 0x68
 80066c0:	a919      	add	r1, sp, #100	; 0x64
 80066c2:	4620      	mov	r0, r4
 80066c4:	f002 fc26 	bl	8008f14 <__d2b>
 80066c8:	ec4b ab18 	vmov	d8, sl, fp
 80066cc:	9018      	str	r0, [sp, #96]	; 0x60
 80066ce:	2800      	cmp	r0, #0
 80066d0:	f43f aef6 	beq.w	80064c0 <_strtod_l+0x490>
 80066d4:	2101      	movs	r1, #1
 80066d6:	4620      	mov	r0, r4
 80066d8:	f002 f970 	bl	80089bc <__i2b>
 80066dc:	4606      	mov	r6, r0
 80066de:	2800      	cmp	r0, #0
 80066e0:	f43f aeee 	beq.w	80064c0 <_strtod_l+0x490>
 80066e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80066e6:	9904      	ldr	r1, [sp, #16]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	bfab      	itete	ge
 80066ec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80066ee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80066f0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80066f2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80066f6:	bfac      	ite	ge
 80066f8:	eb03 0902 	addge.w	r9, r3, r2
 80066fc:	1ad7      	sublt	r7, r2, r3
 80066fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006700:	eba3 0801 	sub.w	r8, r3, r1
 8006704:	4490      	add	r8, r2
 8006706:	4ba1      	ldr	r3, [pc, #644]	; (800698c <_strtod_l+0x95c>)
 8006708:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800670c:	4598      	cmp	r8, r3
 800670e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006712:	f280 80c7 	bge.w	80068a4 <_strtod_l+0x874>
 8006716:	eba3 0308 	sub.w	r3, r3, r8
 800671a:	2b1f      	cmp	r3, #31
 800671c:	eba2 0203 	sub.w	r2, r2, r3
 8006720:	f04f 0101 	mov.w	r1, #1
 8006724:	f300 80b1 	bgt.w	800688a <_strtod_l+0x85a>
 8006728:	fa01 f303 	lsl.w	r3, r1, r3
 800672c:	930d      	str	r3, [sp, #52]	; 0x34
 800672e:	2300      	movs	r3, #0
 8006730:	9308      	str	r3, [sp, #32]
 8006732:	eb09 0802 	add.w	r8, r9, r2
 8006736:	9b04      	ldr	r3, [sp, #16]
 8006738:	45c1      	cmp	r9, r8
 800673a:	4417      	add	r7, r2
 800673c:	441f      	add	r7, r3
 800673e:	464b      	mov	r3, r9
 8006740:	bfa8      	it	ge
 8006742:	4643      	movge	r3, r8
 8006744:	42bb      	cmp	r3, r7
 8006746:	bfa8      	it	ge
 8006748:	463b      	movge	r3, r7
 800674a:	2b00      	cmp	r3, #0
 800674c:	bfc2      	ittt	gt
 800674e:	eba8 0803 	subgt.w	r8, r8, r3
 8006752:	1aff      	subgt	r7, r7, r3
 8006754:	eba9 0903 	subgt.w	r9, r9, r3
 8006758:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800675a:	2b00      	cmp	r3, #0
 800675c:	dd17      	ble.n	800678e <_strtod_l+0x75e>
 800675e:	4631      	mov	r1, r6
 8006760:	461a      	mov	r2, r3
 8006762:	4620      	mov	r0, r4
 8006764:	f002 f9ea 	bl	8008b3c <__pow5mult>
 8006768:	4606      	mov	r6, r0
 800676a:	2800      	cmp	r0, #0
 800676c:	f43f aea8 	beq.w	80064c0 <_strtod_l+0x490>
 8006770:	4601      	mov	r1, r0
 8006772:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006774:	4620      	mov	r0, r4
 8006776:	f002 f937 	bl	80089e8 <__multiply>
 800677a:	900b      	str	r0, [sp, #44]	; 0x2c
 800677c:	2800      	cmp	r0, #0
 800677e:	f43f ae9f 	beq.w	80064c0 <_strtod_l+0x490>
 8006782:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006784:	4620      	mov	r0, r4
 8006786:	f002 f817 	bl	80087b8 <_Bfree>
 800678a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800678c:	9318      	str	r3, [sp, #96]	; 0x60
 800678e:	f1b8 0f00 	cmp.w	r8, #0
 8006792:	f300 808c 	bgt.w	80068ae <_strtod_l+0x87e>
 8006796:	9b06      	ldr	r3, [sp, #24]
 8006798:	2b00      	cmp	r3, #0
 800679a:	dd08      	ble.n	80067ae <_strtod_l+0x77e>
 800679c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800679e:	9905      	ldr	r1, [sp, #20]
 80067a0:	4620      	mov	r0, r4
 80067a2:	f002 f9cb 	bl	8008b3c <__pow5mult>
 80067a6:	9005      	str	r0, [sp, #20]
 80067a8:	2800      	cmp	r0, #0
 80067aa:	f43f ae89 	beq.w	80064c0 <_strtod_l+0x490>
 80067ae:	2f00      	cmp	r7, #0
 80067b0:	dd08      	ble.n	80067c4 <_strtod_l+0x794>
 80067b2:	9905      	ldr	r1, [sp, #20]
 80067b4:	463a      	mov	r2, r7
 80067b6:	4620      	mov	r0, r4
 80067b8:	f002 fa1a 	bl	8008bf0 <__lshift>
 80067bc:	9005      	str	r0, [sp, #20]
 80067be:	2800      	cmp	r0, #0
 80067c0:	f43f ae7e 	beq.w	80064c0 <_strtod_l+0x490>
 80067c4:	f1b9 0f00 	cmp.w	r9, #0
 80067c8:	dd08      	ble.n	80067dc <_strtod_l+0x7ac>
 80067ca:	4631      	mov	r1, r6
 80067cc:	464a      	mov	r2, r9
 80067ce:	4620      	mov	r0, r4
 80067d0:	f002 fa0e 	bl	8008bf0 <__lshift>
 80067d4:	4606      	mov	r6, r0
 80067d6:	2800      	cmp	r0, #0
 80067d8:	f43f ae72 	beq.w	80064c0 <_strtod_l+0x490>
 80067dc:	9a05      	ldr	r2, [sp, #20]
 80067de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80067e0:	4620      	mov	r0, r4
 80067e2:	f002 fa91 	bl	8008d08 <__mdiff>
 80067e6:	4605      	mov	r5, r0
 80067e8:	2800      	cmp	r0, #0
 80067ea:	f43f ae69 	beq.w	80064c0 <_strtod_l+0x490>
 80067ee:	68c3      	ldr	r3, [r0, #12]
 80067f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80067f2:	2300      	movs	r3, #0
 80067f4:	60c3      	str	r3, [r0, #12]
 80067f6:	4631      	mov	r1, r6
 80067f8:	f002 fa6a 	bl	8008cd0 <__mcmp>
 80067fc:	2800      	cmp	r0, #0
 80067fe:	da60      	bge.n	80068c2 <_strtod_l+0x892>
 8006800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006802:	ea53 030a 	orrs.w	r3, r3, sl
 8006806:	f040 8082 	bne.w	800690e <_strtod_l+0x8de>
 800680a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800680e:	2b00      	cmp	r3, #0
 8006810:	d17d      	bne.n	800690e <_strtod_l+0x8de>
 8006812:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006816:	0d1b      	lsrs	r3, r3, #20
 8006818:	051b      	lsls	r3, r3, #20
 800681a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800681e:	d976      	bls.n	800690e <_strtod_l+0x8de>
 8006820:	696b      	ldr	r3, [r5, #20]
 8006822:	b913      	cbnz	r3, 800682a <_strtod_l+0x7fa>
 8006824:	692b      	ldr	r3, [r5, #16]
 8006826:	2b01      	cmp	r3, #1
 8006828:	dd71      	ble.n	800690e <_strtod_l+0x8de>
 800682a:	4629      	mov	r1, r5
 800682c:	2201      	movs	r2, #1
 800682e:	4620      	mov	r0, r4
 8006830:	f002 f9de 	bl	8008bf0 <__lshift>
 8006834:	4631      	mov	r1, r6
 8006836:	4605      	mov	r5, r0
 8006838:	f002 fa4a 	bl	8008cd0 <__mcmp>
 800683c:	2800      	cmp	r0, #0
 800683e:	dd66      	ble.n	800690e <_strtod_l+0x8de>
 8006840:	9904      	ldr	r1, [sp, #16]
 8006842:	4a53      	ldr	r2, [pc, #332]	; (8006990 <_strtod_l+0x960>)
 8006844:	465b      	mov	r3, fp
 8006846:	2900      	cmp	r1, #0
 8006848:	f000 8081 	beq.w	800694e <_strtod_l+0x91e>
 800684c:	ea02 010b 	and.w	r1, r2, fp
 8006850:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006854:	dc7b      	bgt.n	800694e <_strtod_l+0x91e>
 8006856:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800685a:	f77f aea9 	ble.w	80065b0 <_strtod_l+0x580>
 800685e:	4b4d      	ldr	r3, [pc, #308]	; (8006994 <_strtod_l+0x964>)
 8006860:	4650      	mov	r0, sl
 8006862:	4659      	mov	r1, fp
 8006864:	2200      	movs	r2, #0
 8006866:	f7f9 fed7 	bl	8000618 <__aeabi_dmul>
 800686a:	460b      	mov	r3, r1
 800686c:	4303      	orrs	r3, r0
 800686e:	bf08      	it	eq
 8006870:	2322      	moveq	r3, #34	; 0x22
 8006872:	4682      	mov	sl, r0
 8006874:	468b      	mov	fp, r1
 8006876:	bf08      	it	eq
 8006878:	6023      	streq	r3, [r4, #0]
 800687a:	e62b      	b.n	80064d4 <_strtod_l+0x4a4>
 800687c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	ea03 0a0a 	and.w	sl, r3, sl
 8006888:	e6e3      	b.n	8006652 <_strtod_l+0x622>
 800688a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800688e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006892:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006896:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800689a:	fa01 f308 	lsl.w	r3, r1, r8
 800689e:	9308      	str	r3, [sp, #32]
 80068a0:	910d      	str	r1, [sp, #52]	; 0x34
 80068a2:	e746      	b.n	8006732 <_strtod_l+0x702>
 80068a4:	2300      	movs	r3, #0
 80068a6:	9308      	str	r3, [sp, #32]
 80068a8:	2301      	movs	r3, #1
 80068aa:	930d      	str	r3, [sp, #52]	; 0x34
 80068ac:	e741      	b.n	8006732 <_strtod_l+0x702>
 80068ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80068b0:	4642      	mov	r2, r8
 80068b2:	4620      	mov	r0, r4
 80068b4:	f002 f99c 	bl	8008bf0 <__lshift>
 80068b8:	9018      	str	r0, [sp, #96]	; 0x60
 80068ba:	2800      	cmp	r0, #0
 80068bc:	f47f af6b 	bne.w	8006796 <_strtod_l+0x766>
 80068c0:	e5fe      	b.n	80064c0 <_strtod_l+0x490>
 80068c2:	465f      	mov	r7, fp
 80068c4:	d16e      	bne.n	80069a4 <_strtod_l+0x974>
 80068c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80068cc:	b342      	cbz	r2, 8006920 <_strtod_l+0x8f0>
 80068ce:	4a32      	ldr	r2, [pc, #200]	; (8006998 <_strtod_l+0x968>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d128      	bne.n	8006926 <_strtod_l+0x8f6>
 80068d4:	9b04      	ldr	r3, [sp, #16]
 80068d6:	4651      	mov	r1, sl
 80068d8:	b1eb      	cbz	r3, 8006916 <_strtod_l+0x8e6>
 80068da:	4b2d      	ldr	r3, [pc, #180]	; (8006990 <_strtod_l+0x960>)
 80068dc:	403b      	ands	r3, r7
 80068de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80068e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068e6:	d819      	bhi.n	800691c <_strtod_l+0x8ec>
 80068e8:	0d1b      	lsrs	r3, r3, #20
 80068ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80068ee:	fa02 f303 	lsl.w	r3, r2, r3
 80068f2:	4299      	cmp	r1, r3
 80068f4:	d117      	bne.n	8006926 <_strtod_l+0x8f6>
 80068f6:	4b29      	ldr	r3, [pc, #164]	; (800699c <_strtod_l+0x96c>)
 80068f8:	429f      	cmp	r7, r3
 80068fa:	d102      	bne.n	8006902 <_strtod_l+0x8d2>
 80068fc:	3101      	adds	r1, #1
 80068fe:	f43f addf 	beq.w	80064c0 <_strtod_l+0x490>
 8006902:	4b23      	ldr	r3, [pc, #140]	; (8006990 <_strtod_l+0x960>)
 8006904:	403b      	ands	r3, r7
 8006906:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800690a:	f04f 0a00 	mov.w	sl, #0
 800690e:	9b04      	ldr	r3, [sp, #16]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1a4      	bne.n	800685e <_strtod_l+0x82e>
 8006914:	e5de      	b.n	80064d4 <_strtod_l+0x4a4>
 8006916:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800691a:	e7ea      	b.n	80068f2 <_strtod_l+0x8c2>
 800691c:	4613      	mov	r3, r2
 800691e:	e7e8      	b.n	80068f2 <_strtod_l+0x8c2>
 8006920:	ea53 030a 	orrs.w	r3, r3, sl
 8006924:	d08c      	beq.n	8006840 <_strtod_l+0x810>
 8006926:	9b08      	ldr	r3, [sp, #32]
 8006928:	b1db      	cbz	r3, 8006962 <_strtod_l+0x932>
 800692a:	423b      	tst	r3, r7
 800692c:	d0ef      	beq.n	800690e <_strtod_l+0x8de>
 800692e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006930:	9a04      	ldr	r2, [sp, #16]
 8006932:	4650      	mov	r0, sl
 8006934:	4659      	mov	r1, fp
 8006936:	b1c3      	cbz	r3, 800696a <_strtod_l+0x93a>
 8006938:	f7ff fb5c 	bl	8005ff4 <sulp>
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	ec51 0b18 	vmov	r0, r1, d8
 8006944:	f7f9 fcb2 	bl	80002ac <__adddf3>
 8006948:	4682      	mov	sl, r0
 800694a:	468b      	mov	fp, r1
 800694c:	e7df      	b.n	800690e <_strtod_l+0x8de>
 800694e:	4013      	ands	r3, r2
 8006950:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006954:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006958:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800695c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006960:	e7d5      	b.n	800690e <_strtod_l+0x8de>
 8006962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006964:	ea13 0f0a 	tst.w	r3, sl
 8006968:	e7e0      	b.n	800692c <_strtod_l+0x8fc>
 800696a:	f7ff fb43 	bl	8005ff4 <sulp>
 800696e:	4602      	mov	r2, r0
 8006970:	460b      	mov	r3, r1
 8006972:	ec51 0b18 	vmov	r0, r1, d8
 8006976:	f7f9 fc97 	bl	80002a8 <__aeabi_dsub>
 800697a:	2200      	movs	r2, #0
 800697c:	2300      	movs	r3, #0
 800697e:	4682      	mov	sl, r0
 8006980:	468b      	mov	fp, r1
 8006982:	f7fa f8b1 	bl	8000ae8 <__aeabi_dcmpeq>
 8006986:	2800      	cmp	r0, #0
 8006988:	d0c1      	beq.n	800690e <_strtod_l+0x8de>
 800698a:	e611      	b.n	80065b0 <_strtod_l+0x580>
 800698c:	fffffc02 	.word	0xfffffc02
 8006990:	7ff00000 	.word	0x7ff00000
 8006994:	39500000 	.word	0x39500000
 8006998:	000fffff 	.word	0x000fffff
 800699c:	7fefffff 	.word	0x7fefffff
 80069a0:	08009d90 	.word	0x08009d90
 80069a4:	4631      	mov	r1, r6
 80069a6:	4628      	mov	r0, r5
 80069a8:	f002 fb10 	bl	8008fcc <__ratio>
 80069ac:	ec59 8b10 	vmov	r8, r9, d0
 80069b0:	ee10 0a10 	vmov	r0, s0
 80069b4:	2200      	movs	r2, #0
 80069b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80069ba:	4649      	mov	r1, r9
 80069bc:	f7fa f8a8 	bl	8000b10 <__aeabi_dcmple>
 80069c0:	2800      	cmp	r0, #0
 80069c2:	d07a      	beq.n	8006aba <_strtod_l+0xa8a>
 80069c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d04a      	beq.n	8006a60 <_strtod_l+0xa30>
 80069ca:	4b95      	ldr	r3, [pc, #596]	; (8006c20 <_strtod_l+0xbf0>)
 80069cc:	2200      	movs	r2, #0
 80069ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80069d2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006c20 <_strtod_l+0xbf0>
 80069d6:	f04f 0800 	mov.w	r8, #0
 80069da:	4b92      	ldr	r3, [pc, #584]	; (8006c24 <_strtod_l+0xbf4>)
 80069dc:	403b      	ands	r3, r7
 80069de:	930d      	str	r3, [sp, #52]	; 0x34
 80069e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80069e2:	4b91      	ldr	r3, [pc, #580]	; (8006c28 <_strtod_l+0xbf8>)
 80069e4:	429a      	cmp	r2, r3
 80069e6:	f040 80b0 	bne.w	8006b4a <_strtod_l+0xb1a>
 80069ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069ee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80069f2:	ec4b ab10 	vmov	d0, sl, fp
 80069f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80069fa:	f002 fa0f 	bl	8008e1c <__ulp>
 80069fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006a02:	ec53 2b10 	vmov	r2, r3, d0
 8006a06:	f7f9 fe07 	bl	8000618 <__aeabi_dmul>
 8006a0a:	4652      	mov	r2, sl
 8006a0c:	465b      	mov	r3, fp
 8006a0e:	f7f9 fc4d 	bl	80002ac <__adddf3>
 8006a12:	460b      	mov	r3, r1
 8006a14:	4983      	ldr	r1, [pc, #524]	; (8006c24 <_strtod_l+0xbf4>)
 8006a16:	4a85      	ldr	r2, [pc, #532]	; (8006c2c <_strtod_l+0xbfc>)
 8006a18:	4019      	ands	r1, r3
 8006a1a:	4291      	cmp	r1, r2
 8006a1c:	4682      	mov	sl, r0
 8006a1e:	d960      	bls.n	8006ae2 <_strtod_l+0xab2>
 8006a20:	ee18 3a90 	vmov	r3, s17
 8006a24:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d104      	bne.n	8006a36 <_strtod_l+0xa06>
 8006a2c:	ee18 3a10 	vmov	r3, s16
 8006a30:	3301      	adds	r3, #1
 8006a32:	f43f ad45 	beq.w	80064c0 <_strtod_l+0x490>
 8006a36:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006c38 <_strtod_l+0xc08>
 8006a3a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006a3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006a40:	4620      	mov	r0, r4
 8006a42:	f001 feb9 	bl	80087b8 <_Bfree>
 8006a46:	9905      	ldr	r1, [sp, #20]
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f001 feb5 	bl	80087b8 <_Bfree>
 8006a4e:	4631      	mov	r1, r6
 8006a50:	4620      	mov	r0, r4
 8006a52:	f001 feb1 	bl	80087b8 <_Bfree>
 8006a56:	4629      	mov	r1, r5
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f001 fead 	bl	80087b8 <_Bfree>
 8006a5e:	e61a      	b.n	8006696 <_strtod_l+0x666>
 8006a60:	f1ba 0f00 	cmp.w	sl, #0
 8006a64:	d11b      	bne.n	8006a9e <_strtod_l+0xa6e>
 8006a66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a6a:	b9f3      	cbnz	r3, 8006aaa <_strtod_l+0xa7a>
 8006a6c:	4b6c      	ldr	r3, [pc, #432]	; (8006c20 <_strtod_l+0xbf0>)
 8006a6e:	2200      	movs	r2, #0
 8006a70:	4640      	mov	r0, r8
 8006a72:	4649      	mov	r1, r9
 8006a74:	f7fa f842 	bl	8000afc <__aeabi_dcmplt>
 8006a78:	b9d0      	cbnz	r0, 8006ab0 <_strtod_l+0xa80>
 8006a7a:	4640      	mov	r0, r8
 8006a7c:	4649      	mov	r1, r9
 8006a7e:	4b6c      	ldr	r3, [pc, #432]	; (8006c30 <_strtod_l+0xc00>)
 8006a80:	2200      	movs	r2, #0
 8006a82:	f7f9 fdc9 	bl	8000618 <__aeabi_dmul>
 8006a86:	4680      	mov	r8, r0
 8006a88:	4689      	mov	r9, r1
 8006a8a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006a8e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006a92:	9315      	str	r3, [sp, #84]	; 0x54
 8006a94:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006a98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006a9c:	e79d      	b.n	80069da <_strtod_l+0x9aa>
 8006a9e:	f1ba 0f01 	cmp.w	sl, #1
 8006aa2:	d102      	bne.n	8006aaa <_strtod_l+0xa7a>
 8006aa4:	2f00      	cmp	r7, #0
 8006aa6:	f43f ad83 	beq.w	80065b0 <_strtod_l+0x580>
 8006aaa:	4b62      	ldr	r3, [pc, #392]	; (8006c34 <_strtod_l+0xc04>)
 8006aac:	2200      	movs	r2, #0
 8006aae:	e78e      	b.n	80069ce <_strtod_l+0x99e>
 8006ab0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006c30 <_strtod_l+0xc00>
 8006ab4:	f04f 0800 	mov.w	r8, #0
 8006ab8:	e7e7      	b.n	8006a8a <_strtod_l+0xa5a>
 8006aba:	4b5d      	ldr	r3, [pc, #372]	; (8006c30 <_strtod_l+0xc00>)
 8006abc:	4640      	mov	r0, r8
 8006abe:	4649      	mov	r1, r9
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f7f9 fda9 	bl	8000618 <__aeabi_dmul>
 8006ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ac8:	4680      	mov	r8, r0
 8006aca:	4689      	mov	r9, r1
 8006acc:	b933      	cbnz	r3, 8006adc <_strtod_l+0xaac>
 8006ace:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006ad2:	900e      	str	r0, [sp, #56]	; 0x38
 8006ad4:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ad6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006ada:	e7dd      	b.n	8006a98 <_strtod_l+0xa68>
 8006adc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006ae0:	e7f9      	b.n	8006ad6 <_strtod_l+0xaa6>
 8006ae2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006ae6:	9b04      	ldr	r3, [sp, #16]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1a8      	bne.n	8006a3e <_strtod_l+0xa0e>
 8006aec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006af0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006af2:	0d1b      	lsrs	r3, r3, #20
 8006af4:	051b      	lsls	r3, r3, #20
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d1a1      	bne.n	8006a3e <_strtod_l+0xa0e>
 8006afa:	4640      	mov	r0, r8
 8006afc:	4649      	mov	r1, r9
 8006afe:	f7fa f8eb 	bl	8000cd8 <__aeabi_d2lz>
 8006b02:	f7f9 fd5b 	bl	80005bc <__aeabi_l2d>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	f7f9 fbcb 	bl	80002a8 <__aeabi_dsub>
 8006b12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b18:	ea43 030a 	orr.w	r3, r3, sl
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	4680      	mov	r8, r0
 8006b20:	4689      	mov	r9, r1
 8006b22:	d055      	beq.n	8006bd0 <_strtod_l+0xba0>
 8006b24:	a336      	add	r3, pc, #216	; (adr r3, 8006c00 <_strtod_l+0xbd0>)
 8006b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2a:	f7f9 ffe7 	bl	8000afc <__aeabi_dcmplt>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	f47f acd0 	bne.w	80064d4 <_strtod_l+0x4a4>
 8006b34:	a334      	add	r3, pc, #208	; (adr r3, 8006c08 <_strtod_l+0xbd8>)
 8006b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3a:	4640      	mov	r0, r8
 8006b3c:	4649      	mov	r1, r9
 8006b3e:	f7f9 fffb 	bl	8000b38 <__aeabi_dcmpgt>
 8006b42:	2800      	cmp	r0, #0
 8006b44:	f43f af7b 	beq.w	8006a3e <_strtod_l+0xa0e>
 8006b48:	e4c4      	b.n	80064d4 <_strtod_l+0x4a4>
 8006b4a:	9b04      	ldr	r3, [sp, #16]
 8006b4c:	b333      	cbz	r3, 8006b9c <_strtod_l+0xb6c>
 8006b4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b50:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006b54:	d822      	bhi.n	8006b9c <_strtod_l+0xb6c>
 8006b56:	a32e      	add	r3, pc, #184	; (adr r3, 8006c10 <_strtod_l+0xbe0>)
 8006b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5c:	4640      	mov	r0, r8
 8006b5e:	4649      	mov	r1, r9
 8006b60:	f7f9 ffd6 	bl	8000b10 <__aeabi_dcmple>
 8006b64:	b1a0      	cbz	r0, 8006b90 <_strtod_l+0xb60>
 8006b66:	4649      	mov	r1, r9
 8006b68:	4640      	mov	r0, r8
 8006b6a:	f7fa f82d 	bl	8000bc8 <__aeabi_d2uiz>
 8006b6e:	2801      	cmp	r0, #1
 8006b70:	bf38      	it	cc
 8006b72:	2001      	movcc	r0, #1
 8006b74:	f7f9 fcd6 	bl	8000524 <__aeabi_ui2d>
 8006b78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b7a:	4680      	mov	r8, r0
 8006b7c:	4689      	mov	r9, r1
 8006b7e:	bb23      	cbnz	r3, 8006bca <_strtod_l+0xb9a>
 8006b80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006b84:	9010      	str	r0, [sp, #64]	; 0x40
 8006b86:	9311      	str	r3, [sp, #68]	; 0x44
 8006b88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b94:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006b98:	1a9b      	subs	r3, r3, r2
 8006b9a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006ba0:	eeb0 0a48 	vmov.f32	s0, s16
 8006ba4:	eef0 0a68 	vmov.f32	s1, s17
 8006ba8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006bac:	f002 f936 	bl	8008e1c <__ulp>
 8006bb0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006bb4:	ec53 2b10 	vmov	r2, r3, d0
 8006bb8:	f7f9 fd2e 	bl	8000618 <__aeabi_dmul>
 8006bbc:	ec53 2b18 	vmov	r2, r3, d8
 8006bc0:	f7f9 fb74 	bl	80002ac <__adddf3>
 8006bc4:	4682      	mov	sl, r0
 8006bc6:	468b      	mov	fp, r1
 8006bc8:	e78d      	b.n	8006ae6 <_strtod_l+0xab6>
 8006bca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006bce:	e7db      	b.n	8006b88 <_strtod_l+0xb58>
 8006bd0:	a311      	add	r3, pc, #68	; (adr r3, 8006c18 <_strtod_l+0xbe8>)
 8006bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd6:	f7f9 ff91 	bl	8000afc <__aeabi_dcmplt>
 8006bda:	e7b2      	b.n	8006b42 <_strtod_l+0xb12>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	930a      	str	r3, [sp, #40]	; 0x28
 8006be0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006be2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006be4:	6013      	str	r3, [r2, #0]
 8006be6:	f7ff ba6b 	b.w	80060c0 <_strtod_l+0x90>
 8006bea:	2a65      	cmp	r2, #101	; 0x65
 8006bec:	f43f ab5f 	beq.w	80062ae <_strtod_l+0x27e>
 8006bf0:	2a45      	cmp	r2, #69	; 0x45
 8006bf2:	f43f ab5c 	beq.w	80062ae <_strtod_l+0x27e>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	f7ff bb94 	b.w	8006324 <_strtod_l+0x2f4>
 8006bfc:	f3af 8000 	nop.w
 8006c00:	94a03595 	.word	0x94a03595
 8006c04:	3fdfffff 	.word	0x3fdfffff
 8006c08:	35afe535 	.word	0x35afe535
 8006c0c:	3fe00000 	.word	0x3fe00000
 8006c10:	ffc00000 	.word	0xffc00000
 8006c14:	41dfffff 	.word	0x41dfffff
 8006c18:	94a03595 	.word	0x94a03595
 8006c1c:	3fcfffff 	.word	0x3fcfffff
 8006c20:	3ff00000 	.word	0x3ff00000
 8006c24:	7ff00000 	.word	0x7ff00000
 8006c28:	7fe00000 	.word	0x7fe00000
 8006c2c:	7c9fffff 	.word	0x7c9fffff
 8006c30:	3fe00000 	.word	0x3fe00000
 8006c34:	bff00000 	.word	0xbff00000
 8006c38:	7fefffff 	.word	0x7fefffff

08006c3c <_strtod_r>:
 8006c3c:	4b01      	ldr	r3, [pc, #4]	; (8006c44 <_strtod_r+0x8>)
 8006c3e:	f7ff b9f7 	b.w	8006030 <_strtod_l>
 8006c42:	bf00      	nop
 8006c44:	20000074 	.word	0x20000074

08006c48 <_strtol_l.constprop.0>:
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c4e:	d001      	beq.n	8006c54 <_strtol_l.constprop.0+0xc>
 8006c50:	2b24      	cmp	r3, #36	; 0x24
 8006c52:	d906      	bls.n	8006c62 <_strtol_l.constprop.0+0x1a>
 8006c54:	f7fe fa58 	bl	8005108 <__errno>
 8006c58:	2316      	movs	r3, #22
 8006c5a:	6003      	str	r3, [r0, #0]
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c62:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006d48 <_strtol_l.constprop.0+0x100>
 8006c66:	460d      	mov	r5, r1
 8006c68:	462e      	mov	r6, r5
 8006c6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c6e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006c72:	f017 0708 	ands.w	r7, r7, #8
 8006c76:	d1f7      	bne.n	8006c68 <_strtol_l.constprop.0+0x20>
 8006c78:	2c2d      	cmp	r4, #45	; 0x2d
 8006c7a:	d132      	bne.n	8006ce2 <_strtol_l.constprop.0+0x9a>
 8006c7c:	782c      	ldrb	r4, [r5, #0]
 8006c7e:	2701      	movs	r7, #1
 8006c80:	1cb5      	adds	r5, r6, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d05b      	beq.n	8006d3e <_strtol_l.constprop.0+0xf6>
 8006c86:	2b10      	cmp	r3, #16
 8006c88:	d109      	bne.n	8006c9e <_strtol_l.constprop.0+0x56>
 8006c8a:	2c30      	cmp	r4, #48	; 0x30
 8006c8c:	d107      	bne.n	8006c9e <_strtol_l.constprop.0+0x56>
 8006c8e:	782c      	ldrb	r4, [r5, #0]
 8006c90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006c94:	2c58      	cmp	r4, #88	; 0x58
 8006c96:	d14d      	bne.n	8006d34 <_strtol_l.constprop.0+0xec>
 8006c98:	786c      	ldrb	r4, [r5, #1]
 8006c9a:	2310      	movs	r3, #16
 8006c9c:	3502      	adds	r5, #2
 8006c9e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006ca2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006ca6:	f04f 0c00 	mov.w	ip, #0
 8006caa:	fbb8 f9f3 	udiv	r9, r8, r3
 8006cae:	4666      	mov	r6, ip
 8006cb0:	fb03 8a19 	mls	sl, r3, r9, r8
 8006cb4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006cb8:	f1be 0f09 	cmp.w	lr, #9
 8006cbc:	d816      	bhi.n	8006cec <_strtol_l.constprop.0+0xa4>
 8006cbe:	4674      	mov	r4, lr
 8006cc0:	42a3      	cmp	r3, r4
 8006cc2:	dd24      	ble.n	8006d0e <_strtol_l.constprop.0+0xc6>
 8006cc4:	f1bc 0f00 	cmp.w	ip, #0
 8006cc8:	db1e      	blt.n	8006d08 <_strtol_l.constprop.0+0xc0>
 8006cca:	45b1      	cmp	r9, r6
 8006ccc:	d31c      	bcc.n	8006d08 <_strtol_l.constprop.0+0xc0>
 8006cce:	d101      	bne.n	8006cd4 <_strtol_l.constprop.0+0x8c>
 8006cd0:	45a2      	cmp	sl, r4
 8006cd2:	db19      	blt.n	8006d08 <_strtol_l.constprop.0+0xc0>
 8006cd4:	fb06 4603 	mla	r6, r6, r3, r4
 8006cd8:	f04f 0c01 	mov.w	ip, #1
 8006cdc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ce0:	e7e8      	b.n	8006cb4 <_strtol_l.constprop.0+0x6c>
 8006ce2:	2c2b      	cmp	r4, #43	; 0x2b
 8006ce4:	bf04      	itt	eq
 8006ce6:	782c      	ldrbeq	r4, [r5, #0]
 8006ce8:	1cb5      	addeq	r5, r6, #2
 8006cea:	e7ca      	b.n	8006c82 <_strtol_l.constprop.0+0x3a>
 8006cec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006cf0:	f1be 0f19 	cmp.w	lr, #25
 8006cf4:	d801      	bhi.n	8006cfa <_strtol_l.constprop.0+0xb2>
 8006cf6:	3c37      	subs	r4, #55	; 0x37
 8006cf8:	e7e2      	b.n	8006cc0 <_strtol_l.constprop.0+0x78>
 8006cfa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006cfe:	f1be 0f19 	cmp.w	lr, #25
 8006d02:	d804      	bhi.n	8006d0e <_strtol_l.constprop.0+0xc6>
 8006d04:	3c57      	subs	r4, #87	; 0x57
 8006d06:	e7db      	b.n	8006cc0 <_strtol_l.constprop.0+0x78>
 8006d08:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8006d0c:	e7e6      	b.n	8006cdc <_strtol_l.constprop.0+0x94>
 8006d0e:	f1bc 0f00 	cmp.w	ip, #0
 8006d12:	da05      	bge.n	8006d20 <_strtol_l.constprop.0+0xd8>
 8006d14:	2322      	movs	r3, #34	; 0x22
 8006d16:	6003      	str	r3, [r0, #0]
 8006d18:	4646      	mov	r6, r8
 8006d1a:	b942      	cbnz	r2, 8006d2e <_strtol_l.constprop.0+0xe6>
 8006d1c:	4630      	mov	r0, r6
 8006d1e:	e79e      	b.n	8006c5e <_strtol_l.constprop.0+0x16>
 8006d20:	b107      	cbz	r7, 8006d24 <_strtol_l.constprop.0+0xdc>
 8006d22:	4276      	negs	r6, r6
 8006d24:	2a00      	cmp	r2, #0
 8006d26:	d0f9      	beq.n	8006d1c <_strtol_l.constprop.0+0xd4>
 8006d28:	f1bc 0f00 	cmp.w	ip, #0
 8006d2c:	d000      	beq.n	8006d30 <_strtol_l.constprop.0+0xe8>
 8006d2e:	1e69      	subs	r1, r5, #1
 8006d30:	6011      	str	r1, [r2, #0]
 8006d32:	e7f3      	b.n	8006d1c <_strtol_l.constprop.0+0xd4>
 8006d34:	2430      	movs	r4, #48	; 0x30
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1b1      	bne.n	8006c9e <_strtol_l.constprop.0+0x56>
 8006d3a:	2308      	movs	r3, #8
 8006d3c:	e7af      	b.n	8006c9e <_strtol_l.constprop.0+0x56>
 8006d3e:	2c30      	cmp	r4, #48	; 0x30
 8006d40:	d0a5      	beq.n	8006c8e <_strtol_l.constprop.0+0x46>
 8006d42:	230a      	movs	r3, #10
 8006d44:	e7ab      	b.n	8006c9e <_strtol_l.constprop.0+0x56>
 8006d46:	bf00      	nop
 8006d48:	08009db9 	.word	0x08009db9

08006d4c <_strtol_r>:
 8006d4c:	f7ff bf7c 	b.w	8006c48 <_strtol_l.constprop.0>

08006d50 <__swbuf_r>:
 8006d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d52:	460e      	mov	r6, r1
 8006d54:	4614      	mov	r4, r2
 8006d56:	4605      	mov	r5, r0
 8006d58:	b118      	cbz	r0, 8006d62 <__swbuf_r+0x12>
 8006d5a:	6983      	ldr	r3, [r0, #24]
 8006d5c:	b90b      	cbnz	r3, 8006d62 <__swbuf_r+0x12>
 8006d5e:	f001 f84b 	bl	8007df8 <__sinit>
 8006d62:	4b21      	ldr	r3, [pc, #132]	; (8006de8 <__swbuf_r+0x98>)
 8006d64:	429c      	cmp	r4, r3
 8006d66:	d12b      	bne.n	8006dc0 <__swbuf_r+0x70>
 8006d68:	686c      	ldr	r4, [r5, #4]
 8006d6a:	69a3      	ldr	r3, [r4, #24]
 8006d6c:	60a3      	str	r3, [r4, #8]
 8006d6e:	89a3      	ldrh	r3, [r4, #12]
 8006d70:	071a      	lsls	r2, r3, #28
 8006d72:	d52f      	bpl.n	8006dd4 <__swbuf_r+0x84>
 8006d74:	6923      	ldr	r3, [r4, #16]
 8006d76:	b36b      	cbz	r3, 8006dd4 <__swbuf_r+0x84>
 8006d78:	6923      	ldr	r3, [r4, #16]
 8006d7a:	6820      	ldr	r0, [r4, #0]
 8006d7c:	1ac0      	subs	r0, r0, r3
 8006d7e:	6963      	ldr	r3, [r4, #20]
 8006d80:	b2f6      	uxtb	r6, r6
 8006d82:	4283      	cmp	r3, r0
 8006d84:	4637      	mov	r7, r6
 8006d86:	dc04      	bgt.n	8006d92 <__swbuf_r+0x42>
 8006d88:	4621      	mov	r1, r4
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	f000 ffa0 	bl	8007cd0 <_fflush_r>
 8006d90:	bb30      	cbnz	r0, 8006de0 <__swbuf_r+0x90>
 8006d92:	68a3      	ldr	r3, [r4, #8]
 8006d94:	3b01      	subs	r3, #1
 8006d96:	60a3      	str	r3, [r4, #8]
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	6022      	str	r2, [r4, #0]
 8006d9e:	701e      	strb	r6, [r3, #0]
 8006da0:	6963      	ldr	r3, [r4, #20]
 8006da2:	3001      	adds	r0, #1
 8006da4:	4283      	cmp	r3, r0
 8006da6:	d004      	beq.n	8006db2 <__swbuf_r+0x62>
 8006da8:	89a3      	ldrh	r3, [r4, #12]
 8006daa:	07db      	lsls	r3, r3, #31
 8006dac:	d506      	bpl.n	8006dbc <__swbuf_r+0x6c>
 8006dae:	2e0a      	cmp	r6, #10
 8006db0:	d104      	bne.n	8006dbc <__swbuf_r+0x6c>
 8006db2:	4621      	mov	r1, r4
 8006db4:	4628      	mov	r0, r5
 8006db6:	f000 ff8b 	bl	8007cd0 <_fflush_r>
 8006dba:	b988      	cbnz	r0, 8006de0 <__swbuf_r+0x90>
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dc0:	4b0a      	ldr	r3, [pc, #40]	; (8006dec <__swbuf_r+0x9c>)
 8006dc2:	429c      	cmp	r4, r3
 8006dc4:	d101      	bne.n	8006dca <__swbuf_r+0x7a>
 8006dc6:	68ac      	ldr	r4, [r5, #8]
 8006dc8:	e7cf      	b.n	8006d6a <__swbuf_r+0x1a>
 8006dca:	4b09      	ldr	r3, [pc, #36]	; (8006df0 <__swbuf_r+0xa0>)
 8006dcc:	429c      	cmp	r4, r3
 8006dce:	bf08      	it	eq
 8006dd0:	68ec      	ldreq	r4, [r5, #12]
 8006dd2:	e7ca      	b.n	8006d6a <__swbuf_r+0x1a>
 8006dd4:	4621      	mov	r1, r4
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f000 f80c 	bl	8006df4 <__swsetup_r>
 8006ddc:	2800      	cmp	r0, #0
 8006dde:	d0cb      	beq.n	8006d78 <__swbuf_r+0x28>
 8006de0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006de4:	e7ea      	b.n	8006dbc <__swbuf_r+0x6c>
 8006de6:	bf00      	nop
 8006de8:	08009f6c 	.word	0x08009f6c
 8006dec:	08009f8c 	.word	0x08009f8c
 8006df0:	08009f4c 	.word	0x08009f4c

08006df4 <__swsetup_r>:
 8006df4:	4b32      	ldr	r3, [pc, #200]	; (8006ec0 <__swsetup_r+0xcc>)
 8006df6:	b570      	push	{r4, r5, r6, lr}
 8006df8:	681d      	ldr	r5, [r3, #0]
 8006dfa:	4606      	mov	r6, r0
 8006dfc:	460c      	mov	r4, r1
 8006dfe:	b125      	cbz	r5, 8006e0a <__swsetup_r+0x16>
 8006e00:	69ab      	ldr	r3, [r5, #24]
 8006e02:	b913      	cbnz	r3, 8006e0a <__swsetup_r+0x16>
 8006e04:	4628      	mov	r0, r5
 8006e06:	f000 fff7 	bl	8007df8 <__sinit>
 8006e0a:	4b2e      	ldr	r3, [pc, #184]	; (8006ec4 <__swsetup_r+0xd0>)
 8006e0c:	429c      	cmp	r4, r3
 8006e0e:	d10f      	bne.n	8006e30 <__swsetup_r+0x3c>
 8006e10:	686c      	ldr	r4, [r5, #4]
 8006e12:	89a3      	ldrh	r3, [r4, #12]
 8006e14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e18:	0719      	lsls	r1, r3, #28
 8006e1a:	d42c      	bmi.n	8006e76 <__swsetup_r+0x82>
 8006e1c:	06dd      	lsls	r5, r3, #27
 8006e1e:	d411      	bmi.n	8006e44 <__swsetup_r+0x50>
 8006e20:	2309      	movs	r3, #9
 8006e22:	6033      	str	r3, [r6, #0]
 8006e24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e28:	81a3      	strh	r3, [r4, #12]
 8006e2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e2e:	e03e      	b.n	8006eae <__swsetup_r+0xba>
 8006e30:	4b25      	ldr	r3, [pc, #148]	; (8006ec8 <__swsetup_r+0xd4>)
 8006e32:	429c      	cmp	r4, r3
 8006e34:	d101      	bne.n	8006e3a <__swsetup_r+0x46>
 8006e36:	68ac      	ldr	r4, [r5, #8]
 8006e38:	e7eb      	b.n	8006e12 <__swsetup_r+0x1e>
 8006e3a:	4b24      	ldr	r3, [pc, #144]	; (8006ecc <__swsetup_r+0xd8>)
 8006e3c:	429c      	cmp	r4, r3
 8006e3e:	bf08      	it	eq
 8006e40:	68ec      	ldreq	r4, [r5, #12]
 8006e42:	e7e6      	b.n	8006e12 <__swsetup_r+0x1e>
 8006e44:	0758      	lsls	r0, r3, #29
 8006e46:	d512      	bpl.n	8006e6e <__swsetup_r+0x7a>
 8006e48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e4a:	b141      	cbz	r1, 8006e5e <__swsetup_r+0x6a>
 8006e4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e50:	4299      	cmp	r1, r3
 8006e52:	d002      	beq.n	8006e5a <__swsetup_r+0x66>
 8006e54:	4630      	mov	r0, r6
 8006e56:	f002 f947 	bl	80090e8 <_free_r>
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	6363      	str	r3, [r4, #52]	; 0x34
 8006e5e:	89a3      	ldrh	r3, [r4, #12]
 8006e60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e64:	81a3      	strh	r3, [r4, #12]
 8006e66:	2300      	movs	r3, #0
 8006e68:	6063      	str	r3, [r4, #4]
 8006e6a:	6923      	ldr	r3, [r4, #16]
 8006e6c:	6023      	str	r3, [r4, #0]
 8006e6e:	89a3      	ldrh	r3, [r4, #12]
 8006e70:	f043 0308 	orr.w	r3, r3, #8
 8006e74:	81a3      	strh	r3, [r4, #12]
 8006e76:	6923      	ldr	r3, [r4, #16]
 8006e78:	b94b      	cbnz	r3, 8006e8e <__swsetup_r+0x9a>
 8006e7a:	89a3      	ldrh	r3, [r4, #12]
 8006e7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e84:	d003      	beq.n	8006e8e <__swsetup_r+0x9a>
 8006e86:	4621      	mov	r1, r4
 8006e88:	4630      	mov	r0, r6
 8006e8a:	f001 fbed 	bl	8008668 <__smakebuf_r>
 8006e8e:	89a0      	ldrh	r0, [r4, #12]
 8006e90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e94:	f010 0301 	ands.w	r3, r0, #1
 8006e98:	d00a      	beq.n	8006eb0 <__swsetup_r+0xbc>
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	60a3      	str	r3, [r4, #8]
 8006e9e:	6963      	ldr	r3, [r4, #20]
 8006ea0:	425b      	negs	r3, r3
 8006ea2:	61a3      	str	r3, [r4, #24]
 8006ea4:	6923      	ldr	r3, [r4, #16]
 8006ea6:	b943      	cbnz	r3, 8006eba <__swsetup_r+0xc6>
 8006ea8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006eac:	d1ba      	bne.n	8006e24 <__swsetup_r+0x30>
 8006eae:	bd70      	pop	{r4, r5, r6, pc}
 8006eb0:	0781      	lsls	r1, r0, #30
 8006eb2:	bf58      	it	pl
 8006eb4:	6963      	ldrpl	r3, [r4, #20]
 8006eb6:	60a3      	str	r3, [r4, #8]
 8006eb8:	e7f4      	b.n	8006ea4 <__swsetup_r+0xb0>
 8006eba:	2000      	movs	r0, #0
 8006ebc:	e7f7      	b.n	8006eae <__swsetup_r+0xba>
 8006ebe:	bf00      	nop
 8006ec0:	2000000c 	.word	0x2000000c
 8006ec4:	08009f6c 	.word	0x08009f6c
 8006ec8:	08009f8c 	.word	0x08009f8c
 8006ecc:	08009f4c 	.word	0x08009f4c

08006ed0 <quorem>:
 8006ed0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed4:	6903      	ldr	r3, [r0, #16]
 8006ed6:	690c      	ldr	r4, [r1, #16]
 8006ed8:	42a3      	cmp	r3, r4
 8006eda:	4607      	mov	r7, r0
 8006edc:	f2c0 8081 	blt.w	8006fe2 <quorem+0x112>
 8006ee0:	3c01      	subs	r4, #1
 8006ee2:	f101 0814 	add.w	r8, r1, #20
 8006ee6:	f100 0514 	add.w	r5, r0, #20
 8006eea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006eee:	9301      	str	r3, [sp, #4]
 8006ef0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ef4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ef8:	3301      	adds	r3, #1
 8006efa:	429a      	cmp	r2, r3
 8006efc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006f00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f04:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f08:	d331      	bcc.n	8006f6e <quorem+0x9e>
 8006f0a:	f04f 0e00 	mov.w	lr, #0
 8006f0e:	4640      	mov	r0, r8
 8006f10:	46ac      	mov	ip, r5
 8006f12:	46f2      	mov	sl, lr
 8006f14:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f18:	b293      	uxth	r3, r2
 8006f1a:	fb06 e303 	mla	r3, r6, r3, lr
 8006f1e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	ebaa 0303 	sub.w	r3, sl, r3
 8006f28:	f8dc a000 	ldr.w	sl, [ip]
 8006f2c:	0c12      	lsrs	r2, r2, #16
 8006f2e:	fa13 f38a 	uxtah	r3, r3, sl
 8006f32:	fb06 e202 	mla	r2, r6, r2, lr
 8006f36:	9300      	str	r3, [sp, #0]
 8006f38:	9b00      	ldr	r3, [sp, #0]
 8006f3a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f3e:	b292      	uxth	r2, r2
 8006f40:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f48:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f4c:	4581      	cmp	r9, r0
 8006f4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f52:	f84c 3b04 	str.w	r3, [ip], #4
 8006f56:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f5a:	d2db      	bcs.n	8006f14 <quorem+0x44>
 8006f5c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f60:	b92b      	cbnz	r3, 8006f6e <quorem+0x9e>
 8006f62:	9b01      	ldr	r3, [sp, #4]
 8006f64:	3b04      	subs	r3, #4
 8006f66:	429d      	cmp	r5, r3
 8006f68:	461a      	mov	r2, r3
 8006f6a:	d32e      	bcc.n	8006fca <quorem+0xfa>
 8006f6c:	613c      	str	r4, [r7, #16]
 8006f6e:	4638      	mov	r0, r7
 8006f70:	f001 feae 	bl	8008cd0 <__mcmp>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	db24      	blt.n	8006fc2 <quorem+0xf2>
 8006f78:	3601      	adds	r6, #1
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	f04f 0c00 	mov.w	ip, #0
 8006f80:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f84:	f8d0 e000 	ldr.w	lr, [r0]
 8006f88:	b293      	uxth	r3, r2
 8006f8a:	ebac 0303 	sub.w	r3, ip, r3
 8006f8e:	0c12      	lsrs	r2, r2, #16
 8006f90:	fa13 f38e 	uxtah	r3, r3, lr
 8006f94:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006f98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fa2:	45c1      	cmp	r9, r8
 8006fa4:	f840 3b04 	str.w	r3, [r0], #4
 8006fa8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006fac:	d2e8      	bcs.n	8006f80 <quorem+0xb0>
 8006fae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fb6:	b922      	cbnz	r2, 8006fc2 <quorem+0xf2>
 8006fb8:	3b04      	subs	r3, #4
 8006fba:	429d      	cmp	r5, r3
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	d30a      	bcc.n	8006fd6 <quorem+0x106>
 8006fc0:	613c      	str	r4, [r7, #16]
 8006fc2:	4630      	mov	r0, r6
 8006fc4:	b003      	add	sp, #12
 8006fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fca:	6812      	ldr	r2, [r2, #0]
 8006fcc:	3b04      	subs	r3, #4
 8006fce:	2a00      	cmp	r2, #0
 8006fd0:	d1cc      	bne.n	8006f6c <quorem+0x9c>
 8006fd2:	3c01      	subs	r4, #1
 8006fd4:	e7c7      	b.n	8006f66 <quorem+0x96>
 8006fd6:	6812      	ldr	r2, [r2, #0]
 8006fd8:	3b04      	subs	r3, #4
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	d1f0      	bne.n	8006fc0 <quorem+0xf0>
 8006fde:	3c01      	subs	r4, #1
 8006fe0:	e7eb      	b.n	8006fba <quorem+0xea>
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	e7ee      	b.n	8006fc4 <quorem+0xf4>
	...

08006fe8 <_dtoa_r>:
 8006fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fec:	ed2d 8b04 	vpush	{d8-d9}
 8006ff0:	ec57 6b10 	vmov	r6, r7, d0
 8006ff4:	b093      	sub	sp, #76	; 0x4c
 8006ff6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ff8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ffc:	9106      	str	r1, [sp, #24]
 8006ffe:	ee10 aa10 	vmov	sl, s0
 8007002:	4604      	mov	r4, r0
 8007004:	9209      	str	r2, [sp, #36]	; 0x24
 8007006:	930c      	str	r3, [sp, #48]	; 0x30
 8007008:	46bb      	mov	fp, r7
 800700a:	b975      	cbnz	r5, 800702a <_dtoa_r+0x42>
 800700c:	2010      	movs	r0, #16
 800700e:	f001 fb6b 	bl	80086e8 <malloc>
 8007012:	4602      	mov	r2, r0
 8007014:	6260      	str	r0, [r4, #36]	; 0x24
 8007016:	b920      	cbnz	r0, 8007022 <_dtoa_r+0x3a>
 8007018:	4ba7      	ldr	r3, [pc, #668]	; (80072b8 <_dtoa_r+0x2d0>)
 800701a:	21ea      	movs	r1, #234	; 0xea
 800701c:	48a7      	ldr	r0, [pc, #668]	; (80072bc <_dtoa_r+0x2d4>)
 800701e:	f002 fcd1 	bl	80099c4 <__assert_func>
 8007022:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007026:	6005      	str	r5, [r0, #0]
 8007028:	60c5      	str	r5, [r0, #12]
 800702a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800702c:	6819      	ldr	r1, [r3, #0]
 800702e:	b151      	cbz	r1, 8007046 <_dtoa_r+0x5e>
 8007030:	685a      	ldr	r2, [r3, #4]
 8007032:	604a      	str	r2, [r1, #4]
 8007034:	2301      	movs	r3, #1
 8007036:	4093      	lsls	r3, r2
 8007038:	608b      	str	r3, [r1, #8]
 800703a:	4620      	mov	r0, r4
 800703c:	f001 fbbc 	bl	80087b8 <_Bfree>
 8007040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007042:	2200      	movs	r2, #0
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	1e3b      	subs	r3, r7, #0
 8007048:	bfaa      	itet	ge
 800704a:	2300      	movge	r3, #0
 800704c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007050:	f8c8 3000 	strge.w	r3, [r8]
 8007054:	4b9a      	ldr	r3, [pc, #616]	; (80072c0 <_dtoa_r+0x2d8>)
 8007056:	bfbc      	itt	lt
 8007058:	2201      	movlt	r2, #1
 800705a:	f8c8 2000 	strlt.w	r2, [r8]
 800705e:	ea33 030b 	bics.w	r3, r3, fp
 8007062:	d11b      	bne.n	800709c <_dtoa_r+0xb4>
 8007064:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007066:	f242 730f 	movw	r3, #9999	; 0x270f
 800706a:	6013      	str	r3, [r2, #0]
 800706c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007070:	4333      	orrs	r3, r6
 8007072:	f000 8592 	beq.w	8007b9a <_dtoa_r+0xbb2>
 8007076:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007078:	b963      	cbnz	r3, 8007094 <_dtoa_r+0xac>
 800707a:	4b92      	ldr	r3, [pc, #584]	; (80072c4 <_dtoa_r+0x2dc>)
 800707c:	e022      	b.n	80070c4 <_dtoa_r+0xdc>
 800707e:	4b92      	ldr	r3, [pc, #584]	; (80072c8 <_dtoa_r+0x2e0>)
 8007080:	9301      	str	r3, [sp, #4]
 8007082:	3308      	adds	r3, #8
 8007084:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007086:	6013      	str	r3, [r2, #0]
 8007088:	9801      	ldr	r0, [sp, #4]
 800708a:	b013      	add	sp, #76	; 0x4c
 800708c:	ecbd 8b04 	vpop	{d8-d9}
 8007090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007094:	4b8b      	ldr	r3, [pc, #556]	; (80072c4 <_dtoa_r+0x2dc>)
 8007096:	9301      	str	r3, [sp, #4]
 8007098:	3303      	adds	r3, #3
 800709a:	e7f3      	b.n	8007084 <_dtoa_r+0x9c>
 800709c:	2200      	movs	r2, #0
 800709e:	2300      	movs	r3, #0
 80070a0:	4650      	mov	r0, sl
 80070a2:	4659      	mov	r1, fp
 80070a4:	f7f9 fd20 	bl	8000ae8 <__aeabi_dcmpeq>
 80070a8:	ec4b ab19 	vmov	d9, sl, fp
 80070ac:	4680      	mov	r8, r0
 80070ae:	b158      	cbz	r0, 80070c8 <_dtoa_r+0xe0>
 80070b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070b2:	2301      	movs	r3, #1
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f000 856b 	beq.w	8007b94 <_dtoa_r+0xbac>
 80070be:	4883      	ldr	r0, [pc, #524]	; (80072cc <_dtoa_r+0x2e4>)
 80070c0:	6018      	str	r0, [r3, #0]
 80070c2:	1e43      	subs	r3, r0, #1
 80070c4:	9301      	str	r3, [sp, #4]
 80070c6:	e7df      	b.n	8007088 <_dtoa_r+0xa0>
 80070c8:	ec4b ab10 	vmov	d0, sl, fp
 80070cc:	aa10      	add	r2, sp, #64	; 0x40
 80070ce:	a911      	add	r1, sp, #68	; 0x44
 80070d0:	4620      	mov	r0, r4
 80070d2:	f001 ff1f 	bl	8008f14 <__d2b>
 80070d6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80070da:	ee08 0a10 	vmov	s16, r0
 80070de:	2d00      	cmp	r5, #0
 80070e0:	f000 8084 	beq.w	80071ec <_dtoa_r+0x204>
 80070e4:	ee19 3a90 	vmov	r3, s19
 80070e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070ec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80070f0:	4656      	mov	r6, sl
 80070f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80070f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070fa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80070fe:	4b74      	ldr	r3, [pc, #464]	; (80072d0 <_dtoa_r+0x2e8>)
 8007100:	2200      	movs	r2, #0
 8007102:	4630      	mov	r0, r6
 8007104:	4639      	mov	r1, r7
 8007106:	f7f9 f8cf 	bl	80002a8 <__aeabi_dsub>
 800710a:	a365      	add	r3, pc, #404	; (adr r3, 80072a0 <_dtoa_r+0x2b8>)
 800710c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007110:	f7f9 fa82 	bl	8000618 <__aeabi_dmul>
 8007114:	a364      	add	r3, pc, #400	; (adr r3, 80072a8 <_dtoa_r+0x2c0>)
 8007116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800711a:	f7f9 f8c7 	bl	80002ac <__adddf3>
 800711e:	4606      	mov	r6, r0
 8007120:	4628      	mov	r0, r5
 8007122:	460f      	mov	r7, r1
 8007124:	f7f9 fa0e 	bl	8000544 <__aeabi_i2d>
 8007128:	a361      	add	r3, pc, #388	; (adr r3, 80072b0 <_dtoa_r+0x2c8>)
 800712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712e:	f7f9 fa73 	bl	8000618 <__aeabi_dmul>
 8007132:	4602      	mov	r2, r0
 8007134:	460b      	mov	r3, r1
 8007136:	4630      	mov	r0, r6
 8007138:	4639      	mov	r1, r7
 800713a:	f7f9 f8b7 	bl	80002ac <__adddf3>
 800713e:	4606      	mov	r6, r0
 8007140:	460f      	mov	r7, r1
 8007142:	f7f9 fd19 	bl	8000b78 <__aeabi_d2iz>
 8007146:	2200      	movs	r2, #0
 8007148:	9000      	str	r0, [sp, #0]
 800714a:	2300      	movs	r3, #0
 800714c:	4630      	mov	r0, r6
 800714e:	4639      	mov	r1, r7
 8007150:	f7f9 fcd4 	bl	8000afc <__aeabi_dcmplt>
 8007154:	b150      	cbz	r0, 800716c <_dtoa_r+0x184>
 8007156:	9800      	ldr	r0, [sp, #0]
 8007158:	f7f9 f9f4 	bl	8000544 <__aeabi_i2d>
 800715c:	4632      	mov	r2, r6
 800715e:	463b      	mov	r3, r7
 8007160:	f7f9 fcc2 	bl	8000ae8 <__aeabi_dcmpeq>
 8007164:	b910      	cbnz	r0, 800716c <_dtoa_r+0x184>
 8007166:	9b00      	ldr	r3, [sp, #0]
 8007168:	3b01      	subs	r3, #1
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	9b00      	ldr	r3, [sp, #0]
 800716e:	2b16      	cmp	r3, #22
 8007170:	d85a      	bhi.n	8007228 <_dtoa_r+0x240>
 8007172:	9a00      	ldr	r2, [sp, #0]
 8007174:	4b57      	ldr	r3, [pc, #348]	; (80072d4 <_dtoa_r+0x2ec>)
 8007176:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717e:	ec51 0b19 	vmov	r0, r1, d9
 8007182:	f7f9 fcbb 	bl	8000afc <__aeabi_dcmplt>
 8007186:	2800      	cmp	r0, #0
 8007188:	d050      	beq.n	800722c <_dtoa_r+0x244>
 800718a:	9b00      	ldr	r3, [sp, #0]
 800718c:	3b01      	subs	r3, #1
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	2300      	movs	r3, #0
 8007192:	930b      	str	r3, [sp, #44]	; 0x2c
 8007194:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007196:	1b5d      	subs	r5, r3, r5
 8007198:	1e6b      	subs	r3, r5, #1
 800719a:	9305      	str	r3, [sp, #20]
 800719c:	bf45      	ittet	mi
 800719e:	f1c5 0301 	rsbmi	r3, r5, #1
 80071a2:	9304      	strmi	r3, [sp, #16]
 80071a4:	2300      	movpl	r3, #0
 80071a6:	2300      	movmi	r3, #0
 80071a8:	bf4c      	ite	mi
 80071aa:	9305      	strmi	r3, [sp, #20]
 80071ac:	9304      	strpl	r3, [sp, #16]
 80071ae:	9b00      	ldr	r3, [sp, #0]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	db3d      	blt.n	8007230 <_dtoa_r+0x248>
 80071b4:	9b05      	ldr	r3, [sp, #20]
 80071b6:	9a00      	ldr	r2, [sp, #0]
 80071b8:	920a      	str	r2, [sp, #40]	; 0x28
 80071ba:	4413      	add	r3, r2
 80071bc:	9305      	str	r3, [sp, #20]
 80071be:	2300      	movs	r3, #0
 80071c0:	9307      	str	r3, [sp, #28]
 80071c2:	9b06      	ldr	r3, [sp, #24]
 80071c4:	2b09      	cmp	r3, #9
 80071c6:	f200 8089 	bhi.w	80072dc <_dtoa_r+0x2f4>
 80071ca:	2b05      	cmp	r3, #5
 80071cc:	bfc4      	itt	gt
 80071ce:	3b04      	subgt	r3, #4
 80071d0:	9306      	strgt	r3, [sp, #24]
 80071d2:	9b06      	ldr	r3, [sp, #24]
 80071d4:	f1a3 0302 	sub.w	r3, r3, #2
 80071d8:	bfcc      	ite	gt
 80071da:	2500      	movgt	r5, #0
 80071dc:	2501      	movle	r5, #1
 80071de:	2b03      	cmp	r3, #3
 80071e0:	f200 8087 	bhi.w	80072f2 <_dtoa_r+0x30a>
 80071e4:	e8df f003 	tbb	[pc, r3]
 80071e8:	59383a2d 	.word	0x59383a2d
 80071ec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80071f0:	441d      	add	r5, r3
 80071f2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80071f6:	2b20      	cmp	r3, #32
 80071f8:	bfc1      	itttt	gt
 80071fa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071fe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007202:	fa0b f303 	lslgt.w	r3, fp, r3
 8007206:	fa26 f000 	lsrgt.w	r0, r6, r0
 800720a:	bfda      	itte	le
 800720c:	f1c3 0320 	rsble	r3, r3, #32
 8007210:	fa06 f003 	lslle.w	r0, r6, r3
 8007214:	4318      	orrgt	r0, r3
 8007216:	f7f9 f985 	bl	8000524 <__aeabi_ui2d>
 800721a:	2301      	movs	r3, #1
 800721c:	4606      	mov	r6, r0
 800721e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007222:	3d01      	subs	r5, #1
 8007224:	930e      	str	r3, [sp, #56]	; 0x38
 8007226:	e76a      	b.n	80070fe <_dtoa_r+0x116>
 8007228:	2301      	movs	r3, #1
 800722a:	e7b2      	b.n	8007192 <_dtoa_r+0x1aa>
 800722c:	900b      	str	r0, [sp, #44]	; 0x2c
 800722e:	e7b1      	b.n	8007194 <_dtoa_r+0x1ac>
 8007230:	9b04      	ldr	r3, [sp, #16]
 8007232:	9a00      	ldr	r2, [sp, #0]
 8007234:	1a9b      	subs	r3, r3, r2
 8007236:	9304      	str	r3, [sp, #16]
 8007238:	4253      	negs	r3, r2
 800723a:	9307      	str	r3, [sp, #28]
 800723c:	2300      	movs	r3, #0
 800723e:	930a      	str	r3, [sp, #40]	; 0x28
 8007240:	e7bf      	b.n	80071c2 <_dtoa_r+0x1da>
 8007242:	2300      	movs	r3, #0
 8007244:	9308      	str	r3, [sp, #32]
 8007246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007248:	2b00      	cmp	r3, #0
 800724a:	dc55      	bgt.n	80072f8 <_dtoa_r+0x310>
 800724c:	2301      	movs	r3, #1
 800724e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007252:	461a      	mov	r2, r3
 8007254:	9209      	str	r2, [sp, #36]	; 0x24
 8007256:	e00c      	b.n	8007272 <_dtoa_r+0x28a>
 8007258:	2301      	movs	r3, #1
 800725a:	e7f3      	b.n	8007244 <_dtoa_r+0x25c>
 800725c:	2300      	movs	r3, #0
 800725e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007260:	9308      	str	r3, [sp, #32]
 8007262:	9b00      	ldr	r3, [sp, #0]
 8007264:	4413      	add	r3, r2
 8007266:	9302      	str	r3, [sp, #8]
 8007268:	3301      	adds	r3, #1
 800726a:	2b01      	cmp	r3, #1
 800726c:	9303      	str	r3, [sp, #12]
 800726e:	bfb8      	it	lt
 8007270:	2301      	movlt	r3, #1
 8007272:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007274:	2200      	movs	r2, #0
 8007276:	6042      	str	r2, [r0, #4]
 8007278:	2204      	movs	r2, #4
 800727a:	f102 0614 	add.w	r6, r2, #20
 800727e:	429e      	cmp	r6, r3
 8007280:	6841      	ldr	r1, [r0, #4]
 8007282:	d93d      	bls.n	8007300 <_dtoa_r+0x318>
 8007284:	4620      	mov	r0, r4
 8007286:	f001 fa57 	bl	8008738 <_Balloc>
 800728a:	9001      	str	r0, [sp, #4]
 800728c:	2800      	cmp	r0, #0
 800728e:	d13b      	bne.n	8007308 <_dtoa_r+0x320>
 8007290:	4b11      	ldr	r3, [pc, #68]	; (80072d8 <_dtoa_r+0x2f0>)
 8007292:	4602      	mov	r2, r0
 8007294:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007298:	e6c0      	b.n	800701c <_dtoa_r+0x34>
 800729a:	2301      	movs	r3, #1
 800729c:	e7df      	b.n	800725e <_dtoa_r+0x276>
 800729e:	bf00      	nop
 80072a0:	636f4361 	.word	0x636f4361
 80072a4:	3fd287a7 	.word	0x3fd287a7
 80072a8:	8b60c8b3 	.word	0x8b60c8b3
 80072ac:	3fc68a28 	.word	0x3fc68a28
 80072b0:	509f79fb 	.word	0x509f79fb
 80072b4:	3fd34413 	.word	0x3fd34413
 80072b8:	08009ec6 	.word	0x08009ec6
 80072bc:	08009edd 	.word	0x08009edd
 80072c0:	7ff00000 	.word	0x7ff00000
 80072c4:	08009ec2 	.word	0x08009ec2
 80072c8:	08009eb9 	.word	0x08009eb9
 80072cc:	08009d3d 	.word	0x08009d3d
 80072d0:	3ff80000 	.word	0x3ff80000
 80072d4:	0800a0b0 	.word	0x0800a0b0
 80072d8:	08009f38 	.word	0x08009f38
 80072dc:	2501      	movs	r5, #1
 80072de:	2300      	movs	r3, #0
 80072e0:	9306      	str	r3, [sp, #24]
 80072e2:	9508      	str	r5, [sp, #32]
 80072e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80072e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072ec:	2200      	movs	r2, #0
 80072ee:	2312      	movs	r3, #18
 80072f0:	e7b0      	b.n	8007254 <_dtoa_r+0x26c>
 80072f2:	2301      	movs	r3, #1
 80072f4:	9308      	str	r3, [sp, #32]
 80072f6:	e7f5      	b.n	80072e4 <_dtoa_r+0x2fc>
 80072f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072fe:	e7b8      	b.n	8007272 <_dtoa_r+0x28a>
 8007300:	3101      	adds	r1, #1
 8007302:	6041      	str	r1, [r0, #4]
 8007304:	0052      	lsls	r2, r2, #1
 8007306:	e7b8      	b.n	800727a <_dtoa_r+0x292>
 8007308:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800730a:	9a01      	ldr	r2, [sp, #4]
 800730c:	601a      	str	r2, [r3, #0]
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	2b0e      	cmp	r3, #14
 8007312:	f200 809d 	bhi.w	8007450 <_dtoa_r+0x468>
 8007316:	2d00      	cmp	r5, #0
 8007318:	f000 809a 	beq.w	8007450 <_dtoa_r+0x468>
 800731c:	9b00      	ldr	r3, [sp, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	dd32      	ble.n	8007388 <_dtoa_r+0x3a0>
 8007322:	4ab7      	ldr	r2, [pc, #732]	; (8007600 <_dtoa_r+0x618>)
 8007324:	f003 030f 	and.w	r3, r3, #15
 8007328:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800732c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007330:	9b00      	ldr	r3, [sp, #0]
 8007332:	05d8      	lsls	r0, r3, #23
 8007334:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007338:	d516      	bpl.n	8007368 <_dtoa_r+0x380>
 800733a:	4bb2      	ldr	r3, [pc, #712]	; (8007604 <_dtoa_r+0x61c>)
 800733c:	ec51 0b19 	vmov	r0, r1, d9
 8007340:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007344:	f7f9 fa92 	bl	800086c <__aeabi_ddiv>
 8007348:	f007 070f 	and.w	r7, r7, #15
 800734c:	4682      	mov	sl, r0
 800734e:	468b      	mov	fp, r1
 8007350:	2503      	movs	r5, #3
 8007352:	4eac      	ldr	r6, [pc, #688]	; (8007604 <_dtoa_r+0x61c>)
 8007354:	b957      	cbnz	r7, 800736c <_dtoa_r+0x384>
 8007356:	4642      	mov	r2, r8
 8007358:	464b      	mov	r3, r9
 800735a:	4650      	mov	r0, sl
 800735c:	4659      	mov	r1, fp
 800735e:	f7f9 fa85 	bl	800086c <__aeabi_ddiv>
 8007362:	4682      	mov	sl, r0
 8007364:	468b      	mov	fp, r1
 8007366:	e028      	b.n	80073ba <_dtoa_r+0x3d2>
 8007368:	2502      	movs	r5, #2
 800736a:	e7f2      	b.n	8007352 <_dtoa_r+0x36a>
 800736c:	07f9      	lsls	r1, r7, #31
 800736e:	d508      	bpl.n	8007382 <_dtoa_r+0x39a>
 8007370:	4640      	mov	r0, r8
 8007372:	4649      	mov	r1, r9
 8007374:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007378:	f7f9 f94e 	bl	8000618 <__aeabi_dmul>
 800737c:	3501      	adds	r5, #1
 800737e:	4680      	mov	r8, r0
 8007380:	4689      	mov	r9, r1
 8007382:	107f      	asrs	r7, r7, #1
 8007384:	3608      	adds	r6, #8
 8007386:	e7e5      	b.n	8007354 <_dtoa_r+0x36c>
 8007388:	f000 809b 	beq.w	80074c2 <_dtoa_r+0x4da>
 800738c:	9b00      	ldr	r3, [sp, #0]
 800738e:	4f9d      	ldr	r7, [pc, #628]	; (8007604 <_dtoa_r+0x61c>)
 8007390:	425e      	negs	r6, r3
 8007392:	4b9b      	ldr	r3, [pc, #620]	; (8007600 <_dtoa_r+0x618>)
 8007394:	f006 020f 	and.w	r2, r6, #15
 8007398:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800739c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a0:	ec51 0b19 	vmov	r0, r1, d9
 80073a4:	f7f9 f938 	bl	8000618 <__aeabi_dmul>
 80073a8:	1136      	asrs	r6, r6, #4
 80073aa:	4682      	mov	sl, r0
 80073ac:	468b      	mov	fp, r1
 80073ae:	2300      	movs	r3, #0
 80073b0:	2502      	movs	r5, #2
 80073b2:	2e00      	cmp	r6, #0
 80073b4:	d17a      	bne.n	80074ac <_dtoa_r+0x4c4>
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1d3      	bne.n	8007362 <_dtoa_r+0x37a>
 80073ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f000 8082 	beq.w	80074c6 <_dtoa_r+0x4de>
 80073c2:	4b91      	ldr	r3, [pc, #580]	; (8007608 <_dtoa_r+0x620>)
 80073c4:	2200      	movs	r2, #0
 80073c6:	4650      	mov	r0, sl
 80073c8:	4659      	mov	r1, fp
 80073ca:	f7f9 fb97 	bl	8000afc <__aeabi_dcmplt>
 80073ce:	2800      	cmp	r0, #0
 80073d0:	d079      	beq.n	80074c6 <_dtoa_r+0x4de>
 80073d2:	9b03      	ldr	r3, [sp, #12]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d076      	beq.n	80074c6 <_dtoa_r+0x4de>
 80073d8:	9b02      	ldr	r3, [sp, #8]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	dd36      	ble.n	800744c <_dtoa_r+0x464>
 80073de:	9b00      	ldr	r3, [sp, #0]
 80073e0:	4650      	mov	r0, sl
 80073e2:	4659      	mov	r1, fp
 80073e4:	1e5f      	subs	r7, r3, #1
 80073e6:	2200      	movs	r2, #0
 80073e8:	4b88      	ldr	r3, [pc, #544]	; (800760c <_dtoa_r+0x624>)
 80073ea:	f7f9 f915 	bl	8000618 <__aeabi_dmul>
 80073ee:	9e02      	ldr	r6, [sp, #8]
 80073f0:	4682      	mov	sl, r0
 80073f2:	468b      	mov	fp, r1
 80073f4:	3501      	adds	r5, #1
 80073f6:	4628      	mov	r0, r5
 80073f8:	f7f9 f8a4 	bl	8000544 <__aeabi_i2d>
 80073fc:	4652      	mov	r2, sl
 80073fe:	465b      	mov	r3, fp
 8007400:	f7f9 f90a 	bl	8000618 <__aeabi_dmul>
 8007404:	4b82      	ldr	r3, [pc, #520]	; (8007610 <_dtoa_r+0x628>)
 8007406:	2200      	movs	r2, #0
 8007408:	f7f8 ff50 	bl	80002ac <__adddf3>
 800740c:	46d0      	mov	r8, sl
 800740e:	46d9      	mov	r9, fp
 8007410:	4682      	mov	sl, r0
 8007412:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007416:	2e00      	cmp	r6, #0
 8007418:	d158      	bne.n	80074cc <_dtoa_r+0x4e4>
 800741a:	4b7e      	ldr	r3, [pc, #504]	; (8007614 <_dtoa_r+0x62c>)
 800741c:	2200      	movs	r2, #0
 800741e:	4640      	mov	r0, r8
 8007420:	4649      	mov	r1, r9
 8007422:	f7f8 ff41 	bl	80002a8 <__aeabi_dsub>
 8007426:	4652      	mov	r2, sl
 8007428:	465b      	mov	r3, fp
 800742a:	4680      	mov	r8, r0
 800742c:	4689      	mov	r9, r1
 800742e:	f7f9 fb83 	bl	8000b38 <__aeabi_dcmpgt>
 8007432:	2800      	cmp	r0, #0
 8007434:	f040 8295 	bne.w	8007962 <_dtoa_r+0x97a>
 8007438:	4652      	mov	r2, sl
 800743a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800743e:	4640      	mov	r0, r8
 8007440:	4649      	mov	r1, r9
 8007442:	f7f9 fb5b 	bl	8000afc <__aeabi_dcmplt>
 8007446:	2800      	cmp	r0, #0
 8007448:	f040 8289 	bne.w	800795e <_dtoa_r+0x976>
 800744c:	ec5b ab19 	vmov	sl, fp, d9
 8007450:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007452:	2b00      	cmp	r3, #0
 8007454:	f2c0 8148 	blt.w	80076e8 <_dtoa_r+0x700>
 8007458:	9a00      	ldr	r2, [sp, #0]
 800745a:	2a0e      	cmp	r2, #14
 800745c:	f300 8144 	bgt.w	80076e8 <_dtoa_r+0x700>
 8007460:	4b67      	ldr	r3, [pc, #412]	; (8007600 <_dtoa_r+0x618>)
 8007462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007466:	e9d3 8900 	ldrd	r8, r9, [r3]
 800746a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800746c:	2b00      	cmp	r3, #0
 800746e:	f280 80d5 	bge.w	800761c <_dtoa_r+0x634>
 8007472:	9b03      	ldr	r3, [sp, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	f300 80d1 	bgt.w	800761c <_dtoa_r+0x634>
 800747a:	f040 826f 	bne.w	800795c <_dtoa_r+0x974>
 800747e:	4b65      	ldr	r3, [pc, #404]	; (8007614 <_dtoa_r+0x62c>)
 8007480:	2200      	movs	r2, #0
 8007482:	4640      	mov	r0, r8
 8007484:	4649      	mov	r1, r9
 8007486:	f7f9 f8c7 	bl	8000618 <__aeabi_dmul>
 800748a:	4652      	mov	r2, sl
 800748c:	465b      	mov	r3, fp
 800748e:	f7f9 fb49 	bl	8000b24 <__aeabi_dcmpge>
 8007492:	9e03      	ldr	r6, [sp, #12]
 8007494:	4637      	mov	r7, r6
 8007496:	2800      	cmp	r0, #0
 8007498:	f040 8245 	bne.w	8007926 <_dtoa_r+0x93e>
 800749c:	9d01      	ldr	r5, [sp, #4]
 800749e:	2331      	movs	r3, #49	; 0x31
 80074a0:	f805 3b01 	strb.w	r3, [r5], #1
 80074a4:	9b00      	ldr	r3, [sp, #0]
 80074a6:	3301      	adds	r3, #1
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	e240      	b.n	800792e <_dtoa_r+0x946>
 80074ac:	07f2      	lsls	r2, r6, #31
 80074ae:	d505      	bpl.n	80074bc <_dtoa_r+0x4d4>
 80074b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074b4:	f7f9 f8b0 	bl	8000618 <__aeabi_dmul>
 80074b8:	3501      	adds	r5, #1
 80074ba:	2301      	movs	r3, #1
 80074bc:	1076      	asrs	r6, r6, #1
 80074be:	3708      	adds	r7, #8
 80074c0:	e777      	b.n	80073b2 <_dtoa_r+0x3ca>
 80074c2:	2502      	movs	r5, #2
 80074c4:	e779      	b.n	80073ba <_dtoa_r+0x3d2>
 80074c6:	9f00      	ldr	r7, [sp, #0]
 80074c8:	9e03      	ldr	r6, [sp, #12]
 80074ca:	e794      	b.n	80073f6 <_dtoa_r+0x40e>
 80074cc:	9901      	ldr	r1, [sp, #4]
 80074ce:	4b4c      	ldr	r3, [pc, #304]	; (8007600 <_dtoa_r+0x618>)
 80074d0:	4431      	add	r1, r6
 80074d2:	910d      	str	r1, [sp, #52]	; 0x34
 80074d4:	9908      	ldr	r1, [sp, #32]
 80074d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80074da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074de:	2900      	cmp	r1, #0
 80074e0:	d043      	beq.n	800756a <_dtoa_r+0x582>
 80074e2:	494d      	ldr	r1, [pc, #308]	; (8007618 <_dtoa_r+0x630>)
 80074e4:	2000      	movs	r0, #0
 80074e6:	f7f9 f9c1 	bl	800086c <__aeabi_ddiv>
 80074ea:	4652      	mov	r2, sl
 80074ec:	465b      	mov	r3, fp
 80074ee:	f7f8 fedb 	bl	80002a8 <__aeabi_dsub>
 80074f2:	9d01      	ldr	r5, [sp, #4]
 80074f4:	4682      	mov	sl, r0
 80074f6:	468b      	mov	fp, r1
 80074f8:	4649      	mov	r1, r9
 80074fa:	4640      	mov	r0, r8
 80074fc:	f7f9 fb3c 	bl	8000b78 <__aeabi_d2iz>
 8007500:	4606      	mov	r6, r0
 8007502:	f7f9 f81f 	bl	8000544 <__aeabi_i2d>
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	4640      	mov	r0, r8
 800750c:	4649      	mov	r1, r9
 800750e:	f7f8 fecb 	bl	80002a8 <__aeabi_dsub>
 8007512:	3630      	adds	r6, #48	; 0x30
 8007514:	f805 6b01 	strb.w	r6, [r5], #1
 8007518:	4652      	mov	r2, sl
 800751a:	465b      	mov	r3, fp
 800751c:	4680      	mov	r8, r0
 800751e:	4689      	mov	r9, r1
 8007520:	f7f9 faec 	bl	8000afc <__aeabi_dcmplt>
 8007524:	2800      	cmp	r0, #0
 8007526:	d163      	bne.n	80075f0 <_dtoa_r+0x608>
 8007528:	4642      	mov	r2, r8
 800752a:	464b      	mov	r3, r9
 800752c:	4936      	ldr	r1, [pc, #216]	; (8007608 <_dtoa_r+0x620>)
 800752e:	2000      	movs	r0, #0
 8007530:	f7f8 feba 	bl	80002a8 <__aeabi_dsub>
 8007534:	4652      	mov	r2, sl
 8007536:	465b      	mov	r3, fp
 8007538:	f7f9 fae0 	bl	8000afc <__aeabi_dcmplt>
 800753c:	2800      	cmp	r0, #0
 800753e:	f040 80b5 	bne.w	80076ac <_dtoa_r+0x6c4>
 8007542:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007544:	429d      	cmp	r5, r3
 8007546:	d081      	beq.n	800744c <_dtoa_r+0x464>
 8007548:	4b30      	ldr	r3, [pc, #192]	; (800760c <_dtoa_r+0x624>)
 800754a:	2200      	movs	r2, #0
 800754c:	4650      	mov	r0, sl
 800754e:	4659      	mov	r1, fp
 8007550:	f7f9 f862 	bl	8000618 <__aeabi_dmul>
 8007554:	4b2d      	ldr	r3, [pc, #180]	; (800760c <_dtoa_r+0x624>)
 8007556:	4682      	mov	sl, r0
 8007558:	468b      	mov	fp, r1
 800755a:	4640      	mov	r0, r8
 800755c:	4649      	mov	r1, r9
 800755e:	2200      	movs	r2, #0
 8007560:	f7f9 f85a 	bl	8000618 <__aeabi_dmul>
 8007564:	4680      	mov	r8, r0
 8007566:	4689      	mov	r9, r1
 8007568:	e7c6      	b.n	80074f8 <_dtoa_r+0x510>
 800756a:	4650      	mov	r0, sl
 800756c:	4659      	mov	r1, fp
 800756e:	f7f9 f853 	bl	8000618 <__aeabi_dmul>
 8007572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007574:	9d01      	ldr	r5, [sp, #4]
 8007576:	930f      	str	r3, [sp, #60]	; 0x3c
 8007578:	4682      	mov	sl, r0
 800757a:	468b      	mov	fp, r1
 800757c:	4649      	mov	r1, r9
 800757e:	4640      	mov	r0, r8
 8007580:	f7f9 fafa 	bl	8000b78 <__aeabi_d2iz>
 8007584:	4606      	mov	r6, r0
 8007586:	f7f8 ffdd 	bl	8000544 <__aeabi_i2d>
 800758a:	3630      	adds	r6, #48	; 0x30
 800758c:	4602      	mov	r2, r0
 800758e:	460b      	mov	r3, r1
 8007590:	4640      	mov	r0, r8
 8007592:	4649      	mov	r1, r9
 8007594:	f7f8 fe88 	bl	80002a8 <__aeabi_dsub>
 8007598:	f805 6b01 	strb.w	r6, [r5], #1
 800759c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800759e:	429d      	cmp	r5, r3
 80075a0:	4680      	mov	r8, r0
 80075a2:	4689      	mov	r9, r1
 80075a4:	f04f 0200 	mov.w	r2, #0
 80075a8:	d124      	bne.n	80075f4 <_dtoa_r+0x60c>
 80075aa:	4b1b      	ldr	r3, [pc, #108]	; (8007618 <_dtoa_r+0x630>)
 80075ac:	4650      	mov	r0, sl
 80075ae:	4659      	mov	r1, fp
 80075b0:	f7f8 fe7c 	bl	80002ac <__adddf3>
 80075b4:	4602      	mov	r2, r0
 80075b6:	460b      	mov	r3, r1
 80075b8:	4640      	mov	r0, r8
 80075ba:	4649      	mov	r1, r9
 80075bc:	f7f9 fabc 	bl	8000b38 <__aeabi_dcmpgt>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	d173      	bne.n	80076ac <_dtoa_r+0x6c4>
 80075c4:	4652      	mov	r2, sl
 80075c6:	465b      	mov	r3, fp
 80075c8:	4913      	ldr	r1, [pc, #76]	; (8007618 <_dtoa_r+0x630>)
 80075ca:	2000      	movs	r0, #0
 80075cc:	f7f8 fe6c 	bl	80002a8 <__aeabi_dsub>
 80075d0:	4602      	mov	r2, r0
 80075d2:	460b      	mov	r3, r1
 80075d4:	4640      	mov	r0, r8
 80075d6:	4649      	mov	r1, r9
 80075d8:	f7f9 fa90 	bl	8000afc <__aeabi_dcmplt>
 80075dc:	2800      	cmp	r0, #0
 80075de:	f43f af35 	beq.w	800744c <_dtoa_r+0x464>
 80075e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075e4:	1e6b      	subs	r3, r5, #1
 80075e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80075e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075ec:	2b30      	cmp	r3, #48	; 0x30
 80075ee:	d0f8      	beq.n	80075e2 <_dtoa_r+0x5fa>
 80075f0:	9700      	str	r7, [sp, #0]
 80075f2:	e049      	b.n	8007688 <_dtoa_r+0x6a0>
 80075f4:	4b05      	ldr	r3, [pc, #20]	; (800760c <_dtoa_r+0x624>)
 80075f6:	f7f9 f80f 	bl	8000618 <__aeabi_dmul>
 80075fa:	4680      	mov	r8, r0
 80075fc:	4689      	mov	r9, r1
 80075fe:	e7bd      	b.n	800757c <_dtoa_r+0x594>
 8007600:	0800a0b0 	.word	0x0800a0b0
 8007604:	0800a088 	.word	0x0800a088
 8007608:	3ff00000 	.word	0x3ff00000
 800760c:	40240000 	.word	0x40240000
 8007610:	401c0000 	.word	0x401c0000
 8007614:	40140000 	.word	0x40140000
 8007618:	3fe00000 	.word	0x3fe00000
 800761c:	9d01      	ldr	r5, [sp, #4]
 800761e:	4656      	mov	r6, sl
 8007620:	465f      	mov	r7, fp
 8007622:	4642      	mov	r2, r8
 8007624:	464b      	mov	r3, r9
 8007626:	4630      	mov	r0, r6
 8007628:	4639      	mov	r1, r7
 800762a:	f7f9 f91f 	bl	800086c <__aeabi_ddiv>
 800762e:	f7f9 faa3 	bl	8000b78 <__aeabi_d2iz>
 8007632:	4682      	mov	sl, r0
 8007634:	f7f8 ff86 	bl	8000544 <__aeabi_i2d>
 8007638:	4642      	mov	r2, r8
 800763a:	464b      	mov	r3, r9
 800763c:	f7f8 ffec 	bl	8000618 <__aeabi_dmul>
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	4630      	mov	r0, r6
 8007646:	4639      	mov	r1, r7
 8007648:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800764c:	f7f8 fe2c 	bl	80002a8 <__aeabi_dsub>
 8007650:	f805 6b01 	strb.w	r6, [r5], #1
 8007654:	9e01      	ldr	r6, [sp, #4]
 8007656:	9f03      	ldr	r7, [sp, #12]
 8007658:	1bae      	subs	r6, r5, r6
 800765a:	42b7      	cmp	r7, r6
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	d135      	bne.n	80076ce <_dtoa_r+0x6e6>
 8007662:	f7f8 fe23 	bl	80002ac <__adddf3>
 8007666:	4642      	mov	r2, r8
 8007668:	464b      	mov	r3, r9
 800766a:	4606      	mov	r6, r0
 800766c:	460f      	mov	r7, r1
 800766e:	f7f9 fa63 	bl	8000b38 <__aeabi_dcmpgt>
 8007672:	b9d0      	cbnz	r0, 80076aa <_dtoa_r+0x6c2>
 8007674:	4642      	mov	r2, r8
 8007676:	464b      	mov	r3, r9
 8007678:	4630      	mov	r0, r6
 800767a:	4639      	mov	r1, r7
 800767c:	f7f9 fa34 	bl	8000ae8 <__aeabi_dcmpeq>
 8007680:	b110      	cbz	r0, 8007688 <_dtoa_r+0x6a0>
 8007682:	f01a 0f01 	tst.w	sl, #1
 8007686:	d110      	bne.n	80076aa <_dtoa_r+0x6c2>
 8007688:	4620      	mov	r0, r4
 800768a:	ee18 1a10 	vmov	r1, s16
 800768e:	f001 f893 	bl	80087b8 <_Bfree>
 8007692:	2300      	movs	r3, #0
 8007694:	9800      	ldr	r0, [sp, #0]
 8007696:	702b      	strb	r3, [r5, #0]
 8007698:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800769a:	3001      	adds	r0, #1
 800769c:	6018      	str	r0, [r3, #0]
 800769e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f43f acf1 	beq.w	8007088 <_dtoa_r+0xa0>
 80076a6:	601d      	str	r5, [r3, #0]
 80076a8:	e4ee      	b.n	8007088 <_dtoa_r+0xa0>
 80076aa:	9f00      	ldr	r7, [sp, #0]
 80076ac:	462b      	mov	r3, r5
 80076ae:	461d      	mov	r5, r3
 80076b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076b4:	2a39      	cmp	r2, #57	; 0x39
 80076b6:	d106      	bne.n	80076c6 <_dtoa_r+0x6de>
 80076b8:	9a01      	ldr	r2, [sp, #4]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d1f7      	bne.n	80076ae <_dtoa_r+0x6c6>
 80076be:	9901      	ldr	r1, [sp, #4]
 80076c0:	2230      	movs	r2, #48	; 0x30
 80076c2:	3701      	adds	r7, #1
 80076c4:	700a      	strb	r2, [r1, #0]
 80076c6:	781a      	ldrb	r2, [r3, #0]
 80076c8:	3201      	adds	r2, #1
 80076ca:	701a      	strb	r2, [r3, #0]
 80076cc:	e790      	b.n	80075f0 <_dtoa_r+0x608>
 80076ce:	4ba6      	ldr	r3, [pc, #664]	; (8007968 <_dtoa_r+0x980>)
 80076d0:	2200      	movs	r2, #0
 80076d2:	f7f8 ffa1 	bl	8000618 <__aeabi_dmul>
 80076d6:	2200      	movs	r2, #0
 80076d8:	2300      	movs	r3, #0
 80076da:	4606      	mov	r6, r0
 80076dc:	460f      	mov	r7, r1
 80076de:	f7f9 fa03 	bl	8000ae8 <__aeabi_dcmpeq>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	d09d      	beq.n	8007622 <_dtoa_r+0x63a>
 80076e6:	e7cf      	b.n	8007688 <_dtoa_r+0x6a0>
 80076e8:	9a08      	ldr	r2, [sp, #32]
 80076ea:	2a00      	cmp	r2, #0
 80076ec:	f000 80d7 	beq.w	800789e <_dtoa_r+0x8b6>
 80076f0:	9a06      	ldr	r2, [sp, #24]
 80076f2:	2a01      	cmp	r2, #1
 80076f4:	f300 80ba 	bgt.w	800786c <_dtoa_r+0x884>
 80076f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076fa:	2a00      	cmp	r2, #0
 80076fc:	f000 80b2 	beq.w	8007864 <_dtoa_r+0x87c>
 8007700:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007704:	9e07      	ldr	r6, [sp, #28]
 8007706:	9d04      	ldr	r5, [sp, #16]
 8007708:	9a04      	ldr	r2, [sp, #16]
 800770a:	441a      	add	r2, r3
 800770c:	9204      	str	r2, [sp, #16]
 800770e:	9a05      	ldr	r2, [sp, #20]
 8007710:	2101      	movs	r1, #1
 8007712:	441a      	add	r2, r3
 8007714:	4620      	mov	r0, r4
 8007716:	9205      	str	r2, [sp, #20]
 8007718:	f001 f950 	bl	80089bc <__i2b>
 800771c:	4607      	mov	r7, r0
 800771e:	2d00      	cmp	r5, #0
 8007720:	dd0c      	ble.n	800773c <_dtoa_r+0x754>
 8007722:	9b05      	ldr	r3, [sp, #20]
 8007724:	2b00      	cmp	r3, #0
 8007726:	dd09      	ble.n	800773c <_dtoa_r+0x754>
 8007728:	42ab      	cmp	r3, r5
 800772a:	9a04      	ldr	r2, [sp, #16]
 800772c:	bfa8      	it	ge
 800772e:	462b      	movge	r3, r5
 8007730:	1ad2      	subs	r2, r2, r3
 8007732:	9204      	str	r2, [sp, #16]
 8007734:	9a05      	ldr	r2, [sp, #20]
 8007736:	1aed      	subs	r5, r5, r3
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	9305      	str	r3, [sp, #20]
 800773c:	9b07      	ldr	r3, [sp, #28]
 800773e:	b31b      	cbz	r3, 8007788 <_dtoa_r+0x7a0>
 8007740:	9b08      	ldr	r3, [sp, #32]
 8007742:	2b00      	cmp	r3, #0
 8007744:	f000 80af 	beq.w	80078a6 <_dtoa_r+0x8be>
 8007748:	2e00      	cmp	r6, #0
 800774a:	dd13      	ble.n	8007774 <_dtoa_r+0x78c>
 800774c:	4639      	mov	r1, r7
 800774e:	4632      	mov	r2, r6
 8007750:	4620      	mov	r0, r4
 8007752:	f001 f9f3 	bl	8008b3c <__pow5mult>
 8007756:	ee18 2a10 	vmov	r2, s16
 800775a:	4601      	mov	r1, r0
 800775c:	4607      	mov	r7, r0
 800775e:	4620      	mov	r0, r4
 8007760:	f001 f942 	bl	80089e8 <__multiply>
 8007764:	ee18 1a10 	vmov	r1, s16
 8007768:	4680      	mov	r8, r0
 800776a:	4620      	mov	r0, r4
 800776c:	f001 f824 	bl	80087b8 <_Bfree>
 8007770:	ee08 8a10 	vmov	s16, r8
 8007774:	9b07      	ldr	r3, [sp, #28]
 8007776:	1b9a      	subs	r2, r3, r6
 8007778:	d006      	beq.n	8007788 <_dtoa_r+0x7a0>
 800777a:	ee18 1a10 	vmov	r1, s16
 800777e:	4620      	mov	r0, r4
 8007780:	f001 f9dc 	bl	8008b3c <__pow5mult>
 8007784:	ee08 0a10 	vmov	s16, r0
 8007788:	2101      	movs	r1, #1
 800778a:	4620      	mov	r0, r4
 800778c:	f001 f916 	bl	80089bc <__i2b>
 8007790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007792:	2b00      	cmp	r3, #0
 8007794:	4606      	mov	r6, r0
 8007796:	f340 8088 	ble.w	80078aa <_dtoa_r+0x8c2>
 800779a:	461a      	mov	r2, r3
 800779c:	4601      	mov	r1, r0
 800779e:	4620      	mov	r0, r4
 80077a0:	f001 f9cc 	bl	8008b3c <__pow5mult>
 80077a4:	9b06      	ldr	r3, [sp, #24]
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	4606      	mov	r6, r0
 80077aa:	f340 8081 	ble.w	80078b0 <_dtoa_r+0x8c8>
 80077ae:	f04f 0800 	mov.w	r8, #0
 80077b2:	6933      	ldr	r3, [r6, #16]
 80077b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80077b8:	6918      	ldr	r0, [r3, #16]
 80077ba:	f001 f8af 	bl	800891c <__hi0bits>
 80077be:	f1c0 0020 	rsb	r0, r0, #32
 80077c2:	9b05      	ldr	r3, [sp, #20]
 80077c4:	4418      	add	r0, r3
 80077c6:	f010 001f 	ands.w	r0, r0, #31
 80077ca:	f000 8092 	beq.w	80078f2 <_dtoa_r+0x90a>
 80077ce:	f1c0 0320 	rsb	r3, r0, #32
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	f340 808a 	ble.w	80078ec <_dtoa_r+0x904>
 80077d8:	f1c0 001c 	rsb	r0, r0, #28
 80077dc:	9b04      	ldr	r3, [sp, #16]
 80077de:	4403      	add	r3, r0
 80077e0:	9304      	str	r3, [sp, #16]
 80077e2:	9b05      	ldr	r3, [sp, #20]
 80077e4:	4403      	add	r3, r0
 80077e6:	4405      	add	r5, r0
 80077e8:	9305      	str	r3, [sp, #20]
 80077ea:	9b04      	ldr	r3, [sp, #16]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	dd07      	ble.n	8007800 <_dtoa_r+0x818>
 80077f0:	ee18 1a10 	vmov	r1, s16
 80077f4:	461a      	mov	r2, r3
 80077f6:	4620      	mov	r0, r4
 80077f8:	f001 f9fa 	bl	8008bf0 <__lshift>
 80077fc:	ee08 0a10 	vmov	s16, r0
 8007800:	9b05      	ldr	r3, [sp, #20]
 8007802:	2b00      	cmp	r3, #0
 8007804:	dd05      	ble.n	8007812 <_dtoa_r+0x82a>
 8007806:	4631      	mov	r1, r6
 8007808:	461a      	mov	r2, r3
 800780a:	4620      	mov	r0, r4
 800780c:	f001 f9f0 	bl	8008bf0 <__lshift>
 8007810:	4606      	mov	r6, r0
 8007812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007814:	2b00      	cmp	r3, #0
 8007816:	d06e      	beq.n	80078f6 <_dtoa_r+0x90e>
 8007818:	ee18 0a10 	vmov	r0, s16
 800781c:	4631      	mov	r1, r6
 800781e:	f001 fa57 	bl	8008cd0 <__mcmp>
 8007822:	2800      	cmp	r0, #0
 8007824:	da67      	bge.n	80078f6 <_dtoa_r+0x90e>
 8007826:	9b00      	ldr	r3, [sp, #0]
 8007828:	3b01      	subs	r3, #1
 800782a:	ee18 1a10 	vmov	r1, s16
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	220a      	movs	r2, #10
 8007832:	2300      	movs	r3, #0
 8007834:	4620      	mov	r0, r4
 8007836:	f000 ffe1 	bl	80087fc <__multadd>
 800783a:	9b08      	ldr	r3, [sp, #32]
 800783c:	ee08 0a10 	vmov	s16, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 81b1 	beq.w	8007ba8 <_dtoa_r+0xbc0>
 8007846:	2300      	movs	r3, #0
 8007848:	4639      	mov	r1, r7
 800784a:	220a      	movs	r2, #10
 800784c:	4620      	mov	r0, r4
 800784e:	f000 ffd5 	bl	80087fc <__multadd>
 8007852:	9b02      	ldr	r3, [sp, #8]
 8007854:	2b00      	cmp	r3, #0
 8007856:	4607      	mov	r7, r0
 8007858:	f300 808e 	bgt.w	8007978 <_dtoa_r+0x990>
 800785c:	9b06      	ldr	r3, [sp, #24]
 800785e:	2b02      	cmp	r3, #2
 8007860:	dc51      	bgt.n	8007906 <_dtoa_r+0x91e>
 8007862:	e089      	b.n	8007978 <_dtoa_r+0x990>
 8007864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007866:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800786a:	e74b      	b.n	8007704 <_dtoa_r+0x71c>
 800786c:	9b03      	ldr	r3, [sp, #12]
 800786e:	1e5e      	subs	r6, r3, #1
 8007870:	9b07      	ldr	r3, [sp, #28]
 8007872:	42b3      	cmp	r3, r6
 8007874:	bfbf      	itttt	lt
 8007876:	9b07      	ldrlt	r3, [sp, #28]
 8007878:	9607      	strlt	r6, [sp, #28]
 800787a:	1af2      	sublt	r2, r6, r3
 800787c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800787e:	bfb6      	itet	lt
 8007880:	189b      	addlt	r3, r3, r2
 8007882:	1b9e      	subge	r6, r3, r6
 8007884:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007886:	9b03      	ldr	r3, [sp, #12]
 8007888:	bfb8      	it	lt
 800788a:	2600      	movlt	r6, #0
 800788c:	2b00      	cmp	r3, #0
 800788e:	bfb7      	itett	lt
 8007890:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007894:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007898:	1a9d      	sublt	r5, r3, r2
 800789a:	2300      	movlt	r3, #0
 800789c:	e734      	b.n	8007708 <_dtoa_r+0x720>
 800789e:	9e07      	ldr	r6, [sp, #28]
 80078a0:	9d04      	ldr	r5, [sp, #16]
 80078a2:	9f08      	ldr	r7, [sp, #32]
 80078a4:	e73b      	b.n	800771e <_dtoa_r+0x736>
 80078a6:	9a07      	ldr	r2, [sp, #28]
 80078a8:	e767      	b.n	800777a <_dtoa_r+0x792>
 80078aa:	9b06      	ldr	r3, [sp, #24]
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	dc18      	bgt.n	80078e2 <_dtoa_r+0x8fa>
 80078b0:	f1ba 0f00 	cmp.w	sl, #0
 80078b4:	d115      	bne.n	80078e2 <_dtoa_r+0x8fa>
 80078b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078ba:	b993      	cbnz	r3, 80078e2 <_dtoa_r+0x8fa>
 80078bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078c0:	0d1b      	lsrs	r3, r3, #20
 80078c2:	051b      	lsls	r3, r3, #20
 80078c4:	b183      	cbz	r3, 80078e8 <_dtoa_r+0x900>
 80078c6:	9b04      	ldr	r3, [sp, #16]
 80078c8:	3301      	adds	r3, #1
 80078ca:	9304      	str	r3, [sp, #16]
 80078cc:	9b05      	ldr	r3, [sp, #20]
 80078ce:	3301      	adds	r3, #1
 80078d0:	9305      	str	r3, [sp, #20]
 80078d2:	f04f 0801 	mov.w	r8, #1
 80078d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f47f af6a 	bne.w	80077b2 <_dtoa_r+0x7ca>
 80078de:	2001      	movs	r0, #1
 80078e0:	e76f      	b.n	80077c2 <_dtoa_r+0x7da>
 80078e2:	f04f 0800 	mov.w	r8, #0
 80078e6:	e7f6      	b.n	80078d6 <_dtoa_r+0x8ee>
 80078e8:	4698      	mov	r8, r3
 80078ea:	e7f4      	b.n	80078d6 <_dtoa_r+0x8ee>
 80078ec:	f43f af7d 	beq.w	80077ea <_dtoa_r+0x802>
 80078f0:	4618      	mov	r0, r3
 80078f2:	301c      	adds	r0, #28
 80078f4:	e772      	b.n	80077dc <_dtoa_r+0x7f4>
 80078f6:	9b03      	ldr	r3, [sp, #12]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	dc37      	bgt.n	800796c <_dtoa_r+0x984>
 80078fc:	9b06      	ldr	r3, [sp, #24]
 80078fe:	2b02      	cmp	r3, #2
 8007900:	dd34      	ble.n	800796c <_dtoa_r+0x984>
 8007902:	9b03      	ldr	r3, [sp, #12]
 8007904:	9302      	str	r3, [sp, #8]
 8007906:	9b02      	ldr	r3, [sp, #8]
 8007908:	b96b      	cbnz	r3, 8007926 <_dtoa_r+0x93e>
 800790a:	4631      	mov	r1, r6
 800790c:	2205      	movs	r2, #5
 800790e:	4620      	mov	r0, r4
 8007910:	f000 ff74 	bl	80087fc <__multadd>
 8007914:	4601      	mov	r1, r0
 8007916:	4606      	mov	r6, r0
 8007918:	ee18 0a10 	vmov	r0, s16
 800791c:	f001 f9d8 	bl	8008cd0 <__mcmp>
 8007920:	2800      	cmp	r0, #0
 8007922:	f73f adbb 	bgt.w	800749c <_dtoa_r+0x4b4>
 8007926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007928:	9d01      	ldr	r5, [sp, #4]
 800792a:	43db      	mvns	r3, r3
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	f04f 0800 	mov.w	r8, #0
 8007932:	4631      	mov	r1, r6
 8007934:	4620      	mov	r0, r4
 8007936:	f000 ff3f 	bl	80087b8 <_Bfree>
 800793a:	2f00      	cmp	r7, #0
 800793c:	f43f aea4 	beq.w	8007688 <_dtoa_r+0x6a0>
 8007940:	f1b8 0f00 	cmp.w	r8, #0
 8007944:	d005      	beq.n	8007952 <_dtoa_r+0x96a>
 8007946:	45b8      	cmp	r8, r7
 8007948:	d003      	beq.n	8007952 <_dtoa_r+0x96a>
 800794a:	4641      	mov	r1, r8
 800794c:	4620      	mov	r0, r4
 800794e:	f000 ff33 	bl	80087b8 <_Bfree>
 8007952:	4639      	mov	r1, r7
 8007954:	4620      	mov	r0, r4
 8007956:	f000 ff2f 	bl	80087b8 <_Bfree>
 800795a:	e695      	b.n	8007688 <_dtoa_r+0x6a0>
 800795c:	2600      	movs	r6, #0
 800795e:	4637      	mov	r7, r6
 8007960:	e7e1      	b.n	8007926 <_dtoa_r+0x93e>
 8007962:	9700      	str	r7, [sp, #0]
 8007964:	4637      	mov	r7, r6
 8007966:	e599      	b.n	800749c <_dtoa_r+0x4b4>
 8007968:	40240000 	.word	0x40240000
 800796c:	9b08      	ldr	r3, [sp, #32]
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 80ca 	beq.w	8007b08 <_dtoa_r+0xb20>
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	9302      	str	r3, [sp, #8]
 8007978:	2d00      	cmp	r5, #0
 800797a:	dd05      	ble.n	8007988 <_dtoa_r+0x9a0>
 800797c:	4639      	mov	r1, r7
 800797e:	462a      	mov	r2, r5
 8007980:	4620      	mov	r0, r4
 8007982:	f001 f935 	bl	8008bf0 <__lshift>
 8007986:	4607      	mov	r7, r0
 8007988:	f1b8 0f00 	cmp.w	r8, #0
 800798c:	d05b      	beq.n	8007a46 <_dtoa_r+0xa5e>
 800798e:	6879      	ldr	r1, [r7, #4]
 8007990:	4620      	mov	r0, r4
 8007992:	f000 fed1 	bl	8008738 <_Balloc>
 8007996:	4605      	mov	r5, r0
 8007998:	b928      	cbnz	r0, 80079a6 <_dtoa_r+0x9be>
 800799a:	4b87      	ldr	r3, [pc, #540]	; (8007bb8 <_dtoa_r+0xbd0>)
 800799c:	4602      	mov	r2, r0
 800799e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80079a2:	f7ff bb3b 	b.w	800701c <_dtoa_r+0x34>
 80079a6:	693a      	ldr	r2, [r7, #16]
 80079a8:	3202      	adds	r2, #2
 80079aa:	0092      	lsls	r2, r2, #2
 80079ac:	f107 010c 	add.w	r1, r7, #12
 80079b0:	300c      	adds	r0, #12
 80079b2:	f000 feb3 	bl	800871c <memcpy>
 80079b6:	2201      	movs	r2, #1
 80079b8:	4629      	mov	r1, r5
 80079ba:	4620      	mov	r0, r4
 80079bc:	f001 f918 	bl	8008bf0 <__lshift>
 80079c0:	9b01      	ldr	r3, [sp, #4]
 80079c2:	f103 0901 	add.w	r9, r3, #1
 80079c6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80079ca:	4413      	add	r3, r2
 80079cc:	9305      	str	r3, [sp, #20]
 80079ce:	f00a 0301 	and.w	r3, sl, #1
 80079d2:	46b8      	mov	r8, r7
 80079d4:	9304      	str	r3, [sp, #16]
 80079d6:	4607      	mov	r7, r0
 80079d8:	4631      	mov	r1, r6
 80079da:	ee18 0a10 	vmov	r0, s16
 80079de:	f7ff fa77 	bl	8006ed0 <quorem>
 80079e2:	4641      	mov	r1, r8
 80079e4:	9002      	str	r0, [sp, #8]
 80079e6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80079ea:	ee18 0a10 	vmov	r0, s16
 80079ee:	f001 f96f 	bl	8008cd0 <__mcmp>
 80079f2:	463a      	mov	r2, r7
 80079f4:	9003      	str	r0, [sp, #12]
 80079f6:	4631      	mov	r1, r6
 80079f8:	4620      	mov	r0, r4
 80079fa:	f001 f985 	bl	8008d08 <__mdiff>
 80079fe:	68c2      	ldr	r2, [r0, #12]
 8007a00:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8007a04:	4605      	mov	r5, r0
 8007a06:	bb02      	cbnz	r2, 8007a4a <_dtoa_r+0xa62>
 8007a08:	4601      	mov	r1, r0
 8007a0a:	ee18 0a10 	vmov	r0, s16
 8007a0e:	f001 f95f 	bl	8008cd0 <__mcmp>
 8007a12:	4602      	mov	r2, r0
 8007a14:	4629      	mov	r1, r5
 8007a16:	4620      	mov	r0, r4
 8007a18:	9207      	str	r2, [sp, #28]
 8007a1a:	f000 fecd 	bl	80087b8 <_Bfree>
 8007a1e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007a22:	ea43 0102 	orr.w	r1, r3, r2
 8007a26:	9b04      	ldr	r3, [sp, #16]
 8007a28:	430b      	orrs	r3, r1
 8007a2a:	464d      	mov	r5, r9
 8007a2c:	d10f      	bne.n	8007a4e <_dtoa_r+0xa66>
 8007a2e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a32:	d02a      	beq.n	8007a8a <_dtoa_r+0xaa2>
 8007a34:	9b03      	ldr	r3, [sp, #12]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	dd02      	ble.n	8007a40 <_dtoa_r+0xa58>
 8007a3a:	9b02      	ldr	r3, [sp, #8]
 8007a3c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007a40:	f88b a000 	strb.w	sl, [fp]
 8007a44:	e775      	b.n	8007932 <_dtoa_r+0x94a>
 8007a46:	4638      	mov	r0, r7
 8007a48:	e7ba      	b.n	80079c0 <_dtoa_r+0x9d8>
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	e7e2      	b.n	8007a14 <_dtoa_r+0xa2c>
 8007a4e:	9b03      	ldr	r3, [sp, #12]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	db04      	blt.n	8007a5e <_dtoa_r+0xa76>
 8007a54:	9906      	ldr	r1, [sp, #24]
 8007a56:	430b      	orrs	r3, r1
 8007a58:	9904      	ldr	r1, [sp, #16]
 8007a5a:	430b      	orrs	r3, r1
 8007a5c:	d122      	bne.n	8007aa4 <_dtoa_r+0xabc>
 8007a5e:	2a00      	cmp	r2, #0
 8007a60:	ddee      	ble.n	8007a40 <_dtoa_r+0xa58>
 8007a62:	ee18 1a10 	vmov	r1, s16
 8007a66:	2201      	movs	r2, #1
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f001 f8c1 	bl	8008bf0 <__lshift>
 8007a6e:	4631      	mov	r1, r6
 8007a70:	ee08 0a10 	vmov	s16, r0
 8007a74:	f001 f92c 	bl	8008cd0 <__mcmp>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	dc03      	bgt.n	8007a84 <_dtoa_r+0xa9c>
 8007a7c:	d1e0      	bne.n	8007a40 <_dtoa_r+0xa58>
 8007a7e:	f01a 0f01 	tst.w	sl, #1
 8007a82:	d0dd      	beq.n	8007a40 <_dtoa_r+0xa58>
 8007a84:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a88:	d1d7      	bne.n	8007a3a <_dtoa_r+0xa52>
 8007a8a:	2339      	movs	r3, #57	; 0x39
 8007a8c:	f88b 3000 	strb.w	r3, [fp]
 8007a90:	462b      	mov	r3, r5
 8007a92:	461d      	mov	r5, r3
 8007a94:	3b01      	subs	r3, #1
 8007a96:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a9a:	2a39      	cmp	r2, #57	; 0x39
 8007a9c:	d071      	beq.n	8007b82 <_dtoa_r+0xb9a>
 8007a9e:	3201      	adds	r2, #1
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	e746      	b.n	8007932 <_dtoa_r+0x94a>
 8007aa4:	2a00      	cmp	r2, #0
 8007aa6:	dd07      	ble.n	8007ab8 <_dtoa_r+0xad0>
 8007aa8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007aac:	d0ed      	beq.n	8007a8a <_dtoa_r+0xaa2>
 8007aae:	f10a 0301 	add.w	r3, sl, #1
 8007ab2:	f88b 3000 	strb.w	r3, [fp]
 8007ab6:	e73c      	b.n	8007932 <_dtoa_r+0x94a>
 8007ab8:	9b05      	ldr	r3, [sp, #20]
 8007aba:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007abe:	4599      	cmp	r9, r3
 8007ac0:	d047      	beq.n	8007b52 <_dtoa_r+0xb6a>
 8007ac2:	ee18 1a10 	vmov	r1, s16
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	220a      	movs	r2, #10
 8007aca:	4620      	mov	r0, r4
 8007acc:	f000 fe96 	bl	80087fc <__multadd>
 8007ad0:	45b8      	cmp	r8, r7
 8007ad2:	ee08 0a10 	vmov	s16, r0
 8007ad6:	f04f 0300 	mov.w	r3, #0
 8007ada:	f04f 020a 	mov.w	r2, #10
 8007ade:	4641      	mov	r1, r8
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	d106      	bne.n	8007af2 <_dtoa_r+0xb0a>
 8007ae4:	f000 fe8a 	bl	80087fc <__multadd>
 8007ae8:	4680      	mov	r8, r0
 8007aea:	4607      	mov	r7, r0
 8007aec:	f109 0901 	add.w	r9, r9, #1
 8007af0:	e772      	b.n	80079d8 <_dtoa_r+0x9f0>
 8007af2:	f000 fe83 	bl	80087fc <__multadd>
 8007af6:	4639      	mov	r1, r7
 8007af8:	4680      	mov	r8, r0
 8007afa:	2300      	movs	r3, #0
 8007afc:	220a      	movs	r2, #10
 8007afe:	4620      	mov	r0, r4
 8007b00:	f000 fe7c 	bl	80087fc <__multadd>
 8007b04:	4607      	mov	r7, r0
 8007b06:	e7f1      	b.n	8007aec <_dtoa_r+0xb04>
 8007b08:	9b03      	ldr	r3, [sp, #12]
 8007b0a:	9302      	str	r3, [sp, #8]
 8007b0c:	9d01      	ldr	r5, [sp, #4]
 8007b0e:	ee18 0a10 	vmov	r0, s16
 8007b12:	4631      	mov	r1, r6
 8007b14:	f7ff f9dc 	bl	8006ed0 <quorem>
 8007b18:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007b1c:	9b01      	ldr	r3, [sp, #4]
 8007b1e:	f805 ab01 	strb.w	sl, [r5], #1
 8007b22:	1aea      	subs	r2, r5, r3
 8007b24:	9b02      	ldr	r3, [sp, #8]
 8007b26:	4293      	cmp	r3, r2
 8007b28:	dd09      	ble.n	8007b3e <_dtoa_r+0xb56>
 8007b2a:	ee18 1a10 	vmov	r1, s16
 8007b2e:	2300      	movs	r3, #0
 8007b30:	220a      	movs	r2, #10
 8007b32:	4620      	mov	r0, r4
 8007b34:	f000 fe62 	bl	80087fc <__multadd>
 8007b38:	ee08 0a10 	vmov	s16, r0
 8007b3c:	e7e7      	b.n	8007b0e <_dtoa_r+0xb26>
 8007b3e:	9b02      	ldr	r3, [sp, #8]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	bfc8      	it	gt
 8007b44:	461d      	movgt	r5, r3
 8007b46:	9b01      	ldr	r3, [sp, #4]
 8007b48:	bfd8      	it	le
 8007b4a:	2501      	movle	r5, #1
 8007b4c:	441d      	add	r5, r3
 8007b4e:	f04f 0800 	mov.w	r8, #0
 8007b52:	ee18 1a10 	vmov	r1, s16
 8007b56:	2201      	movs	r2, #1
 8007b58:	4620      	mov	r0, r4
 8007b5a:	f001 f849 	bl	8008bf0 <__lshift>
 8007b5e:	4631      	mov	r1, r6
 8007b60:	ee08 0a10 	vmov	s16, r0
 8007b64:	f001 f8b4 	bl	8008cd0 <__mcmp>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	dc91      	bgt.n	8007a90 <_dtoa_r+0xaa8>
 8007b6c:	d102      	bne.n	8007b74 <_dtoa_r+0xb8c>
 8007b6e:	f01a 0f01 	tst.w	sl, #1
 8007b72:	d18d      	bne.n	8007a90 <_dtoa_r+0xaa8>
 8007b74:	462b      	mov	r3, r5
 8007b76:	461d      	mov	r5, r3
 8007b78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b7c:	2a30      	cmp	r2, #48	; 0x30
 8007b7e:	d0fa      	beq.n	8007b76 <_dtoa_r+0xb8e>
 8007b80:	e6d7      	b.n	8007932 <_dtoa_r+0x94a>
 8007b82:	9a01      	ldr	r2, [sp, #4]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d184      	bne.n	8007a92 <_dtoa_r+0xaaa>
 8007b88:	9b00      	ldr	r3, [sp, #0]
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	2331      	movs	r3, #49	; 0x31
 8007b90:	7013      	strb	r3, [r2, #0]
 8007b92:	e6ce      	b.n	8007932 <_dtoa_r+0x94a>
 8007b94:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <_dtoa_r+0xbd4>)
 8007b96:	f7ff ba95 	b.w	80070c4 <_dtoa_r+0xdc>
 8007b9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f47f aa6e 	bne.w	800707e <_dtoa_r+0x96>
 8007ba2:	4b07      	ldr	r3, [pc, #28]	; (8007bc0 <_dtoa_r+0xbd8>)
 8007ba4:	f7ff ba8e 	b.w	80070c4 <_dtoa_r+0xdc>
 8007ba8:	9b02      	ldr	r3, [sp, #8]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	dcae      	bgt.n	8007b0c <_dtoa_r+0xb24>
 8007bae:	9b06      	ldr	r3, [sp, #24]
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	f73f aea8 	bgt.w	8007906 <_dtoa_r+0x91e>
 8007bb6:	e7a9      	b.n	8007b0c <_dtoa_r+0xb24>
 8007bb8:	08009f38 	.word	0x08009f38
 8007bbc:	08009d3c 	.word	0x08009d3c
 8007bc0:	08009eb9 	.word	0x08009eb9

08007bc4 <__sflush_r>:
 8007bc4:	898a      	ldrh	r2, [r1, #12]
 8007bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bca:	4605      	mov	r5, r0
 8007bcc:	0710      	lsls	r0, r2, #28
 8007bce:	460c      	mov	r4, r1
 8007bd0:	d458      	bmi.n	8007c84 <__sflush_r+0xc0>
 8007bd2:	684b      	ldr	r3, [r1, #4]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dc05      	bgt.n	8007be4 <__sflush_r+0x20>
 8007bd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	dc02      	bgt.n	8007be4 <__sflush_r+0x20>
 8007bde:	2000      	movs	r0, #0
 8007be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007be4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007be6:	2e00      	cmp	r6, #0
 8007be8:	d0f9      	beq.n	8007bde <__sflush_r+0x1a>
 8007bea:	2300      	movs	r3, #0
 8007bec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007bf0:	682f      	ldr	r7, [r5, #0]
 8007bf2:	602b      	str	r3, [r5, #0]
 8007bf4:	d032      	beq.n	8007c5c <__sflush_r+0x98>
 8007bf6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007bf8:	89a3      	ldrh	r3, [r4, #12]
 8007bfa:	075a      	lsls	r2, r3, #29
 8007bfc:	d505      	bpl.n	8007c0a <__sflush_r+0x46>
 8007bfe:	6863      	ldr	r3, [r4, #4]
 8007c00:	1ac0      	subs	r0, r0, r3
 8007c02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c04:	b10b      	cbz	r3, 8007c0a <__sflush_r+0x46>
 8007c06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c08:	1ac0      	subs	r0, r0, r3
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c10:	6a21      	ldr	r1, [r4, #32]
 8007c12:	4628      	mov	r0, r5
 8007c14:	47b0      	blx	r6
 8007c16:	1c43      	adds	r3, r0, #1
 8007c18:	89a3      	ldrh	r3, [r4, #12]
 8007c1a:	d106      	bne.n	8007c2a <__sflush_r+0x66>
 8007c1c:	6829      	ldr	r1, [r5, #0]
 8007c1e:	291d      	cmp	r1, #29
 8007c20:	d82c      	bhi.n	8007c7c <__sflush_r+0xb8>
 8007c22:	4a2a      	ldr	r2, [pc, #168]	; (8007ccc <__sflush_r+0x108>)
 8007c24:	40ca      	lsrs	r2, r1
 8007c26:	07d6      	lsls	r6, r2, #31
 8007c28:	d528      	bpl.n	8007c7c <__sflush_r+0xb8>
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	6062      	str	r2, [r4, #4]
 8007c2e:	04d9      	lsls	r1, r3, #19
 8007c30:	6922      	ldr	r2, [r4, #16]
 8007c32:	6022      	str	r2, [r4, #0]
 8007c34:	d504      	bpl.n	8007c40 <__sflush_r+0x7c>
 8007c36:	1c42      	adds	r2, r0, #1
 8007c38:	d101      	bne.n	8007c3e <__sflush_r+0x7a>
 8007c3a:	682b      	ldr	r3, [r5, #0]
 8007c3c:	b903      	cbnz	r3, 8007c40 <__sflush_r+0x7c>
 8007c3e:	6560      	str	r0, [r4, #84]	; 0x54
 8007c40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c42:	602f      	str	r7, [r5, #0]
 8007c44:	2900      	cmp	r1, #0
 8007c46:	d0ca      	beq.n	8007bde <__sflush_r+0x1a>
 8007c48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c4c:	4299      	cmp	r1, r3
 8007c4e:	d002      	beq.n	8007c56 <__sflush_r+0x92>
 8007c50:	4628      	mov	r0, r5
 8007c52:	f001 fa49 	bl	80090e8 <_free_r>
 8007c56:	2000      	movs	r0, #0
 8007c58:	6360      	str	r0, [r4, #52]	; 0x34
 8007c5a:	e7c1      	b.n	8007be0 <__sflush_r+0x1c>
 8007c5c:	6a21      	ldr	r1, [r4, #32]
 8007c5e:	2301      	movs	r3, #1
 8007c60:	4628      	mov	r0, r5
 8007c62:	47b0      	blx	r6
 8007c64:	1c41      	adds	r1, r0, #1
 8007c66:	d1c7      	bne.n	8007bf8 <__sflush_r+0x34>
 8007c68:	682b      	ldr	r3, [r5, #0]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d0c4      	beq.n	8007bf8 <__sflush_r+0x34>
 8007c6e:	2b1d      	cmp	r3, #29
 8007c70:	d001      	beq.n	8007c76 <__sflush_r+0xb2>
 8007c72:	2b16      	cmp	r3, #22
 8007c74:	d101      	bne.n	8007c7a <__sflush_r+0xb6>
 8007c76:	602f      	str	r7, [r5, #0]
 8007c78:	e7b1      	b.n	8007bde <__sflush_r+0x1a>
 8007c7a:	89a3      	ldrh	r3, [r4, #12]
 8007c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c80:	81a3      	strh	r3, [r4, #12]
 8007c82:	e7ad      	b.n	8007be0 <__sflush_r+0x1c>
 8007c84:	690f      	ldr	r7, [r1, #16]
 8007c86:	2f00      	cmp	r7, #0
 8007c88:	d0a9      	beq.n	8007bde <__sflush_r+0x1a>
 8007c8a:	0793      	lsls	r3, r2, #30
 8007c8c:	680e      	ldr	r6, [r1, #0]
 8007c8e:	bf08      	it	eq
 8007c90:	694b      	ldreq	r3, [r1, #20]
 8007c92:	600f      	str	r7, [r1, #0]
 8007c94:	bf18      	it	ne
 8007c96:	2300      	movne	r3, #0
 8007c98:	eba6 0807 	sub.w	r8, r6, r7
 8007c9c:	608b      	str	r3, [r1, #8]
 8007c9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ca2:	dd9c      	ble.n	8007bde <__sflush_r+0x1a>
 8007ca4:	6a21      	ldr	r1, [r4, #32]
 8007ca6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ca8:	4643      	mov	r3, r8
 8007caa:	463a      	mov	r2, r7
 8007cac:	4628      	mov	r0, r5
 8007cae:	47b0      	blx	r6
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	dc06      	bgt.n	8007cc2 <__sflush_r+0xfe>
 8007cb4:	89a3      	ldrh	r3, [r4, #12]
 8007cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cba:	81a3      	strh	r3, [r4, #12]
 8007cbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007cc0:	e78e      	b.n	8007be0 <__sflush_r+0x1c>
 8007cc2:	4407      	add	r7, r0
 8007cc4:	eba8 0800 	sub.w	r8, r8, r0
 8007cc8:	e7e9      	b.n	8007c9e <__sflush_r+0xda>
 8007cca:	bf00      	nop
 8007ccc:	20400001 	.word	0x20400001

08007cd0 <_fflush_r>:
 8007cd0:	b538      	push	{r3, r4, r5, lr}
 8007cd2:	690b      	ldr	r3, [r1, #16]
 8007cd4:	4605      	mov	r5, r0
 8007cd6:	460c      	mov	r4, r1
 8007cd8:	b913      	cbnz	r3, 8007ce0 <_fflush_r+0x10>
 8007cda:	2500      	movs	r5, #0
 8007cdc:	4628      	mov	r0, r5
 8007cde:	bd38      	pop	{r3, r4, r5, pc}
 8007ce0:	b118      	cbz	r0, 8007cea <_fflush_r+0x1a>
 8007ce2:	6983      	ldr	r3, [r0, #24]
 8007ce4:	b90b      	cbnz	r3, 8007cea <_fflush_r+0x1a>
 8007ce6:	f000 f887 	bl	8007df8 <__sinit>
 8007cea:	4b14      	ldr	r3, [pc, #80]	; (8007d3c <_fflush_r+0x6c>)
 8007cec:	429c      	cmp	r4, r3
 8007cee:	d11b      	bne.n	8007d28 <_fflush_r+0x58>
 8007cf0:	686c      	ldr	r4, [r5, #4]
 8007cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d0ef      	beq.n	8007cda <_fflush_r+0xa>
 8007cfa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007cfc:	07d0      	lsls	r0, r2, #31
 8007cfe:	d404      	bmi.n	8007d0a <_fflush_r+0x3a>
 8007d00:	0599      	lsls	r1, r3, #22
 8007d02:	d402      	bmi.n	8007d0a <_fflush_r+0x3a>
 8007d04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d06:	f000 fc88 	bl	800861a <__retarget_lock_acquire_recursive>
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	4621      	mov	r1, r4
 8007d0e:	f7ff ff59 	bl	8007bc4 <__sflush_r>
 8007d12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d14:	07da      	lsls	r2, r3, #31
 8007d16:	4605      	mov	r5, r0
 8007d18:	d4e0      	bmi.n	8007cdc <_fflush_r+0xc>
 8007d1a:	89a3      	ldrh	r3, [r4, #12]
 8007d1c:	059b      	lsls	r3, r3, #22
 8007d1e:	d4dd      	bmi.n	8007cdc <_fflush_r+0xc>
 8007d20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d22:	f000 fc7b 	bl	800861c <__retarget_lock_release_recursive>
 8007d26:	e7d9      	b.n	8007cdc <_fflush_r+0xc>
 8007d28:	4b05      	ldr	r3, [pc, #20]	; (8007d40 <_fflush_r+0x70>)
 8007d2a:	429c      	cmp	r4, r3
 8007d2c:	d101      	bne.n	8007d32 <_fflush_r+0x62>
 8007d2e:	68ac      	ldr	r4, [r5, #8]
 8007d30:	e7df      	b.n	8007cf2 <_fflush_r+0x22>
 8007d32:	4b04      	ldr	r3, [pc, #16]	; (8007d44 <_fflush_r+0x74>)
 8007d34:	429c      	cmp	r4, r3
 8007d36:	bf08      	it	eq
 8007d38:	68ec      	ldreq	r4, [r5, #12]
 8007d3a:	e7da      	b.n	8007cf2 <_fflush_r+0x22>
 8007d3c:	08009f6c 	.word	0x08009f6c
 8007d40:	08009f8c 	.word	0x08009f8c
 8007d44:	08009f4c 	.word	0x08009f4c

08007d48 <std>:
 8007d48:	2300      	movs	r3, #0
 8007d4a:	b510      	push	{r4, lr}
 8007d4c:	4604      	mov	r4, r0
 8007d4e:	e9c0 3300 	strd	r3, r3, [r0]
 8007d52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d56:	6083      	str	r3, [r0, #8]
 8007d58:	8181      	strh	r1, [r0, #12]
 8007d5a:	6643      	str	r3, [r0, #100]	; 0x64
 8007d5c:	81c2      	strh	r2, [r0, #14]
 8007d5e:	6183      	str	r3, [r0, #24]
 8007d60:	4619      	mov	r1, r3
 8007d62:	2208      	movs	r2, #8
 8007d64:	305c      	adds	r0, #92	; 0x5c
 8007d66:	f7fd f9f9 	bl	800515c <memset>
 8007d6a:	4b05      	ldr	r3, [pc, #20]	; (8007d80 <std+0x38>)
 8007d6c:	6263      	str	r3, [r4, #36]	; 0x24
 8007d6e:	4b05      	ldr	r3, [pc, #20]	; (8007d84 <std+0x3c>)
 8007d70:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d72:	4b05      	ldr	r3, [pc, #20]	; (8007d88 <std+0x40>)
 8007d74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d76:	4b05      	ldr	r3, [pc, #20]	; (8007d8c <std+0x44>)
 8007d78:	6224      	str	r4, [r4, #32]
 8007d7a:	6323      	str	r3, [r4, #48]	; 0x30
 8007d7c:	bd10      	pop	{r4, pc}
 8007d7e:	bf00      	nop
 8007d80:	080098d9 	.word	0x080098d9
 8007d84:	080098fb 	.word	0x080098fb
 8007d88:	08009933 	.word	0x08009933
 8007d8c:	08009957 	.word	0x08009957

08007d90 <_cleanup_r>:
 8007d90:	4901      	ldr	r1, [pc, #4]	; (8007d98 <_cleanup_r+0x8>)
 8007d92:	f000 b8af 	b.w	8007ef4 <_fwalk_reent>
 8007d96:	bf00      	nop
 8007d98:	08007cd1 	.word	0x08007cd1

08007d9c <__sfmoreglue>:
 8007d9c:	b570      	push	{r4, r5, r6, lr}
 8007d9e:	2268      	movs	r2, #104	; 0x68
 8007da0:	1e4d      	subs	r5, r1, #1
 8007da2:	4355      	muls	r5, r2
 8007da4:	460e      	mov	r6, r1
 8007da6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007daa:	f001 fa09 	bl	80091c0 <_malloc_r>
 8007dae:	4604      	mov	r4, r0
 8007db0:	b140      	cbz	r0, 8007dc4 <__sfmoreglue+0x28>
 8007db2:	2100      	movs	r1, #0
 8007db4:	e9c0 1600 	strd	r1, r6, [r0]
 8007db8:	300c      	adds	r0, #12
 8007dba:	60a0      	str	r0, [r4, #8]
 8007dbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007dc0:	f7fd f9cc 	bl	800515c <memset>
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	bd70      	pop	{r4, r5, r6, pc}

08007dc8 <__sfp_lock_acquire>:
 8007dc8:	4801      	ldr	r0, [pc, #4]	; (8007dd0 <__sfp_lock_acquire+0x8>)
 8007dca:	f000 bc26 	b.w	800861a <__retarget_lock_acquire_recursive>
 8007dce:	bf00      	nop
 8007dd0:	20000401 	.word	0x20000401

08007dd4 <__sfp_lock_release>:
 8007dd4:	4801      	ldr	r0, [pc, #4]	; (8007ddc <__sfp_lock_release+0x8>)
 8007dd6:	f000 bc21 	b.w	800861c <__retarget_lock_release_recursive>
 8007dda:	bf00      	nop
 8007ddc:	20000401 	.word	0x20000401

08007de0 <__sinit_lock_acquire>:
 8007de0:	4801      	ldr	r0, [pc, #4]	; (8007de8 <__sinit_lock_acquire+0x8>)
 8007de2:	f000 bc1a 	b.w	800861a <__retarget_lock_acquire_recursive>
 8007de6:	bf00      	nop
 8007de8:	20000402 	.word	0x20000402

08007dec <__sinit_lock_release>:
 8007dec:	4801      	ldr	r0, [pc, #4]	; (8007df4 <__sinit_lock_release+0x8>)
 8007dee:	f000 bc15 	b.w	800861c <__retarget_lock_release_recursive>
 8007df2:	bf00      	nop
 8007df4:	20000402 	.word	0x20000402

08007df8 <__sinit>:
 8007df8:	b510      	push	{r4, lr}
 8007dfa:	4604      	mov	r4, r0
 8007dfc:	f7ff fff0 	bl	8007de0 <__sinit_lock_acquire>
 8007e00:	69a3      	ldr	r3, [r4, #24]
 8007e02:	b11b      	cbz	r3, 8007e0c <__sinit+0x14>
 8007e04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e08:	f7ff bff0 	b.w	8007dec <__sinit_lock_release>
 8007e0c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e10:	6523      	str	r3, [r4, #80]	; 0x50
 8007e12:	4b13      	ldr	r3, [pc, #76]	; (8007e60 <__sinit+0x68>)
 8007e14:	4a13      	ldr	r2, [pc, #76]	; (8007e64 <__sinit+0x6c>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e1a:	42a3      	cmp	r3, r4
 8007e1c:	bf04      	itt	eq
 8007e1e:	2301      	moveq	r3, #1
 8007e20:	61a3      	streq	r3, [r4, #24]
 8007e22:	4620      	mov	r0, r4
 8007e24:	f000 f820 	bl	8007e68 <__sfp>
 8007e28:	6060      	str	r0, [r4, #4]
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	f000 f81c 	bl	8007e68 <__sfp>
 8007e30:	60a0      	str	r0, [r4, #8]
 8007e32:	4620      	mov	r0, r4
 8007e34:	f000 f818 	bl	8007e68 <__sfp>
 8007e38:	2200      	movs	r2, #0
 8007e3a:	60e0      	str	r0, [r4, #12]
 8007e3c:	2104      	movs	r1, #4
 8007e3e:	6860      	ldr	r0, [r4, #4]
 8007e40:	f7ff ff82 	bl	8007d48 <std>
 8007e44:	68a0      	ldr	r0, [r4, #8]
 8007e46:	2201      	movs	r2, #1
 8007e48:	2109      	movs	r1, #9
 8007e4a:	f7ff ff7d 	bl	8007d48 <std>
 8007e4e:	68e0      	ldr	r0, [r4, #12]
 8007e50:	2202      	movs	r2, #2
 8007e52:	2112      	movs	r1, #18
 8007e54:	f7ff ff78 	bl	8007d48 <std>
 8007e58:	2301      	movs	r3, #1
 8007e5a:	61a3      	str	r3, [r4, #24]
 8007e5c:	e7d2      	b.n	8007e04 <__sinit+0xc>
 8007e5e:	bf00      	nop
 8007e60:	08009d28 	.word	0x08009d28
 8007e64:	08007d91 	.word	0x08007d91

08007e68 <__sfp>:
 8007e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6a:	4607      	mov	r7, r0
 8007e6c:	f7ff ffac 	bl	8007dc8 <__sfp_lock_acquire>
 8007e70:	4b1e      	ldr	r3, [pc, #120]	; (8007eec <__sfp+0x84>)
 8007e72:	681e      	ldr	r6, [r3, #0]
 8007e74:	69b3      	ldr	r3, [r6, #24]
 8007e76:	b913      	cbnz	r3, 8007e7e <__sfp+0x16>
 8007e78:	4630      	mov	r0, r6
 8007e7a:	f7ff ffbd 	bl	8007df8 <__sinit>
 8007e7e:	3648      	adds	r6, #72	; 0x48
 8007e80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e84:	3b01      	subs	r3, #1
 8007e86:	d503      	bpl.n	8007e90 <__sfp+0x28>
 8007e88:	6833      	ldr	r3, [r6, #0]
 8007e8a:	b30b      	cbz	r3, 8007ed0 <__sfp+0x68>
 8007e8c:	6836      	ldr	r6, [r6, #0]
 8007e8e:	e7f7      	b.n	8007e80 <__sfp+0x18>
 8007e90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e94:	b9d5      	cbnz	r5, 8007ecc <__sfp+0x64>
 8007e96:	4b16      	ldr	r3, [pc, #88]	; (8007ef0 <__sfp+0x88>)
 8007e98:	60e3      	str	r3, [r4, #12]
 8007e9a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e9e:	6665      	str	r5, [r4, #100]	; 0x64
 8007ea0:	f000 fbba 	bl	8008618 <__retarget_lock_init_recursive>
 8007ea4:	f7ff ff96 	bl	8007dd4 <__sfp_lock_release>
 8007ea8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007eac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007eb0:	6025      	str	r5, [r4, #0]
 8007eb2:	61a5      	str	r5, [r4, #24]
 8007eb4:	2208      	movs	r2, #8
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007ebc:	f7fd f94e 	bl	800515c <memset>
 8007ec0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ec4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ec8:	4620      	mov	r0, r4
 8007eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ecc:	3468      	adds	r4, #104	; 0x68
 8007ece:	e7d9      	b.n	8007e84 <__sfp+0x1c>
 8007ed0:	2104      	movs	r1, #4
 8007ed2:	4638      	mov	r0, r7
 8007ed4:	f7ff ff62 	bl	8007d9c <__sfmoreglue>
 8007ed8:	4604      	mov	r4, r0
 8007eda:	6030      	str	r0, [r6, #0]
 8007edc:	2800      	cmp	r0, #0
 8007ede:	d1d5      	bne.n	8007e8c <__sfp+0x24>
 8007ee0:	f7ff ff78 	bl	8007dd4 <__sfp_lock_release>
 8007ee4:	230c      	movs	r3, #12
 8007ee6:	603b      	str	r3, [r7, #0]
 8007ee8:	e7ee      	b.n	8007ec8 <__sfp+0x60>
 8007eea:	bf00      	nop
 8007eec:	08009d28 	.word	0x08009d28
 8007ef0:	ffff0001 	.word	0xffff0001

08007ef4 <_fwalk_reent>:
 8007ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ef8:	4606      	mov	r6, r0
 8007efa:	4688      	mov	r8, r1
 8007efc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f00:	2700      	movs	r7, #0
 8007f02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f06:	f1b9 0901 	subs.w	r9, r9, #1
 8007f0a:	d505      	bpl.n	8007f18 <_fwalk_reent+0x24>
 8007f0c:	6824      	ldr	r4, [r4, #0]
 8007f0e:	2c00      	cmp	r4, #0
 8007f10:	d1f7      	bne.n	8007f02 <_fwalk_reent+0xe>
 8007f12:	4638      	mov	r0, r7
 8007f14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f18:	89ab      	ldrh	r3, [r5, #12]
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d907      	bls.n	8007f2e <_fwalk_reent+0x3a>
 8007f1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f22:	3301      	adds	r3, #1
 8007f24:	d003      	beq.n	8007f2e <_fwalk_reent+0x3a>
 8007f26:	4629      	mov	r1, r5
 8007f28:	4630      	mov	r0, r6
 8007f2a:	47c0      	blx	r8
 8007f2c:	4307      	orrs	r7, r0
 8007f2e:	3568      	adds	r5, #104	; 0x68
 8007f30:	e7e9      	b.n	8007f06 <_fwalk_reent+0x12>

08007f32 <rshift>:
 8007f32:	6903      	ldr	r3, [r0, #16]
 8007f34:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f3c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f40:	f100 0414 	add.w	r4, r0, #20
 8007f44:	dd45      	ble.n	8007fd2 <rshift+0xa0>
 8007f46:	f011 011f 	ands.w	r1, r1, #31
 8007f4a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f4e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f52:	d10c      	bne.n	8007f6e <rshift+0x3c>
 8007f54:	f100 0710 	add.w	r7, r0, #16
 8007f58:	4629      	mov	r1, r5
 8007f5a:	42b1      	cmp	r1, r6
 8007f5c:	d334      	bcc.n	8007fc8 <rshift+0x96>
 8007f5e:	1a9b      	subs	r3, r3, r2
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	1eea      	subs	r2, r5, #3
 8007f64:	4296      	cmp	r6, r2
 8007f66:	bf38      	it	cc
 8007f68:	2300      	movcc	r3, #0
 8007f6a:	4423      	add	r3, r4
 8007f6c:	e015      	b.n	8007f9a <rshift+0x68>
 8007f6e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f72:	f1c1 0820 	rsb	r8, r1, #32
 8007f76:	40cf      	lsrs	r7, r1
 8007f78:	f105 0e04 	add.w	lr, r5, #4
 8007f7c:	46a1      	mov	r9, r4
 8007f7e:	4576      	cmp	r6, lr
 8007f80:	46f4      	mov	ip, lr
 8007f82:	d815      	bhi.n	8007fb0 <rshift+0x7e>
 8007f84:	1a9a      	subs	r2, r3, r2
 8007f86:	0092      	lsls	r2, r2, #2
 8007f88:	3a04      	subs	r2, #4
 8007f8a:	3501      	adds	r5, #1
 8007f8c:	42ae      	cmp	r6, r5
 8007f8e:	bf38      	it	cc
 8007f90:	2200      	movcc	r2, #0
 8007f92:	18a3      	adds	r3, r4, r2
 8007f94:	50a7      	str	r7, [r4, r2]
 8007f96:	b107      	cbz	r7, 8007f9a <rshift+0x68>
 8007f98:	3304      	adds	r3, #4
 8007f9a:	1b1a      	subs	r2, r3, r4
 8007f9c:	42a3      	cmp	r3, r4
 8007f9e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007fa2:	bf08      	it	eq
 8007fa4:	2300      	moveq	r3, #0
 8007fa6:	6102      	str	r2, [r0, #16]
 8007fa8:	bf08      	it	eq
 8007faa:	6143      	streq	r3, [r0, #20]
 8007fac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fb0:	f8dc c000 	ldr.w	ip, [ip]
 8007fb4:	fa0c fc08 	lsl.w	ip, ip, r8
 8007fb8:	ea4c 0707 	orr.w	r7, ip, r7
 8007fbc:	f849 7b04 	str.w	r7, [r9], #4
 8007fc0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fc4:	40cf      	lsrs	r7, r1
 8007fc6:	e7da      	b.n	8007f7e <rshift+0x4c>
 8007fc8:	f851 cb04 	ldr.w	ip, [r1], #4
 8007fcc:	f847 cf04 	str.w	ip, [r7, #4]!
 8007fd0:	e7c3      	b.n	8007f5a <rshift+0x28>
 8007fd2:	4623      	mov	r3, r4
 8007fd4:	e7e1      	b.n	8007f9a <rshift+0x68>

08007fd6 <__hexdig_fun>:
 8007fd6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007fda:	2b09      	cmp	r3, #9
 8007fdc:	d802      	bhi.n	8007fe4 <__hexdig_fun+0xe>
 8007fde:	3820      	subs	r0, #32
 8007fe0:	b2c0      	uxtb	r0, r0
 8007fe2:	4770      	bx	lr
 8007fe4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007fe8:	2b05      	cmp	r3, #5
 8007fea:	d801      	bhi.n	8007ff0 <__hexdig_fun+0x1a>
 8007fec:	3847      	subs	r0, #71	; 0x47
 8007fee:	e7f7      	b.n	8007fe0 <__hexdig_fun+0xa>
 8007ff0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007ff4:	2b05      	cmp	r3, #5
 8007ff6:	d801      	bhi.n	8007ffc <__hexdig_fun+0x26>
 8007ff8:	3827      	subs	r0, #39	; 0x27
 8007ffa:	e7f1      	b.n	8007fe0 <__hexdig_fun+0xa>
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	4770      	bx	lr

08008000 <__gethex>:
 8008000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008004:	ed2d 8b02 	vpush	{d8}
 8008008:	b089      	sub	sp, #36	; 0x24
 800800a:	ee08 0a10 	vmov	s16, r0
 800800e:	9304      	str	r3, [sp, #16]
 8008010:	4bb4      	ldr	r3, [pc, #720]	; (80082e4 <__gethex+0x2e4>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	9301      	str	r3, [sp, #4]
 8008016:	4618      	mov	r0, r3
 8008018:	468b      	mov	fp, r1
 800801a:	4690      	mov	r8, r2
 800801c:	f7f8 f8e8 	bl	80001f0 <strlen>
 8008020:	9b01      	ldr	r3, [sp, #4]
 8008022:	f8db 2000 	ldr.w	r2, [fp]
 8008026:	4403      	add	r3, r0
 8008028:	4682      	mov	sl, r0
 800802a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800802e:	9305      	str	r3, [sp, #20]
 8008030:	1c93      	adds	r3, r2, #2
 8008032:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008036:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800803a:	32fe      	adds	r2, #254	; 0xfe
 800803c:	18d1      	adds	r1, r2, r3
 800803e:	461f      	mov	r7, r3
 8008040:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008044:	9100      	str	r1, [sp, #0]
 8008046:	2830      	cmp	r0, #48	; 0x30
 8008048:	d0f8      	beq.n	800803c <__gethex+0x3c>
 800804a:	f7ff ffc4 	bl	8007fd6 <__hexdig_fun>
 800804e:	4604      	mov	r4, r0
 8008050:	2800      	cmp	r0, #0
 8008052:	d13a      	bne.n	80080ca <__gethex+0xca>
 8008054:	9901      	ldr	r1, [sp, #4]
 8008056:	4652      	mov	r2, sl
 8008058:	4638      	mov	r0, r7
 800805a:	f001 fc80 	bl	800995e <strncmp>
 800805e:	4605      	mov	r5, r0
 8008060:	2800      	cmp	r0, #0
 8008062:	d168      	bne.n	8008136 <__gethex+0x136>
 8008064:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008068:	eb07 060a 	add.w	r6, r7, sl
 800806c:	f7ff ffb3 	bl	8007fd6 <__hexdig_fun>
 8008070:	2800      	cmp	r0, #0
 8008072:	d062      	beq.n	800813a <__gethex+0x13a>
 8008074:	4633      	mov	r3, r6
 8008076:	7818      	ldrb	r0, [r3, #0]
 8008078:	2830      	cmp	r0, #48	; 0x30
 800807a:	461f      	mov	r7, r3
 800807c:	f103 0301 	add.w	r3, r3, #1
 8008080:	d0f9      	beq.n	8008076 <__gethex+0x76>
 8008082:	f7ff ffa8 	bl	8007fd6 <__hexdig_fun>
 8008086:	2301      	movs	r3, #1
 8008088:	fab0 f480 	clz	r4, r0
 800808c:	0964      	lsrs	r4, r4, #5
 800808e:	4635      	mov	r5, r6
 8008090:	9300      	str	r3, [sp, #0]
 8008092:	463a      	mov	r2, r7
 8008094:	4616      	mov	r6, r2
 8008096:	3201      	adds	r2, #1
 8008098:	7830      	ldrb	r0, [r6, #0]
 800809a:	f7ff ff9c 	bl	8007fd6 <__hexdig_fun>
 800809e:	2800      	cmp	r0, #0
 80080a0:	d1f8      	bne.n	8008094 <__gethex+0x94>
 80080a2:	9901      	ldr	r1, [sp, #4]
 80080a4:	4652      	mov	r2, sl
 80080a6:	4630      	mov	r0, r6
 80080a8:	f001 fc59 	bl	800995e <strncmp>
 80080ac:	b980      	cbnz	r0, 80080d0 <__gethex+0xd0>
 80080ae:	b94d      	cbnz	r5, 80080c4 <__gethex+0xc4>
 80080b0:	eb06 050a 	add.w	r5, r6, sl
 80080b4:	462a      	mov	r2, r5
 80080b6:	4616      	mov	r6, r2
 80080b8:	3201      	adds	r2, #1
 80080ba:	7830      	ldrb	r0, [r6, #0]
 80080bc:	f7ff ff8b 	bl	8007fd6 <__hexdig_fun>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	d1f8      	bne.n	80080b6 <__gethex+0xb6>
 80080c4:	1bad      	subs	r5, r5, r6
 80080c6:	00ad      	lsls	r5, r5, #2
 80080c8:	e004      	b.n	80080d4 <__gethex+0xd4>
 80080ca:	2400      	movs	r4, #0
 80080cc:	4625      	mov	r5, r4
 80080ce:	e7e0      	b.n	8008092 <__gethex+0x92>
 80080d0:	2d00      	cmp	r5, #0
 80080d2:	d1f7      	bne.n	80080c4 <__gethex+0xc4>
 80080d4:	7833      	ldrb	r3, [r6, #0]
 80080d6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80080da:	2b50      	cmp	r3, #80	; 0x50
 80080dc:	d13b      	bne.n	8008156 <__gethex+0x156>
 80080de:	7873      	ldrb	r3, [r6, #1]
 80080e0:	2b2b      	cmp	r3, #43	; 0x2b
 80080e2:	d02c      	beq.n	800813e <__gethex+0x13e>
 80080e4:	2b2d      	cmp	r3, #45	; 0x2d
 80080e6:	d02e      	beq.n	8008146 <__gethex+0x146>
 80080e8:	1c71      	adds	r1, r6, #1
 80080ea:	f04f 0900 	mov.w	r9, #0
 80080ee:	7808      	ldrb	r0, [r1, #0]
 80080f0:	f7ff ff71 	bl	8007fd6 <__hexdig_fun>
 80080f4:	1e43      	subs	r3, r0, #1
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	2b18      	cmp	r3, #24
 80080fa:	d82c      	bhi.n	8008156 <__gethex+0x156>
 80080fc:	f1a0 0210 	sub.w	r2, r0, #16
 8008100:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008104:	f7ff ff67 	bl	8007fd6 <__hexdig_fun>
 8008108:	1e43      	subs	r3, r0, #1
 800810a:	b2db      	uxtb	r3, r3
 800810c:	2b18      	cmp	r3, #24
 800810e:	d91d      	bls.n	800814c <__gethex+0x14c>
 8008110:	f1b9 0f00 	cmp.w	r9, #0
 8008114:	d000      	beq.n	8008118 <__gethex+0x118>
 8008116:	4252      	negs	r2, r2
 8008118:	4415      	add	r5, r2
 800811a:	f8cb 1000 	str.w	r1, [fp]
 800811e:	b1e4      	cbz	r4, 800815a <__gethex+0x15a>
 8008120:	9b00      	ldr	r3, [sp, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	bf14      	ite	ne
 8008126:	2700      	movne	r7, #0
 8008128:	2706      	moveq	r7, #6
 800812a:	4638      	mov	r0, r7
 800812c:	b009      	add	sp, #36	; 0x24
 800812e:	ecbd 8b02 	vpop	{d8}
 8008132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008136:	463e      	mov	r6, r7
 8008138:	4625      	mov	r5, r4
 800813a:	2401      	movs	r4, #1
 800813c:	e7ca      	b.n	80080d4 <__gethex+0xd4>
 800813e:	f04f 0900 	mov.w	r9, #0
 8008142:	1cb1      	adds	r1, r6, #2
 8008144:	e7d3      	b.n	80080ee <__gethex+0xee>
 8008146:	f04f 0901 	mov.w	r9, #1
 800814a:	e7fa      	b.n	8008142 <__gethex+0x142>
 800814c:	230a      	movs	r3, #10
 800814e:	fb03 0202 	mla	r2, r3, r2, r0
 8008152:	3a10      	subs	r2, #16
 8008154:	e7d4      	b.n	8008100 <__gethex+0x100>
 8008156:	4631      	mov	r1, r6
 8008158:	e7df      	b.n	800811a <__gethex+0x11a>
 800815a:	1bf3      	subs	r3, r6, r7
 800815c:	3b01      	subs	r3, #1
 800815e:	4621      	mov	r1, r4
 8008160:	2b07      	cmp	r3, #7
 8008162:	dc0b      	bgt.n	800817c <__gethex+0x17c>
 8008164:	ee18 0a10 	vmov	r0, s16
 8008168:	f000 fae6 	bl	8008738 <_Balloc>
 800816c:	4604      	mov	r4, r0
 800816e:	b940      	cbnz	r0, 8008182 <__gethex+0x182>
 8008170:	4b5d      	ldr	r3, [pc, #372]	; (80082e8 <__gethex+0x2e8>)
 8008172:	4602      	mov	r2, r0
 8008174:	21de      	movs	r1, #222	; 0xde
 8008176:	485d      	ldr	r0, [pc, #372]	; (80082ec <__gethex+0x2ec>)
 8008178:	f001 fc24 	bl	80099c4 <__assert_func>
 800817c:	3101      	adds	r1, #1
 800817e:	105b      	asrs	r3, r3, #1
 8008180:	e7ee      	b.n	8008160 <__gethex+0x160>
 8008182:	f100 0914 	add.w	r9, r0, #20
 8008186:	f04f 0b00 	mov.w	fp, #0
 800818a:	f1ca 0301 	rsb	r3, sl, #1
 800818e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008192:	f8cd b000 	str.w	fp, [sp]
 8008196:	9306      	str	r3, [sp, #24]
 8008198:	42b7      	cmp	r7, r6
 800819a:	d340      	bcc.n	800821e <__gethex+0x21e>
 800819c:	9802      	ldr	r0, [sp, #8]
 800819e:	9b00      	ldr	r3, [sp, #0]
 80081a0:	f840 3b04 	str.w	r3, [r0], #4
 80081a4:	eba0 0009 	sub.w	r0, r0, r9
 80081a8:	1080      	asrs	r0, r0, #2
 80081aa:	0146      	lsls	r6, r0, #5
 80081ac:	6120      	str	r0, [r4, #16]
 80081ae:	4618      	mov	r0, r3
 80081b0:	f000 fbb4 	bl	800891c <__hi0bits>
 80081b4:	1a30      	subs	r0, r6, r0
 80081b6:	f8d8 6000 	ldr.w	r6, [r8]
 80081ba:	42b0      	cmp	r0, r6
 80081bc:	dd63      	ble.n	8008286 <__gethex+0x286>
 80081be:	1b87      	subs	r7, r0, r6
 80081c0:	4639      	mov	r1, r7
 80081c2:	4620      	mov	r0, r4
 80081c4:	f000 ff58 	bl	8009078 <__any_on>
 80081c8:	4682      	mov	sl, r0
 80081ca:	b1a8      	cbz	r0, 80081f8 <__gethex+0x1f8>
 80081cc:	1e7b      	subs	r3, r7, #1
 80081ce:	1159      	asrs	r1, r3, #5
 80081d0:	f003 021f 	and.w	r2, r3, #31
 80081d4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80081d8:	f04f 0a01 	mov.w	sl, #1
 80081dc:	fa0a f202 	lsl.w	r2, sl, r2
 80081e0:	420a      	tst	r2, r1
 80081e2:	d009      	beq.n	80081f8 <__gethex+0x1f8>
 80081e4:	4553      	cmp	r3, sl
 80081e6:	dd05      	ble.n	80081f4 <__gethex+0x1f4>
 80081e8:	1eb9      	subs	r1, r7, #2
 80081ea:	4620      	mov	r0, r4
 80081ec:	f000 ff44 	bl	8009078 <__any_on>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	d145      	bne.n	8008280 <__gethex+0x280>
 80081f4:	f04f 0a02 	mov.w	sl, #2
 80081f8:	4639      	mov	r1, r7
 80081fa:	4620      	mov	r0, r4
 80081fc:	f7ff fe99 	bl	8007f32 <rshift>
 8008200:	443d      	add	r5, r7
 8008202:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008206:	42ab      	cmp	r3, r5
 8008208:	da4c      	bge.n	80082a4 <__gethex+0x2a4>
 800820a:	ee18 0a10 	vmov	r0, s16
 800820e:	4621      	mov	r1, r4
 8008210:	f000 fad2 	bl	80087b8 <_Bfree>
 8008214:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008216:	2300      	movs	r3, #0
 8008218:	6013      	str	r3, [r2, #0]
 800821a:	27a3      	movs	r7, #163	; 0xa3
 800821c:	e785      	b.n	800812a <__gethex+0x12a>
 800821e:	1e73      	subs	r3, r6, #1
 8008220:	9a05      	ldr	r2, [sp, #20]
 8008222:	9303      	str	r3, [sp, #12]
 8008224:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008228:	4293      	cmp	r3, r2
 800822a:	d019      	beq.n	8008260 <__gethex+0x260>
 800822c:	f1bb 0f20 	cmp.w	fp, #32
 8008230:	d107      	bne.n	8008242 <__gethex+0x242>
 8008232:	9b02      	ldr	r3, [sp, #8]
 8008234:	9a00      	ldr	r2, [sp, #0]
 8008236:	f843 2b04 	str.w	r2, [r3], #4
 800823a:	9302      	str	r3, [sp, #8]
 800823c:	2300      	movs	r3, #0
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	469b      	mov	fp, r3
 8008242:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008246:	f7ff fec6 	bl	8007fd6 <__hexdig_fun>
 800824a:	9b00      	ldr	r3, [sp, #0]
 800824c:	f000 000f 	and.w	r0, r0, #15
 8008250:	fa00 f00b 	lsl.w	r0, r0, fp
 8008254:	4303      	orrs	r3, r0
 8008256:	9300      	str	r3, [sp, #0]
 8008258:	f10b 0b04 	add.w	fp, fp, #4
 800825c:	9b03      	ldr	r3, [sp, #12]
 800825e:	e00d      	b.n	800827c <__gethex+0x27c>
 8008260:	9b03      	ldr	r3, [sp, #12]
 8008262:	9a06      	ldr	r2, [sp, #24]
 8008264:	4413      	add	r3, r2
 8008266:	42bb      	cmp	r3, r7
 8008268:	d3e0      	bcc.n	800822c <__gethex+0x22c>
 800826a:	4618      	mov	r0, r3
 800826c:	9901      	ldr	r1, [sp, #4]
 800826e:	9307      	str	r3, [sp, #28]
 8008270:	4652      	mov	r2, sl
 8008272:	f001 fb74 	bl	800995e <strncmp>
 8008276:	9b07      	ldr	r3, [sp, #28]
 8008278:	2800      	cmp	r0, #0
 800827a:	d1d7      	bne.n	800822c <__gethex+0x22c>
 800827c:	461e      	mov	r6, r3
 800827e:	e78b      	b.n	8008198 <__gethex+0x198>
 8008280:	f04f 0a03 	mov.w	sl, #3
 8008284:	e7b8      	b.n	80081f8 <__gethex+0x1f8>
 8008286:	da0a      	bge.n	800829e <__gethex+0x29e>
 8008288:	1a37      	subs	r7, r6, r0
 800828a:	4621      	mov	r1, r4
 800828c:	ee18 0a10 	vmov	r0, s16
 8008290:	463a      	mov	r2, r7
 8008292:	f000 fcad 	bl	8008bf0 <__lshift>
 8008296:	1bed      	subs	r5, r5, r7
 8008298:	4604      	mov	r4, r0
 800829a:	f100 0914 	add.w	r9, r0, #20
 800829e:	f04f 0a00 	mov.w	sl, #0
 80082a2:	e7ae      	b.n	8008202 <__gethex+0x202>
 80082a4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80082a8:	42a8      	cmp	r0, r5
 80082aa:	dd72      	ble.n	8008392 <__gethex+0x392>
 80082ac:	1b45      	subs	r5, r0, r5
 80082ae:	42ae      	cmp	r6, r5
 80082b0:	dc36      	bgt.n	8008320 <__gethex+0x320>
 80082b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d02a      	beq.n	8008310 <__gethex+0x310>
 80082ba:	2b03      	cmp	r3, #3
 80082bc:	d02c      	beq.n	8008318 <__gethex+0x318>
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d11c      	bne.n	80082fc <__gethex+0x2fc>
 80082c2:	42ae      	cmp	r6, r5
 80082c4:	d11a      	bne.n	80082fc <__gethex+0x2fc>
 80082c6:	2e01      	cmp	r6, #1
 80082c8:	d112      	bne.n	80082f0 <__gethex+0x2f0>
 80082ca:	9a04      	ldr	r2, [sp, #16]
 80082cc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80082d0:	6013      	str	r3, [r2, #0]
 80082d2:	2301      	movs	r3, #1
 80082d4:	6123      	str	r3, [r4, #16]
 80082d6:	f8c9 3000 	str.w	r3, [r9]
 80082da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082dc:	2762      	movs	r7, #98	; 0x62
 80082de:	601c      	str	r4, [r3, #0]
 80082e0:	e723      	b.n	800812a <__gethex+0x12a>
 80082e2:	bf00      	nop
 80082e4:	0800a014 	.word	0x0800a014
 80082e8:	08009f38 	.word	0x08009f38
 80082ec:	08009fac 	.word	0x08009fac
 80082f0:	1e71      	subs	r1, r6, #1
 80082f2:	4620      	mov	r0, r4
 80082f4:	f000 fec0 	bl	8009078 <__any_on>
 80082f8:	2800      	cmp	r0, #0
 80082fa:	d1e6      	bne.n	80082ca <__gethex+0x2ca>
 80082fc:	ee18 0a10 	vmov	r0, s16
 8008300:	4621      	mov	r1, r4
 8008302:	f000 fa59 	bl	80087b8 <_Bfree>
 8008306:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008308:	2300      	movs	r3, #0
 800830a:	6013      	str	r3, [r2, #0]
 800830c:	2750      	movs	r7, #80	; 0x50
 800830e:	e70c      	b.n	800812a <__gethex+0x12a>
 8008310:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1f2      	bne.n	80082fc <__gethex+0x2fc>
 8008316:	e7d8      	b.n	80082ca <__gethex+0x2ca>
 8008318:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1d5      	bne.n	80082ca <__gethex+0x2ca>
 800831e:	e7ed      	b.n	80082fc <__gethex+0x2fc>
 8008320:	1e6f      	subs	r7, r5, #1
 8008322:	f1ba 0f00 	cmp.w	sl, #0
 8008326:	d131      	bne.n	800838c <__gethex+0x38c>
 8008328:	b127      	cbz	r7, 8008334 <__gethex+0x334>
 800832a:	4639      	mov	r1, r7
 800832c:	4620      	mov	r0, r4
 800832e:	f000 fea3 	bl	8009078 <__any_on>
 8008332:	4682      	mov	sl, r0
 8008334:	117b      	asrs	r3, r7, #5
 8008336:	2101      	movs	r1, #1
 8008338:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800833c:	f007 071f 	and.w	r7, r7, #31
 8008340:	fa01 f707 	lsl.w	r7, r1, r7
 8008344:	421f      	tst	r7, r3
 8008346:	4629      	mov	r1, r5
 8008348:	4620      	mov	r0, r4
 800834a:	bf18      	it	ne
 800834c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008350:	1b76      	subs	r6, r6, r5
 8008352:	f7ff fdee 	bl	8007f32 <rshift>
 8008356:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800835a:	2702      	movs	r7, #2
 800835c:	f1ba 0f00 	cmp.w	sl, #0
 8008360:	d048      	beq.n	80083f4 <__gethex+0x3f4>
 8008362:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008366:	2b02      	cmp	r3, #2
 8008368:	d015      	beq.n	8008396 <__gethex+0x396>
 800836a:	2b03      	cmp	r3, #3
 800836c:	d017      	beq.n	800839e <__gethex+0x39e>
 800836e:	2b01      	cmp	r3, #1
 8008370:	d109      	bne.n	8008386 <__gethex+0x386>
 8008372:	f01a 0f02 	tst.w	sl, #2
 8008376:	d006      	beq.n	8008386 <__gethex+0x386>
 8008378:	f8d9 0000 	ldr.w	r0, [r9]
 800837c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008380:	f01a 0f01 	tst.w	sl, #1
 8008384:	d10e      	bne.n	80083a4 <__gethex+0x3a4>
 8008386:	f047 0710 	orr.w	r7, r7, #16
 800838a:	e033      	b.n	80083f4 <__gethex+0x3f4>
 800838c:	f04f 0a01 	mov.w	sl, #1
 8008390:	e7d0      	b.n	8008334 <__gethex+0x334>
 8008392:	2701      	movs	r7, #1
 8008394:	e7e2      	b.n	800835c <__gethex+0x35c>
 8008396:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008398:	f1c3 0301 	rsb	r3, r3, #1
 800839c:	9315      	str	r3, [sp, #84]	; 0x54
 800839e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d0f0      	beq.n	8008386 <__gethex+0x386>
 80083a4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80083a8:	f104 0314 	add.w	r3, r4, #20
 80083ac:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80083b0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80083b4:	f04f 0c00 	mov.w	ip, #0
 80083b8:	4618      	mov	r0, r3
 80083ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80083be:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80083c2:	d01c      	beq.n	80083fe <__gethex+0x3fe>
 80083c4:	3201      	adds	r2, #1
 80083c6:	6002      	str	r2, [r0, #0]
 80083c8:	2f02      	cmp	r7, #2
 80083ca:	f104 0314 	add.w	r3, r4, #20
 80083ce:	d13f      	bne.n	8008450 <__gethex+0x450>
 80083d0:	f8d8 2000 	ldr.w	r2, [r8]
 80083d4:	3a01      	subs	r2, #1
 80083d6:	42b2      	cmp	r2, r6
 80083d8:	d10a      	bne.n	80083f0 <__gethex+0x3f0>
 80083da:	1171      	asrs	r1, r6, #5
 80083dc:	2201      	movs	r2, #1
 80083de:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083e2:	f006 061f 	and.w	r6, r6, #31
 80083e6:	fa02 f606 	lsl.w	r6, r2, r6
 80083ea:	421e      	tst	r6, r3
 80083ec:	bf18      	it	ne
 80083ee:	4617      	movne	r7, r2
 80083f0:	f047 0720 	orr.w	r7, r7, #32
 80083f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083f6:	601c      	str	r4, [r3, #0]
 80083f8:	9b04      	ldr	r3, [sp, #16]
 80083fa:	601d      	str	r5, [r3, #0]
 80083fc:	e695      	b.n	800812a <__gethex+0x12a>
 80083fe:	4299      	cmp	r1, r3
 8008400:	f843 cc04 	str.w	ip, [r3, #-4]
 8008404:	d8d8      	bhi.n	80083b8 <__gethex+0x3b8>
 8008406:	68a3      	ldr	r3, [r4, #8]
 8008408:	459b      	cmp	fp, r3
 800840a:	db19      	blt.n	8008440 <__gethex+0x440>
 800840c:	6861      	ldr	r1, [r4, #4]
 800840e:	ee18 0a10 	vmov	r0, s16
 8008412:	3101      	adds	r1, #1
 8008414:	f000 f990 	bl	8008738 <_Balloc>
 8008418:	4681      	mov	r9, r0
 800841a:	b918      	cbnz	r0, 8008424 <__gethex+0x424>
 800841c:	4b1a      	ldr	r3, [pc, #104]	; (8008488 <__gethex+0x488>)
 800841e:	4602      	mov	r2, r0
 8008420:	2184      	movs	r1, #132	; 0x84
 8008422:	e6a8      	b.n	8008176 <__gethex+0x176>
 8008424:	6922      	ldr	r2, [r4, #16]
 8008426:	3202      	adds	r2, #2
 8008428:	f104 010c 	add.w	r1, r4, #12
 800842c:	0092      	lsls	r2, r2, #2
 800842e:	300c      	adds	r0, #12
 8008430:	f000 f974 	bl	800871c <memcpy>
 8008434:	4621      	mov	r1, r4
 8008436:	ee18 0a10 	vmov	r0, s16
 800843a:	f000 f9bd 	bl	80087b8 <_Bfree>
 800843e:	464c      	mov	r4, r9
 8008440:	6923      	ldr	r3, [r4, #16]
 8008442:	1c5a      	adds	r2, r3, #1
 8008444:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008448:	6122      	str	r2, [r4, #16]
 800844a:	2201      	movs	r2, #1
 800844c:	615a      	str	r2, [r3, #20]
 800844e:	e7bb      	b.n	80083c8 <__gethex+0x3c8>
 8008450:	6922      	ldr	r2, [r4, #16]
 8008452:	455a      	cmp	r2, fp
 8008454:	dd0b      	ble.n	800846e <__gethex+0x46e>
 8008456:	2101      	movs	r1, #1
 8008458:	4620      	mov	r0, r4
 800845a:	f7ff fd6a 	bl	8007f32 <rshift>
 800845e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008462:	3501      	adds	r5, #1
 8008464:	42ab      	cmp	r3, r5
 8008466:	f6ff aed0 	blt.w	800820a <__gethex+0x20a>
 800846a:	2701      	movs	r7, #1
 800846c:	e7c0      	b.n	80083f0 <__gethex+0x3f0>
 800846e:	f016 061f 	ands.w	r6, r6, #31
 8008472:	d0fa      	beq.n	800846a <__gethex+0x46a>
 8008474:	4453      	add	r3, sl
 8008476:	f1c6 0620 	rsb	r6, r6, #32
 800847a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800847e:	f000 fa4d 	bl	800891c <__hi0bits>
 8008482:	42b0      	cmp	r0, r6
 8008484:	dbe7      	blt.n	8008456 <__gethex+0x456>
 8008486:	e7f0      	b.n	800846a <__gethex+0x46a>
 8008488:	08009f38 	.word	0x08009f38

0800848c <L_shift>:
 800848c:	f1c2 0208 	rsb	r2, r2, #8
 8008490:	0092      	lsls	r2, r2, #2
 8008492:	b570      	push	{r4, r5, r6, lr}
 8008494:	f1c2 0620 	rsb	r6, r2, #32
 8008498:	6843      	ldr	r3, [r0, #4]
 800849a:	6804      	ldr	r4, [r0, #0]
 800849c:	fa03 f506 	lsl.w	r5, r3, r6
 80084a0:	432c      	orrs	r4, r5
 80084a2:	40d3      	lsrs	r3, r2
 80084a4:	6004      	str	r4, [r0, #0]
 80084a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80084aa:	4288      	cmp	r0, r1
 80084ac:	d3f4      	bcc.n	8008498 <L_shift+0xc>
 80084ae:	bd70      	pop	{r4, r5, r6, pc}

080084b0 <__match>:
 80084b0:	b530      	push	{r4, r5, lr}
 80084b2:	6803      	ldr	r3, [r0, #0]
 80084b4:	3301      	adds	r3, #1
 80084b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084ba:	b914      	cbnz	r4, 80084c2 <__match+0x12>
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	2001      	movs	r0, #1
 80084c0:	bd30      	pop	{r4, r5, pc}
 80084c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80084ca:	2d19      	cmp	r5, #25
 80084cc:	bf98      	it	ls
 80084ce:	3220      	addls	r2, #32
 80084d0:	42a2      	cmp	r2, r4
 80084d2:	d0f0      	beq.n	80084b6 <__match+0x6>
 80084d4:	2000      	movs	r0, #0
 80084d6:	e7f3      	b.n	80084c0 <__match+0x10>

080084d8 <__hexnan>:
 80084d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084dc:	680b      	ldr	r3, [r1, #0]
 80084de:	115e      	asrs	r6, r3, #5
 80084e0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80084e4:	f013 031f 	ands.w	r3, r3, #31
 80084e8:	b087      	sub	sp, #28
 80084ea:	bf18      	it	ne
 80084ec:	3604      	addne	r6, #4
 80084ee:	2500      	movs	r5, #0
 80084f0:	1f37      	subs	r7, r6, #4
 80084f2:	4690      	mov	r8, r2
 80084f4:	6802      	ldr	r2, [r0, #0]
 80084f6:	9301      	str	r3, [sp, #4]
 80084f8:	4682      	mov	sl, r0
 80084fa:	f846 5c04 	str.w	r5, [r6, #-4]
 80084fe:	46b9      	mov	r9, r7
 8008500:	463c      	mov	r4, r7
 8008502:	9502      	str	r5, [sp, #8]
 8008504:	46ab      	mov	fp, r5
 8008506:	7851      	ldrb	r1, [r2, #1]
 8008508:	1c53      	adds	r3, r2, #1
 800850a:	9303      	str	r3, [sp, #12]
 800850c:	b341      	cbz	r1, 8008560 <__hexnan+0x88>
 800850e:	4608      	mov	r0, r1
 8008510:	9205      	str	r2, [sp, #20]
 8008512:	9104      	str	r1, [sp, #16]
 8008514:	f7ff fd5f 	bl	8007fd6 <__hexdig_fun>
 8008518:	2800      	cmp	r0, #0
 800851a:	d14f      	bne.n	80085bc <__hexnan+0xe4>
 800851c:	9904      	ldr	r1, [sp, #16]
 800851e:	9a05      	ldr	r2, [sp, #20]
 8008520:	2920      	cmp	r1, #32
 8008522:	d818      	bhi.n	8008556 <__hexnan+0x7e>
 8008524:	9b02      	ldr	r3, [sp, #8]
 8008526:	459b      	cmp	fp, r3
 8008528:	dd13      	ble.n	8008552 <__hexnan+0x7a>
 800852a:	454c      	cmp	r4, r9
 800852c:	d206      	bcs.n	800853c <__hexnan+0x64>
 800852e:	2d07      	cmp	r5, #7
 8008530:	dc04      	bgt.n	800853c <__hexnan+0x64>
 8008532:	462a      	mov	r2, r5
 8008534:	4649      	mov	r1, r9
 8008536:	4620      	mov	r0, r4
 8008538:	f7ff ffa8 	bl	800848c <L_shift>
 800853c:	4544      	cmp	r4, r8
 800853e:	d950      	bls.n	80085e2 <__hexnan+0x10a>
 8008540:	2300      	movs	r3, #0
 8008542:	f1a4 0904 	sub.w	r9, r4, #4
 8008546:	f844 3c04 	str.w	r3, [r4, #-4]
 800854a:	f8cd b008 	str.w	fp, [sp, #8]
 800854e:	464c      	mov	r4, r9
 8008550:	461d      	mov	r5, r3
 8008552:	9a03      	ldr	r2, [sp, #12]
 8008554:	e7d7      	b.n	8008506 <__hexnan+0x2e>
 8008556:	2929      	cmp	r1, #41	; 0x29
 8008558:	d156      	bne.n	8008608 <__hexnan+0x130>
 800855a:	3202      	adds	r2, #2
 800855c:	f8ca 2000 	str.w	r2, [sl]
 8008560:	f1bb 0f00 	cmp.w	fp, #0
 8008564:	d050      	beq.n	8008608 <__hexnan+0x130>
 8008566:	454c      	cmp	r4, r9
 8008568:	d206      	bcs.n	8008578 <__hexnan+0xa0>
 800856a:	2d07      	cmp	r5, #7
 800856c:	dc04      	bgt.n	8008578 <__hexnan+0xa0>
 800856e:	462a      	mov	r2, r5
 8008570:	4649      	mov	r1, r9
 8008572:	4620      	mov	r0, r4
 8008574:	f7ff ff8a 	bl	800848c <L_shift>
 8008578:	4544      	cmp	r4, r8
 800857a:	d934      	bls.n	80085e6 <__hexnan+0x10e>
 800857c:	f1a8 0204 	sub.w	r2, r8, #4
 8008580:	4623      	mov	r3, r4
 8008582:	f853 1b04 	ldr.w	r1, [r3], #4
 8008586:	f842 1f04 	str.w	r1, [r2, #4]!
 800858a:	429f      	cmp	r7, r3
 800858c:	d2f9      	bcs.n	8008582 <__hexnan+0xaa>
 800858e:	1b3b      	subs	r3, r7, r4
 8008590:	f023 0303 	bic.w	r3, r3, #3
 8008594:	3304      	adds	r3, #4
 8008596:	3401      	adds	r4, #1
 8008598:	3e03      	subs	r6, #3
 800859a:	42b4      	cmp	r4, r6
 800859c:	bf88      	it	hi
 800859e:	2304      	movhi	r3, #4
 80085a0:	4443      	add	r3, r8
 80085a2:	2200      	movs	r2, #0
 80085a4:	f843 2b04 	str.w	r2, [r3], #4
 80085a8:	429f      	cmp	r7, r3
 80085aa:	d2fb      	bcs.n	80085a4 <__hexnan+0xcc>
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	b91b      	cbnz	r3, 80085b8 <__hexnan+0xe0>
 80085b0:	4547      	cmp	r7, r8
 80085b2:	d127      	bne.n	8008604 <__hexnan+0x12c>
 80085b4:	2301      	movs	r3, #1
 80085b6:	603b      	str	r3, [r7, #0]
 80085b8:	2005      	movs	r0, #5
 80085ba:	e026      	b.n	800860a <__hexnan+0x132>
 80085bc:	3501      	adds	r5, #1
 80085be:	2d08      	cmp	r5, #8
 80085c0:	f10b 0b01 	add.w	fp, fp, #1
 80085c4:	dd06      	ble.n	80085d4 <__hexnan+0xfc>
 80085c6:	4544      	cmp	r4, r8
 80085c8:	d9c3      	bls.n	8008552 <__hexnan+0x7a>
 80085ca:	2300      	movs	r3, #0
 80085cc:	f844 3c04 	str.w	r3, [r4, #-4]
 80085d0:	2501      	movs	r5, #1
 80085d2:	3c04      	subs	r4, #4
 80085d4:	6822      	ldr	r2, [r4, #0]
 80085d6:	f000 000f 	and.w	r0, r0, #15
 80085da:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80085de:	6022      	str	r2, [r4, #0]
 80085e0:	e7b7      	b.n	8008552 <__hexnan+0x7a>
 80085e2:	2508      	movs	r5, #8
 80085e4:	e7b5      	b.n	8008552 <__hexnan+0x7a>
 80085e6:	9b01      	ldr	r3, [sp, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d0df      	beq.n	80085ac <__hexnan+0xd4>
 80085ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085f0:	f1c3 0320 	rsb	r3, r3, #32
 80085f4:	fa22 f303 	lsr.w	r3, r2, r3
 80085f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80085fc:	401a      	ands	r2, r3
 80085fe:	f846 2c04 	str.w	r2, [r6, #-4]
 8008602:	e7d3      	b.n	80085ac <__hexnan+0xd4>
 8008604:	3f04      	subs	r7, #4
 8008606:	e7d1      	b.n	80085ac <__hexnan+0xd4>
 8008608:	2004      	movs	r0, #4
 800860a:	b007      	add	sp, #28
 800860c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008610 <_localeconv_r>:
 8008610:	4800      	ldr	r0, [pc, #0]	; (8008614 <_localeconv_r+0x4>)
 8008612:	4770      	bx	lr
 8008614:	20000164 	.word	0x20000164

08008618 <__retarget_lock_init_recursive>:
 8008618:	4770      	bx	lr

0800861a <__retarget_lock_acquire_recursive>:
 800861a:	4770      	bx	lr

0800861c <__retarget_lock_release_recursive>:
 800861c:	4770      	bx	lr

0800861e <__swhatbuf_r>:
 800861e:	b570      	push	{r4, r5, r6, lr}
 8008620:	460e      	mov	r6, r1
 8008622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008626:	2900      	cmp	r1, #0
 8008628:	b096      	sub	sp, #88	; 0x58
 800862a:	4614      	mov	r4, r2
 800862c:	461d      	mov	r5, r3
 800862e:	da08      	bge.n	8008642 <__swhatbuf_r+0x24>
 8008630:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008634:	2200      	movs	r2, #0
 8008636:	602a      	str	r2, [r5, #0]
 8008638:	061a      	lsls	r2, r3, #24
 800863a:	d410      	bmi.n	800865e <__swhatbuf_r+0x40>
 800863c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008640:	e00e      	b.n	8008660 <__swhatbuf_r+0x42>
 8008642:	466a      	mov	r2, sp
 8008644:	f001 f9fe 	bl	8009a44 <_fstat_r>
 8008648:	2800      	cmp	r0, #0
 800864a:	dbf1      	blt.n	8008630 <__swhatbuf_r+0x12>
 800864c:	9a01      	ldr	r2, [sp, #4]
 800864e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008652:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008656:	425a      	negs	r2, r3
 8008658:	415a      	adcs	r2, r3
 800865a:	602a      	str	r2, [r5, #0]
 800865c:	e7ee      	b.n	800863c <__swhatbuf_r+0x1e>
 800865e:	2340      	movs	r3, #64	; 0x40
 8008660:	2000      	movs	r0, #0
 8008662:	6023      	str	r3, [r4, #0]
 8008664:	b016      	add	sp, #88	; 0x58
 8008666:	bd70      	pop	{r4, r5, r6, pc}

08008668 <__smakebuf_r>:
 8008668:	898b      	ldrh	r3, [r1, #12]
 800866a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800866c:	079d      	lsls	r5, r3, #30
 800866e:	4606      	mov	r6, r0
 8008670:	460c      	mov	r4, r1
 8008672:	d507      	bpl.n	8008684 <__smakebuf_r+0x1c>
 8008674:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	6123      	str	r3, [r4, #16]
 800867c:	2301      	movs	r3, #1
 800867e:	6163      	str	r3, [r4, #20]
 8008680:	b002      	add	sp, #8
 8008682:	bd70      	pop	{r4, r5, r6, pc}
 8008684:	ab01      	add	r3, sp, #4
 8008686:	466a      	mov	r2, sp
 8008688:	f7ff ffc9 	bl	800861e <__swhatbuf_r>
 800868c:	9900      	ldr	r1, [sp, #0]
 800868e:	4605      	mov	r5, r0
 8008690:	4630      	mov	r0, r6
 8008692:	f000 fd95 	bl	80091c0 <_malloc_r>
 8008696:	b948      	cbnz	r0, 80086ac <__smakebuf_r+0x44>
 8008698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800869c:	059a      	lsls	r2, r3, #22
 800869e:	d4ef      	bmi.n	8008680 <__smakebuf_r+0x18>
 80086a0:	f023 0303 	bic.w	r3, r3, #3
 80086a4:	f043 0302 	orr.w	r3, r3, #2
 80086a8:	81a3      	strh	r3, [r4, #12]
 80086aa:	e7e3      	b.n	8008674 <__smakebuf_r+0xc>
 80086ac:	4b0d      	ldr	r3, [pc, #52]	; (80086e4 <__smakebuf_r+0x7c>)
 80086ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80086b0:	89a3      	ldrh	r3, [r4, #12]
 80086b2:	6020      	str	r0, [r4, #0]
 80086b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086b8:	81a3      	strh	r3, [r4, #12]
 80086ba:	9b00      	ldr	r3, [sp, #0]
 80086bc:	6163      	str	r3, [r4, #20]
 80086be:	9b01      	ldr	r3, [sp, #4]
 80086c0:	6120      	str	r0, [r4, #16]
 80086c2:	b15b      	cbz	r3, 80086dc <__smakebuf_r+0x74>
 80086c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086c8:	4630      	mov	r0, r6
 80086ca:	f001 f9cd 	bl	8009a68 <_isatty_r>
 80086ce:	b128      	cbz	r0, 80086dc <__smakebuf_r+0x74>
 80086d0:	89a3      	ldrh	r3, [r4, #12]
 80086d2:	f023 0303 	bic.w	r3, r3, #3
 80086d6:	f043 0301 	orr.w	r3, r3, #1
 80086da:	81a3      	strh	r3, [r4, #12]
 80086dc:	89a0      	ldrh	r0, [r4, #12]
 80086de:	4305      	orrs	r5, r0
 80086e0:	81a5      	strh	r5, [r4, #12]
 80086e2:	e7cd      	b.n	8008680 <__smakebuf_r+0x18>
 80086e4:	08007d91 	.word	0x08007d91

080086e8 <malloc>:
 80086e8:	4b02      	ldr	r3, [pc, #8]	; (80086f4 <malloc+0xc>)
 80086ea:	4601      	mov	r1, r0
 80086ec:	6818      	ldr	r0, [r3, #0]
 80086ee:	f000 bd67 	b.w	80091c0 <_malloc_r>
 80086f2:	bf00      	nop
 80086f4:	2000000c 	.word	0x2000000c

080086f8 <__ascii_mbtowc>:
 80086f8:	b082      	sub	sp, #8
 80086fa:	b901      	cbnz	r1, 80086fe <__ascii_mbtowc+0x6>
 80086fc:	a901      	add	r1, sp, #4
 80086fe:	b142      	cbz	r2, 8008712 <__ascii_mbtowc+0x1a>
 8008700:	b14b      	cbz	r3, 8008716 <__ascii_mbtowc+0x1e>
 8008702:	7813      	ldrb	r3, [r2, #0]
 8008704:	600b      	str	r3, [r1, #0]
 8008706:	7812      	ldrb	r2, [r2, #0]
 8008708:	1e10      	subs	r0, r2, #0
 800870a:	bf18      	it	ne
 800870c:	2001      	movne	r0, #1
 800870e:	b002      	add	sp, #8
 8008710:	4770      	bx	lr
 8008712:	4610      	mov	r0, r2
 8008714:	e7fb      	b.n	800870e <__ascii_mbtowc+0x16>
 8008716:	f06f 0001 	mvn.w	r0, #1
 800871a:	e7f8      	b.n	800870e <__ascii_mbtowc+0x16>

0800871c <memcpy>:
 800871c:	440a      	add	r2, r1
 800871e:	4291      	cmp	r1, r2
 8008720:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008724:	d100      	bne.n	8008728 <memcpy+0xc>
 8008726:	4770      	bx	lr
 8008728:	b510      	push	{r4, lr}
 800872a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800872e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008732:	4291      	cmp	r1, r2
 8008734:	d1f9      	bne.n	800872a <memcpy+0xe>
 8008736:	bd10      	pop	{r4, pc}

08008738 <_Balloc>:
 8008738:	b570      	push	{r4, r5, r6, lr}
 800873a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800873c:	4604      	mov	r4, r0
 800873e:	460d      	mov	r5, r1
 8008740:	b976      	cbnz	r6, 8008760 <_Balloc+0x28>
 8008742:	2010      	movs	r0, #16
 8008744:	f7ff ffd0 	bl	80086e8 <malloc>
 8008748:	4602      	mov	r2, r0
 800874a:	6260      	str	r0, [r4, #36]	; 0x24
 800874c:	b920      	cbnz	r0, 8008758 <_Balloc+0x20>
 800874e:	4b18      	ldr	r3, [pc, #96]	; (80087b0 <_Balloc+0x78>)
 8008750:	4818      	ldr	r0, [pc, #96]	; (80087b4 <_Balloc+0x7c>)
 8008752:	2166      	movs	r1, #102	; 0x66
 8008754:	f001 f936 	bl	80099c4 <__assert_func>
 8008758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800875c:	6006      	str	r6, [r0, #0]
 800875e:	60c6      	str	r6, [r0, #12]
 8008760:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008762:	68f3      	ldr	r3, [r6, #12]
 8008764:	b183      	cbz	r3, 8008788 <_Balloc+0x50>
 8008766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800876e:	b9b8      	cbnz	r0, 80087a0 <_Balloc+0x68>
 8008770:	2101      	movs	r1, #1
 8008772:	fa01 f605 	lsl.w	r6, r1, r5
 8008776:	1d72      	adds	r2, r6, #5
 8008778:	0092      	lsls	r2, r2, #2
 800877a:	4620      	mov	r0, r4
 800877c:	f000 fc9d 	bl	80090ba <_calloc_r>
 8008780:	b160      	cbz	r0, 800879c <_Balloc+0x64>
 8008782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008786:	e00e      	b.n	80087a6 <_Balloc+0x6e>
 8008788:	2221      	movs	r2, #33	; 0x21
 800878a:	2104      	movs	r1, #4
 800878c:	4620      	mov	r0, r4
 800878e:	f000 fc94 	bl	80090ba <_calloc_r>
 8008792:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008794:	60f0      	str	r0, [r6, #12]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d1e4      	bne.n	8008766 <_Balloc+0x2e>
 800879c:	2000      	movs	r0, #0
 800879e:	bd70      	pop	{r4, r5, r6, pc}
 80087a0:	6802      	ldr	r2, [r0, #0]
 80087a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80087a6:	2300      	movs	r3, #0
 80087a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80087ac:	e7f7      	b.n	800879e <_Balloc+0x66>
 80087ae:	bf00      	nop
 80087b0:	08009ec6 	.word	0x08009ec6
 80087b4:	0800a028 	.word	0x0800a028

080087b8 <_Bfree>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80087bc:	4605      	mov	r5, r0
 80087be:	460c      	mov	r4, r1
 80087c0:	b976      	cbnz	r6, 80087e0 <_Bfree+0x28>
 80087c2:	2010      	movs	r0, #16
 80087c4:	f7ff ff90 	bl	80086e8 <malloc>
 80087c8:	4602      	mov	r2, r0
 80087ca:	6268      	str	r0, [r5, #36]	; 0x24
 80087cc:	b920      	cbnz	r0, 80087d8 <_Bfree+0x20>
 80087ce:	4b09      	ldr	r3, [pc, #36]	; (80087f4 <_Bfree+0x3c>)
 80087d0:	4809      	ldr	r0, [pc, #36]	; (80087f8 <_Bfree+0x40>)
 80087d2:	218a      	movs	r1, #138	; 0x8a
 80087d4:	f001 f8f6 	bl	80099c4 <__assert_func>
 80087d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087dc:	6006      	str	r6, [r0, #0]
 80087de:	60c6      	str	r6, [r0, #12]
 80087e0:	b13c      	cbz	r4, 80087f2 <_Bfree+0x3a>
 80087e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80087e4:	6862      	ldr	r2, [r4, #4]
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087ec:	6021      	str	r1, [r4, #0]
 80087ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087f2:	bd70      	pop	{r4, r5, r6, pc}
 80087f4:	08009ec6 	.word	0x08009ec6
 80087f8:	0800a028 	.word	0x0800a028

080087fc <__multadd>:
 80087fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008800:	690d      	ldr	r5, [r1, #16]
 8008802:	4607      	mov	r7, r0
 8008804:	460c      	mov	r4, r1
 8008806:	461e      	mov	r6, r3
 8008808:	f101 0c14 	add.w	ip, r1, #20
 800880c:	2000      	movs	r0, #0
 800880e:	f8dc 3000 	ldr.w	r3, [ip]
 8008812:	b299      	uxth	r1, r3
 8008814:	fb02 6101 	mla	r1, r2, r1, r6
 8008818:	0c1e      	lsrs	r6, r3, #16
 800881a:	0c0b      	lsrs	r3, r1, #16
 800881c:	fb02 3306 	mla	r3, r2, r6, r3
 8008820:	b289      	uxth	r1, r1
 8008822:	3001      	adds	r0, #1
 8008824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008828:	4285      	cmp	r5, r0
 800882a:	f84c 1b04 	str.w	r1, [ip], #4
 800882e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008832:	dcec      	bgt.n	800880e <__multadd+0x12>
 8008834:	b30e      	cbz	r6, 800887a <__multadd+0x7e>
 8008836:	68a3      	ldr	r3, [r4, #8]
 8008838:	42ab      	cmp	r3, r5
 800883a:	dc19      	bgt.n	8008870 <__multadd+0x74>
 800883c:	6861      	ldr	r1, [r4, #4]
 800883e:	4638      	mov	r0, r7
 8008840:	3101      	adds	r1, #1
 8008842:	f7ff ff79 	bl	8008738 <_Balloc>
 8008846:	4680      	mov	r8, r0
 8008848:	b928      	cbnz	r0, 8008856 <__multadd+0x5a>
 800884a:	4602      	mov	r2, r0
 800884c:	4b0c      	ldr	r3, [pc, #48]	; (8008880 <__multadd+0x84>)
 800884e:	480d      	ldr	r0, [pc, #52]	; (8008884 <__multadd+0x88>)
 8008850:	21b5      	movs	r1, #181	; 0xb5
 8008852:	f001 f8b7 	bl	80099c4 <__assert_func>
 8008856:	6922      	ldr	r2, [r4, #16]
 8008858:	3202      	adds	r2, #2
 800885a:	f104 010c 	add.w	r1, r4, #12
 800885e:	0092      	lsls	r2, r2, #2
 8008860:	300c      	adds	r0, #12
 8008862:	f7ff ff5b 	bl	800871c <memcpy>
 8008866:	4621      	mov	r1, r4
 8008868:	4638      	mov	r0, r7
 800886a:	f7ff ffa5 	bl	80087b8 <_Bfree>
 800886e:	4644      	mov	r4, r8
 8008870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008874:	3501      	adds	r5, #1
 8008876:	615e      	str	r6, [r3, #20]
 8008878:	6125      	str	r5, [r4, #16]
 800887a:	4620      	mov	r0, r4
 800887c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008880:	08009f38 	.word	0x08009f38
 8008884:	0800a028 	.word	0x0800a028

08008888 <__s2b>:
 8008888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800888c:	460c      	mov	r4, r1
 800888e:	4615      	mov	r5, r2
 8008890:	461f      	mov	r7, r3
 8008892:	2209      	movs	r2, #9
 8008894:	3308      	adds	r3, #8
 8008896:	4606      	mov	r6, r0
 8008898:	fb93 f3f2 	sdiv	r3, r3, r2
 800889c:	2100      	movs	r1, #0
 800889e:	2201      	movs	r2, #1
 80088a0:	429a      	cmp	r2, r3
 80088a2:	db09      	blt.n	80088b8 <__s2b+0x30>
 80088a4:	4630      	mov	r0, r6
 80088a6:	f7ff ff47 	bl	8008738 <_Balloc>
 80088aa:	b940      	cbnz	r0, 80088be <__s2b+0x36>
 80088ac:	4602      	mov	r2, r0
 80088ae:	4b19      	ldr	r3, [pc, #100]	; (8008914 <__s2b+0x8c>)
 80088b0:	4819      	ldr	r0, [pc, #100]	; (8008918 <__s2b+0x90>)
 80088b2:	21ce      	movs	r1, #206	; 0xce
 80088b4:	f001 f886 	bl	80099c4 <__assert_func>
 80088b8:	0052      	lsls	r2, r2, #1
 80088ba:	3101      	adds	r1, #1
 80088bc:	e7f0      	b.n	80088a0 <__s2b+0x18>
 80088be:	9b08      	ldr	r3, [sp, #32]
 80088c0:	6143      	str	r3, [r0, #20]
 80088c2:	2d09      	cmp	r5, #9
 80088c4:	f04f 0301 	mov.w	r3, #1
 80088c8:	6103      	str	r3, [r0, #16]
 80088ca:	dd16      	ble.n	80088fa <__s2b+0x72>
 80088cc:	f104 0909 	add.w	r9, r4, #9
 80088d0:	46c8      	mov	r8, r9
 80088d2:	442c      	add	r4, r5
 80088d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80088d8:	4601      	mov	r1, r0
 80088da:	3b30      	subs	r3, #48	; 0x30
 80088dc:	220a      	movs	r2, #10
 80088de:	4630      	mov	r0, r6
 80088e0:	f7ff ff8c 	bl	80087fc <__multadd>
 80088e4:	45a0      	cmp	r8, r4
 80088e6:	d1f5      	bne.n	80088d4 <__s2b+0x4c>
 80088e8:	f1a5 0408 	sub.w	r4, r5, #8
 80088ec:	444c      	add	r4, r9
 80088ee:	1b2d      	subs	r5, r5, r4
 80088f0:	1963      	adds	r3, r4, r5
 80088f2:	42bb      	cmp	r3, r7
 80088f4:	db04      	blt.n	8008900 <__s2b+0x78>
 80088f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088fa:	340a      	adds	r4, #10
 80088fc:	2509      	movs	r5, #9
 80088fe:	e7f6      	b.n	80088ee <__s2b+0x66>
 8008900:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008904:	4601      	mov	r1, r0
 8008906:	3b30      	subs	r3, #48	; 0x30
 8008908:	220a      	movs	r2, #10
 800890a:	4630      	mov	r0, r6
 800890c:	f7ff ff76 	bl	80087fc <__multadd>
 8008910:	e7ee      	b.n	80088f0 <__s2b+0x68>
 8008912:	bf00      	nop
 8008914:	08009f38 	.word	0x08009f38
 8008918:	0800a028 	.word	0x0800a028

0800891c <__hi0bits>:
 800891c:	0c03      	lsrs	r3, r0, #16
 800891e:	041b      	lsls	r3, r3, #16
 8008920:	b9d3      	cbnz	r3, 8008958 <__hi0bits+0x3c>
 8008922:	0400      	lsls	r0, r0, #16
 8008924:	2310      	movs	r3, #16
 8008926:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800892a:	bf04      	itt	eq
 800892c:	0200      	lsleq	r0, r0, #8
 800892e:	3308      	addeq	r3, #8
 8008930:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008934:	bf04      	itt	eq
 8008936:	0100      	lsleq	r0, r0, #4
 8008938:	3304      	addeq	r3, #4
 800893a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800893e:	bf04      	itt	eq
 8008940:	0080      	lsleq	r0, r0, #2
 8008942:	3302      	addeq	r3, #2
 8008944:	2800      	cmp	r0, #0
 8008946:	db05      	blt.n	8008954 <__hi0bits+0x38>
 8008948:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800894c:	f103 0301 	add.w	r3, r3, #1
 8008950:	bf08      	it	eq
 8008952:	2320      	moveq	r3, #32
 8008954:	4618      	mov	r0, r3
 8008956:	4770      	bx	lr
 8008958:	2300      	movs	r3, #0
 800895a:	e7e4      	b.n	8008926 <__hi0bits+0xa>

0800895c <__lo0bits>:
 800895c:	6803      	ldr	r3, [r0, #0]
 800895e:	f013 0207 	ands.w	r2, r3, #7
 8008962:	4601      	mov	r1, r0
 8008964:	d00b      	beq.n	800897e <__lo0bits+0x22>
 8008966:	07da      	lsls	r2, r3, #31
 8008968:	d423      	bmi.n	80089b2 <__lo0bits+0x56>
 800896a:	0798      	lsls	r0, r3, #30
 800896c:	bf49      	itett	mi
 800896e:	085b      	lsrmi	r3, r3, #1
 8008970:	089b      	lsrpl	r3, r3, #2
 8008972:	2001      	movmi	r0, #1
 8008974:	600b      	strmi	r3, [r1, #0]
 8008976:	bf5c      	itt	pl
 8008978:	600b      	strpl	r3, [r1, #0]
 800897a:	2002      	movpl	r0, #2
 800897c:	4770      	bx	lr
 800897e:	b298      	uxth	r0, r3
 8008980:	b9a8      	cbnz	r0, 80089ae <__lo0bits+0x52>
 8008982:	0c1b      	lsrs	r3, r3, #16
 8008984:	2010      	movs	r0, #16
 8008986:	b2da      	uxtb	r2, r3
 8008988:	b90a      	cbnz	r2, 800898e <__lo0bits+0x32>
 800898a:	3008      	adds	r0, #8
 800898c:	0a1b      	lsrs	r3, r3, #8
 800898e:	071a      	lsls	r2, r3, #28
 8008990:	bf04      	itt	eq
 8008992:	091b      	lsreq	r3, r3, #4
 8008994:	3004      	addeq	r0, #4
 8008996:	079a      	lsls	r2, r3, #30
 8008998:	bf04      	itt	eq
 800899a:	089b      	lsreq	r3, r3, #2
 800899c:	3002      	addeq	r0, #2
 800899e:	07da      	lsls	r2, r3, #31
 80089a0:	d403      	bmi.n	80089aa <__lo0bits+0x4e>
 80089a2:	085b      	lsrs	r3, r3, #1
 80089a4:	f100 0001 	add.w	r0, r0, #1
 80089a8:	d005      	beq.n	80089b6 <__lo0bits+0x5a>
 80089aa:	600b      	str	r3, [r1, #0]
 80089ac:	4770      	bx	lr
 80089ae:	4610      	mov	r0, r2
 80089b0:	e7e9      	b.n	8008986 <__lo0bits+0x2a>
 80089b2:	2000      	movs	r0, #0
 80089b4:	4770      	bx	lr
 80089b6:	2020      	movs	r0, #32
 80089b8:	4770      	bx	lr
	...

080089bc <__i2b>:
 80089bc:	b510      	push	{r4, lr}
 80089be:	460c      	mov	r4, r1
 80089c0:	2101      	movs	r1, #1
 80089c2:	f7ff feb9 	bl	8008738 <_Balloc>
 80089c6:	4602      	mov	r2, r0
 80089c8:	b928      	cbnz	r0, 80089d6 <__i2b+0x1a>
 80089ca:	4b05      	ldr	r3, [pc, #20]	; (80089e0 <__i2b+0x24>)
 80089cc:	4805      	ldr	r0, [pc, #20]	; (80089e4 <__i2b+0x28>)
 80089ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80089d2:	f000 fff7 	bl	80099c4 <__assert_func>
 80089d6:	2301      	movs	r3, #1
 80089d8:	6144      	str	r4, [r0, #20]
 80089da:	6103      	str	r3, [r0, #16]
 80089dc:	bd10      	pop	{r4, pc}
 80089de:	bf00      	nop
 80089e0:	08009f38 	.word	0x08009f38
 80089e4:	0800a028 	.word	0x0800a028

080089e8 <__multiply>:
 80089e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ec:	4691      	mov	r9, r2
 80089ee:	690a      	ldr	r2, [r1, #16]
 80089f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	bfb8      	it	lt
 80089f8:	460b      	movlt	r3, r1
 80089fa:	460c      	mov	r4, r1
 80089fc:	bfbc      	itt	lt
 80089fe:	464c      	movlt	r4, r9
 8008a00:	4699      	movlt	r9, r3
 8008a02:	6927      	ldr	r7, [r4, #16]
 8008a04:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a08:	68a3      	ldr	r3, [r4, #8]
 8008a0a:	6861      	ldr	r1, [r4, #4]
 8008a0c:	eb07 060a 	add.w	r6, r7, sl
 8008a10:	42b3      	cmp	r3, r6
 8008a12:	b085      	sub	sp, #20
 8008a14:	bfb8      	it	lt
 8008a16:	3101      	addlt	r1, #1
 8008a18:	f7ff fe8e 	bl	8008738 <_Balloc>
 8008a1c:	b930      	cbnz	r0, 8008a2c <__multiply+0x44>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	4b44      	ldr	r3, [pc, #272]	; (8008b34 <__multiply+0x14c>)
 8008a22:	4845      	ldr	r0, [pc, #276]	; (8008b38 <__multiply+0x150>)
 8008a24:	f240 115d 	movw	r1, #349	; 0x15d
 8008a28:	f000 ffcc 	bl	80099c4 <__assert_func>
 8008a2c:	f100 0514 	add.w	r5, r0, #20
 8008a30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008a34:	462b      	mov	r3, r5
 8008a36:	2200      	movs	r2, #0
 8008a38:	4543      	cmp	r3, r8
 8008a3a:	d321      	bcc.n	8008a80 <__multiply+0x98>
 8008a3c:	f104 0314 	add.w	r3, r4, #20
 8008a40:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008a44:	f109 0314 	add.w	r3, r9, #20
 8008a48:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008a4c:	9202      	str	r2, [sp, #8]
 8008a4e:	1b3a      	subs	r2, r7, r4
 8008a50:	3a15      	subs	r2, #21
 8008a52:	f022 0203 	bic.w	r2, r2, #3
 8008a56:	3204      	adds	r2, #4
 8008a58:	f104 0115 	add.w	r1, r4, #21
 8008a5c:	428f      	cmp	r7, r1
 8008a5e:	bf38      	it	cc
 8008a60:	2204      	movcc	r2, #4
 8008a62:	9201      	str	r2, [sp, #4]
 8008a64:	9a02      	ldr	r2, [sp, #8]
 8008a66:	9303      	str	r3, [sp, #12]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d80c      	bhi.n	8008a86 <__multiply+0x9e>
 8008a6c:	2e00      	cmp	r6, #0
 8008a6e:	dd03      	ble.n	8008a78 <__multiply+0x90>
 8008a70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d05a      	beq.n	8008b2e <__multiply+0x146>
 8008a78:	6106      	str	r6, [r0, #16]
 8008a7a:	b005      	add	sp, #20
 8008a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a80:	f843 2b04 	str.w	r2, [r3], #4
 8008a84:	e7d8      	b.n	8008a38 <__multiply+0x50>
 8008a86:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a8a:	f1ba 0f00 	cmp.w	sl, #0
 8008a8e:	d024      	beq.n	8008ada <__multiply+0xf2>
 8008a90:	f104 0e14 	add.w	lr, r4, #20
 8008a94:	46a9      	mov	r9, r5
 8008a96:	f04f 0c00 	mov.w	ip, #0
 8008a9a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008a9e:	f8d9 1000 	ldr.w	r1, [r9]
 8008aa2:	fa1f fb82 	uxth.w	fp, r2
 8008aa6:	b289      	uxth	r1, r1
 8008aa8:	fb0a 110b 	mla	r1, sl, fp, r1
 8008aac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008ab0:	f8d9 2000 	ldr.w	r2, [r9]
 8008ab4:	4461      	add	r1, ip
 8008ab6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008aba:	fb0a c20b 	mla	r2, sl, fp, ip
 8008abe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008ac2:	b289      	uxth	r1, r1
 8008ac4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ac8:	4577      	cmp	r7, lr
 8008aca:	f849 1b04 	str.w	r1, [r9], #4
 8008ace:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ad2:	d8e2      	bhi.n	8008a9a <__multiply+0xb2>
 8008ad4:	9a01      	ldr	r2, [sp, #4]
 8008ad6:	f845 c002 	str.w	ip, [r5, r2]
 8008ada:	9a03      	ldr	r2, [sp, #12]
 8008adc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ae0:	3304      	adds	r3, #4
 8008ae2:	f1b9 0f00 	cmp.w	r9, #0
 8008ae6:	d020      	beq.n	8008b2a <__multiply+0x142>
 8008ae8:	6829      	ldr	r1, [r5, #0]
 8008aea:	f104 0c14 	add.w	ip, r4, #20
 8008aee:	46ae      	mov	lr, r5
 8008af0:	f04f 0a00 	mov.w	sl, #0
 8008af4:	f8bc b000 	ldrh.w	fp, [ip]
 8008af8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008afc:	fb09 220b 	mla	r2, r9, fp, r2
 8008b00:	4492      	add	sl, r2
 8008b02:	b289      	uxth	r1, r1
 8008b04:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008b08:	f84e 1b04 	str.w	r1, [lr], #4
 8008b0c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b10:	f8be 1000 	ldrh.w	r1, [lr]
 8008b14:	0c12      	lsrs	r2, r2, #16
 8008b16:	fb09 1102 	mla	r1, r9, r2, r1
 8008b1a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008b1e:	4567      	cmp	r7, ip
 8008b20:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008b24:	d8e6      	bhi.n	8008af4 <__multiply+0x10c>
 8008b26:	9a01      	ldr	r2, [sp, #4]
 8008b28:	50a9      	str	r1, [r5, r2]
 8008b2a:	3504      	adds	r5, #4
 8008b2c:	e79a      	b.n	8008a64 <__multiply+0x7c>
 8008b2e:	3e01      	subs	r6, #1
 8008b30:	e79c      	b.n	8008a6c <__multiply+0x84>
 8008b32:	bf00      	nop
 8008b34:	08009f38 	.word	0x08009f38
 8008b38:	0800a028 	.word	0x0800a028

08008b3c <__pow5mult>:
 8008b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b40:	4615      	mov	r5, r2
 8008b42:	f012 0203 	ands.w	r2, r2, #3
 8008b46:	4606      	mov	r6, r0
 8008b48:	460f      	mov	r7, r1
 8008b4a:	d007      	beq.n	8008b5c <__pow5mult+0x20>
 8008b4c:	4c25      	ldr	r4, [pc, #148]	; (8008be4 <__pow5mult+0xa8>)
 8008b4e:	3a01      	subs	r2, #1
 8008b50:	2300      	movs	r3, #0
 8008b52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b56:	f7ff fe51 	bl	80087fc <__multadd>
 8008b5a:	4607      	mov	r7, r0
 8008b5c:	10ad      	asrs	r5, r5, #2
 8008b5e:	d03d      	beq.n	8008bdc <__pow5mult+0xa0>
 8008b60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b62:	b97c      	cbnz	r4, 8008b84 <__pow5mult+0x48>
 8008b64:	2010      	movs	r0, #16
 8008b66:	f7ff fdbf 	bl	80086e8 <malloc>
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	6270      	str	r0, [r6, #36]	; 0x24
 8008b6e:	b928      	cbnz	r0, 8008b7c <__pow5mult+0x40>
 8008b70:	4b1d      	ldr	r3, [pc, #116]	; (8008be8 <__pow5mult+0xac>)
 8008b72:	481e      	ldr	r0, [pc, #120]	; (8008bec <__pow5mult+0xb0>)
 8008b74:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008b78:	f000 ff24 	bl	80099c4 <__assert_func>
 8008b7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b80:	6004      	str	r4, [r0, #0]
 8008b82:	60c4      	str	r4, [r0, #12]
 8008b84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b8c:	b94c      	cbnz	r4, 8008ba2 <__pow5mult+0x66>
 8008b8e:	f240 2171 	movw	r1, #625	; 0x271
 8008b92:	4630      	mov	r0, r6
 8008b94:	f7ff ff12 	bl	80089bc <__i2b>
 8008b98:	2300      	movs	r3, #0
 8008b9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b9e:	4604      	mov	r4, r0
 8008ba0:	6003      	str	r3, [r0, #0]
 8008ba2:	f04f 0900 	mov.w	r9, #0
 8008ba6:	07eb      	lsls	r3, r5, #31
 8008ba8:	d50a      	bpl.n	8008bc0 <__pow5mult+0x84>
 8008baa:	4639      	mov	r1, r7
 8008bac:	4622      	mov	r2, r4
 8008bae:	4630      	mov	r0, r6
 8008bb0:	f7ff ff1a 	bl	80089e8 <__multiply>
 8008bb4:	4639      	mov	r1, r7
 8008bb6:	4680      	mov	r8, r0
 8008bb8:	4630      	mov	r0, r6
 8008bba:	f7ff fdfd 	bl	80087b8 <_Bfree>
 8008bbe:	4647      	mov	r7, r8
 8008bc0:	106d      	asrs	r5, r5, #1
 8008bc2:	d00b      	beq.n	8008bdc <__pow5mult+0xa0>
 8008bc4:	6820      	ldr	r0, [r4, #0]
 8008bc6:	b938      	cbnz	r0, 8008bd8 <__pow5mult+0x9c>
 8008bc8:	4622      	mov	r2, r4
 8008bca:	4621      	mov	r1, r4
 8008bcc:	4630      	mov	r0, r6
 8008bce:	f7ff ff0b 	bl	80089e8 <__multiply>
 8008bd2:	6020      	str	r0, [r4, #0]
 8008bd4:	f8c0 9000 	str.w	r9, [r0]
 8008bd8:	4604      	mov	r4, r0
 8008bda:	e7e4      	b.n	8008ba6 <__pow5mult+0x6a>
 8008bdc:	4638      	mov	r0, r7
 8008bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008be2:	bf00      	nop
 8008be4:	0800a178 	.word	0x0800a178
 8008be8:	08009ec6 	.word	0x08009ec6
 8008bec:	0800a028 	.word	0x0800a028

08008bf0 <__lshift>:
 8008bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bf4:	460c      	mov	r4, r1
 8008bf6:	6849      	ldr	r1, [r1, #4]
 8008bf8:	6923      	ldr	r3, [r4, #16]
 8008bfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bfe:	68a3      	ldr	r3, [r4, #8]
 8008c00:	4607      	mov	r7, r0
 8008c02:	4691      	mov	r9, r2
 8008c04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c08:	f108 0601 	add.w	r6, r8, #1
 8008c0c:	42b3      	cmp	r3, r6
 8008c0e:	db0b      	blt.n	8008c28 <__lshift+0x38>
 8008c10:	4638      	mov	r0, r7
 8008c12:	f7ff fd91 	bl	8008738 <_Balloc>
 8008c16:	4605      	mov	r5, r0
 8008c18:	b948      	cbnz	r0, 8008c2e <__lshift+0x3e>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	4b2a      	ldr	r3, [pc, #168]	; (8008cc8 <__lshift+0xd8>)
 8008c1e:	482b      	ldr	r0, [pc, #172]	; (8008ccc <__lshift+0xdc>)
 8008c20:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c24:	f000 fece 	bl	80099c4 <__assert_func>
 8008c28:	3101      	adds	r1, #1
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	e7ee      	b.n	8008c0c <__lshift+0x1c>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f100 0114 	add.w	r1, r0, #20
 8008c34:	f100 0210 	add.w	r2, r0, #16
 8008c38:	4618      	mov	r0, r3
 8008c3a:	4553      	cmp	r3, sl
 8008c3c:	db37      	blt.n	8008cae <__lshift+0xbe>
 8008c3e:	6920      	ldr	r0, [r4, #16]
 8008c40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c44:	f104 0314 	add.w	r3, r4, #20
 8008c48:	f019 091f 	ands.w	r9, r9, #31
 8008c4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008c54:	d02f      	beq.n	8008cb6 <__lshift+0xc6>
 8008c56:	f1c9 0e20 	rsb	lr, r9, #32
 8008c5a:	468a      	mov	sl, r1
 8008c5c:	f04f 0c00 	mov.w	ip, #0
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	fa02 f209 	lsl.w	r2, r2, r9
 8008c66:	ea42 020c 	orr.w	r2, r2, ip
 8008c6a:	f84a 2b04 	str.w	r2, [sl], #4
 8008c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c72:	4298      	cmp	r0, r3
 8008c74:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008c78:	d8f2      	bhi.n	8008c60 <__lshift+0x70>
 8008c7a:	1b03      	subs	r3, r0, r4
 8008c7c:	3b15      	subs	r3, #21
 8008c7e:	f023 0303 	bic.w	r3, r3, #3
 8008c82:	3304      	adds	r3, #4
 8008c84:	f104 0215 	add.w	r2, r4, #21
 8008c88:	4290      	cmp	r0, r2
 8008c8a:	bf38      	it	cc
 8008c8c:	2304      	movcc	r3, #4
 8008c8e:	f841 c003 	str.w	ip, [r1, r3]
 8008c92:	f1bc 0f00 	cmp.w	ip, #0
 8008c96:	d001      	beq.n	8008c9c <__lshift+0xac>
 8008c98:	f108 0602 	add.w	r6, r8, #2
 8008c9c:	3e01      	subs	r6, #1
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	612e      	str	r6, [r5, #16]
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	f7ff fd88 	bl	80087b8 <_Bfree>
 8008ca8:	4628      	mov	r0, r5
 8008caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cae:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	e7c1      	b.n	8008c3a <__lshift+0x4a>
 8008cb6:	3904      	subs	r1, #4
 8008cb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cbc:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cc0:	4298      	cmp	r0, r3
 8008cc2:	d8f9      	bhi.n	8008cb8 <__lshift+0xc8>
 8008cc4:	e7ea      	b.n	8008c9c <__lshift+0xac>
 8008cc6:	bf00      	nop
 8008cc8:	08009f38 	.word	0x08009f38
 8008ccc:	0800a028 	.word	0x0800a028

08008cd0 <__mcmp>:
 8008cd0:	b530      	push	{r4, r5, lr}
 8008cd2:	6902      	ldr	r2, [r0, #16]
 8008cd4:	690c      	ldr	r4, [r1, #16]
 8008cd6:	1b12      	subs	r2, r2, r4
 8008cd8:	d10e      	bne.n	8008cf8 <__mcmp+0x28>
 8008cda:	f100 0314 	add.w	r3, r0, #20
 8008cde:	3114      	adds	r1, #20
 8008ce0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008ce4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008ce8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008cec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008cf0:	42a5      	cmp	r5, r4
 8008cf2:	d003      	beq.n	8008cfc <__mcmp+0x2c>
 8008cf4:	d305      	bcc.n	8008d02 <__mcmp+0x32>
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	bd30      	pop	{r4, r5, pc}
 8008cfc:	4283      	cmp	r3, r0
 8008cfe:	d3f3      	bcc.n	8008ce8 <__mcmp+0x18>
 8008d00:	e7fa      	b.n	8008cf8 <__mcmp+0x28>
 8008d02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d06:	e7f7      	b.n	8008cf8 <__mcmp+0x28>

08008d08 <__mdiff>:
 8008d08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0c:	460c      	mov	r4, r1
 8008d0e:	4606      	mov	r6, r0
 8008d10:	4611      	mov	r1, r2
 8008d12:	4620      	mov	r0, r4
 8008d14:	4690      	mov	r8, r2
 8008d16:	f7ff ffdb 	bl	8008cd0 <__mcmp>
 8008d1a:	1e05      	subs	r5, r0, #0
 8008d1c:	d110      	bne.n	8008d40 <__mdiff+0x38>
 8008d1e:	4629      	mov	r1, r5
 8008d20:	4630      	mov	r0, r6
 8008d22:	f7ff fd09 	bl	8008738 <_Balloc>
 8008d26:	b930      	cbnz	r0, 8008d36 <__mdiff+0x2e>
 8008d28:	4b3a      	ldr	r3, [pc, #232]	; (8008e14 <__mdiff+0x10c>)
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	f240 2132 	movw	r1, #562	; 0x232
 8008d30:	4839      	ldr	r0, [pc, #228]	; (8008e18 <__mdiff+0x110>)
 8008d32:	f000 fe47 	bl	80099c4 <__assert_func>
 8008d36:	2301      	movs	r3, #1
 8008d38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d40:	bfa4      	itt	ge
 8008d42:	4643      	movge	r3, r8
 8008d44:	46a0      	movge	r8, r4
 8008d46:	4630      	mov	r0, r6
 8008d48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008d4c:	bfa6      	itte	ge
 8008d4e:	461c      	movge	r4, r3
 8008d50:	2500      	movge	r5, #0
 8008d52:	2501      	movlt	r5, #1
 8008d54:	f7ff fcf0 	bl	8008738 <_Balloc>
 8008d58:	b920      	cbnz	r0, 8008d64 <__mdiff+0x5c>
 8008d5a:	4b2e      	ldr	r3, [pc, #184]	; (8008e14 <__mdiff+0x10c>)
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d62:	e7e5      	b.n	8008d30 <__mdiff+0x28>
 8008d64:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d68:	6926      	ldr	r6, [r4, #16]
 8008d6a:	60c5      	str	r5, [r0, #12]
 8008d6c:	f104 0914 	add.w	r9, r4, #20
 8008d70:	f108 0514 	add.w	r5, r8, #20
 8008d74:	f100 0e14 	add.w	lr, r0, #20
 8008d78:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008d7c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008d80:	f108 0210 	add.w	r2, r8, #16
 8008d84:	46f2      	mov	sl, lr
 8008d86:	2100      	movs	r1, #0
 8008d88:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008d90:	fa1f f883 	uxth.w	r8, r3
 8008d94:	fa11 f18b 	uxtah	r1, r1, fp
 8008d98:	0c1b      	lsrs	r3, r3, #16
 8008d9a:	eba1 0808 	sub.w	r8, r1, r8
 8008d9e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008da2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008da6:	fa1f f888 	uxth.w	r8, r8
 8008daa:	1419      	asrs	r1, r3, #16
 8008dac:	454e      	cmp	r6, r9
 8008dae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008db2:	f84a 3b04 	str.w	r3, [sl], #4
 8008db6:	d8e7      	bhi.n	8008d88 <__mdiff+0x80>
 8008db8:	1b33      	subs	r3, r6, r4
 8008dba:	3b15      	subs	r3, #21
 8008dbc:	f023 0303 	bic.w	r3, r3, #3
 8008dc0:	3304      	adds	r3, #4
 8008dc2:	3415      	adds	r4, #21
 8008dc4:	42a6      	cmp	r6, r4
 8008dc6:	bf38      	it	cc
 8008dc8:	2304      	movcc	r3, #4
 8008dca:	441d      	add	r5, r3
 8008dcc:	4473      	add	r3, lr
 8008dce:	469e      	mov	lr, r3
 8008dd0:	462e      	mov	r6, r5
 8008dd2:	4566      	cmp	r6, ip
 8008dd4:	d30e      	bcc.n	8008df4 <__mdiff+0xec>
 8008dd6:	f10c 0203 	add.w	r2, ip, #3
 8008dda:	1b52      	subs	r2, r2, r5
 8008ddc:	f022 0203 	bic.w	r2, r2, #3
 8008de0:	3d03      	subs	r5, #3
 8008de2:	45ac      	cmp	ip, r5
 8008de4:	bf38      	it	cc
 8008de6:	2200      	movcc	r2, #0
 8008de8:	441a      	add	r2, r3
 8008dea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008dee:	b17b      	cbz	r3, 8008e10 <__mdiff+0x108>
 8008df0:	6107      	str	r7, [r0, #16]
 8008df2:	e7a3      	b.n	8008d3c <__mdiff+0x34>
 8008df4:	f856 8b04 	ldr.w	r8, [r6], #4
 8008df8:	fa11 f288 	uxtah	r2, r1, r8
 8008dfc:	1414      	asrs	r4, r2, #16
 8008dfe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008e02:	b292      	uxth	r2, r2
 8008e04:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008e08:	f84e 2b04 	str.w	r2, [lr], #4
 8008e0c:	1421      	asrs	r1, r4, #16
 8008e0e:	e7e0      	b.n	8008dd2 <__mdiff+0xca>
 8008e10:	3f01      	subs	r7, #1
 8008e12:	e7ea      	b.n	8008dea <__mdiff+0xe2>
 8008e14:	08009f38 	.word	0x08009f38
 8008e18:	0800a028 	.word	0x0800a028

08008e1c <__ulp>:
 8008e1c:	b082      	sub	sp, #8
 8008e1e:	ed8d 0b00 	vstr	d0, [sp]
 8008e22:	9b01      	ldr	r3, [sp, #4]
 8008e24:	4912      	ldr	r1, [pc, #72]	; (8008e70 <__ulp+0x54>)
 8008e26:	4019      	ands	r1, r3
 8008e28:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008e2c:	2900      	cmp	r1, #0
 8008e2e:	dd05      	ble.n	8008e3c <__ulp+0x20>
 8008e30:	2200      	movs	r2, #0
 8008e32:	460b      	mov	r3, r1
 8008e34:	ec43 2b10 	vmov	d0, r2, r3
 8008e38:	b002      	add	sp, #8
 8008e3a:	4770      	bx	lr
 8008e3c:	4249      	negs	r1, r1
 8008e3e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008e42:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008e46:	f04f 0200 	mov.w	r2, #0
 8008e4a:	f04f 0300 	mov.w	r3, #0
 8008e4e:	da04      	bge.n	8008e5a <__ulp+0x3e>
 8008e50:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008e54:	fa41 f300 	asr.w	r3, r1, r0
 8008e58:	e7ec      	b.n	8008e34 <__ulp+0x18>
 8008e5a:	f1a0 0114 	sub.w	r1, r0, #20
 8008e5e:	291e      	cmp	r1, #30
 8008e60:	bfda      	itte	le
 8008e62:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008e66:	fa20 f101 	lsrle.w	r1, r0, r1
 8008e6a:	2101      	movgt	r1, #1
 8008e6c:	460a      	mov	r2, r1
 8008e6e:	e7e1      	b.n	8008e34 <__ulp+0x18>
 8008e70:	7ff00000 	.word	0x7ff00000

08008e74 <__b2d>:
 8008e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e76:	6905      	ldr	r5, [r0, #16]
 8008e78:	f100 0714 	add.w	r7, r0, #20
 8008e7c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008e80:	1f2e      	subs	r6, r5, #4
 8008e82:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008e86:	4620      	mov	r0, r4
 8008e88:	f7ff fd48 	bl	800891c <__hi0bits>
 8008e8c:	f1c0 0320 	rsb	r3, r0, #32
 8008e90:	280a      	cmp	r0, #10
 8008e92:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008f10 <__b2d+0x9c>
 8008e96:	600b      	str	r3, [r1, #0]
 8008e98:	dc14      	bgt.n	8008ec4 <__b2d+0x50>
 8008e9a:	f1c0 0e0b 	rsb	lr, r0, #11
 8008e9e:	fa24 f10e 	lsr.w	r1, r4, lr
 8008ea2:	42b7      	cmp	r7, r6
 8008ea4:	ea41 030c 	orr.w	r3, r1, ip
 8008ea8:	bf34      	ite	cc
 8008eaa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008eae:	2100      	movcs	r1, #0
 8008eb0:	3015      	adds	r0, #21
 8008eb2:	fa04 f000 	lsl.w	r0, r4, r0
 8008eb6:	fa21 f10e 	lsr.w	r1, r1, lr
 8008eba:	ea40 0201 	orr.w	r2, r0, r1
 8008ebe:	ec43 2b10 	vmov	d0, r2, r3
 8008ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ec4:	42b7      	cmp	r7, r6
 8008ec6:	bf3a      	itte	cc
 8008ec8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008ecc:	f1a5 0608 	subcc.w	r6, r5, #8
 8008ed0:	2100      	movcs	r1, #0
 8008ed2:	380b      	subs	r0, #11
 8008ed4:	d017      	beq.n	8008f06 <__b2d+0x92>
 8008ed6:	f1c0 0c20 	rsb	ip, r0, #32
 8008eda:	fa04 f500 	lsl.w	r5, r4, r0
 8008ede:	42be      	cmp	r6, r7
 8008ee0:	fa21 f40c 	lsr.w	r4, r1, ip
 8008ee4:	ea45 0504 	orr.w	r5, r5, r4
 8008ee8:	bf8c      	ite	hi
 8008eea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008eee:	2400      	movls	r4, #0
 8008ef0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008ef4:	fa01 f000 	lsl.w	r0, r1, r0
 8008ef8:	fa24 f40c 	lsr.w	r4, r4, ip
 8008efc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008f00:	ea40 0204 	orr.w	r2, r0, r4
 8008f04:	e7db      	b.n	8008ebe <__b2d+0x4a>
 8008f06:	ea44 030c 	orr.w	r3, r4, ip
 8008f0a:	460a      	mov	r2, r1
 8008f0c:	e7d7      	b.n	8008ebe <__b2d+0x4a>
 8008f0e:	bf00      	nop
 8008f10:	3ff00000 	.word	0x3ff00000

08008f14 <__d2b>:
 8008f14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f18:	4689      	mov	r9, r1
 8008f1a:	2101      	movs	r1, #1
 8008f1c:	ec57 6b10 	vmov	r6, r7, d0
 8008f20:	4690      	mov	r8, r2
 8008f22:	f7ff fc09 	bl	8008738 <_Balloc>
 8008f26:	4604      	mov	r4, r0
 8008f28:	b930      	cbnz	r0, 8008f38 <__d2b+0x24>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	4b25      	ldr	r3, [pc, #148]	; (8008fc4 <__d2b+0xb0>)
 8008f2e:	4826      	ldr	r0, [pc, #152]	; (8008fc8 <__d2b+0xb4>)
 8008f30:	f240 310a 	movw	r1, #778	; 0x30a
 8008f34:	f000 fd46 	bl	80099c4 <__assert_func>
 8008f38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008f3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f40:	bb35      	cbnz	r5, 8008f90 <__d2b+0x7c>
 8008f42:	2e00      	cmp	r6, #0
 8008f44:	9301      	str	r3, [sp, #4]
 8008f46:	d028      	beq.n	8008f9a <__d2b+0x86>
 8008f48:	4668      	mov	r0, sp
 8008f4a:	9600      	str	r6, [sp, #0]
 8008f4c:	f7ff fd06 	bl	800895c <__lo0bits>
 8008f50:	9900      	ldr	r1, [sp, #0]
 8008f52:	b300      	cbz	r0, 8008f96 <__d2b+0x82>
 8008f54:	9a01      	ldr	r2, [sp, #4]
 8008f56:	f1c0 0320 	rsb	r3, r0, #32
 8008f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f5e:	430b      	orrs	r3, r1
 8008f60:	40c2      	lsrs	r2, r0
 8008f62:	6163      	str	r3, [r4, #20]
 8008f64:	9201      	str	r2, [sp, #4]
 8008f66:	9b01      	ldr	r3, [sp, #4]
 8008f68:	61a3      	str	r3, [r4, #24]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	bf14      	ite	ne
 8008f6e:	2202      	movne	r2, #2
 8008f70:	2201      	moveq	r2, #1
 8008f72:	6122      	str	r2, [r4, #16]
 8008f74:	b1d5      	cbz	r5, 8008fac <__d2b+0x98>
 8008f76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008f7a:	4405      	add	r5, r0
 8008f7c:	f8c9 5000 	str.w	r5, [r9]
 8008f80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008f84:	f8c8 0000 	str.w	r0, [r8]
 8008f88:	4620      	mov	r0, r4
 8008f8a:	b003      	add	sp, #12
 8008f8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f94:	e7d5      	b.n	8008f42 <__d2b+0x2e>
 8008f96:	6161      	str	r1, [r4, #20]
 8008f98:	e7e5      	b.n	8008f66 <__d2b+0x52>
 8008f9a:	a801      	add	r0, sp, #4
 8008f9c:	f7ff fcde 	bl	800895c <__lo0bits>
 8008fa0:	9b01      	ldr	r3, [sp, #4]
 8008fa2:	6163      	str	r3, [r4, #20]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	6122      	str	r2, [r4, #16]
 8008fa8:	3020      	adds	r0, #32
 8008faa:	e7e3      	b.n	8008f74 <__d2b+0x60>
 8008fac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008fb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008fb4:	f8c9 0000 	str.w	r0, [r9]
 8008fb8:	6918      	ldr	r0, [r3, #16]
 8008fba:	f7ff fcaf 	bl	800891c <__hi0bits>
 8008fbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008fc2:	e7df      	b.n	8008f84 <__d2b+0x70>
 8008fc4:	08009f38 	.word	0x08009f38
 8008fc8:	0800a028 	.word	0x0800a028

08008fcc <__ratio>:
 8008fcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd0:	4688      	mov	r8, r1
 8008fd2:	4669      	mov	r1, sp
 8008fd4:	4681      	mov	r9, r0
 8008fd6:	f7ff ff4d 	bl	8008e74 <__b2d>
 8008fda:	a901      	add	r1, sp, #4
 8008fdc:	4640      	mov	r0, r8
 8008fde:	ec55 4b10 	vmov	r4, r5, d0
 8008fe2:	f7ff ff47 	bl	8008e74 <__b2d>
 8008fe6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008fea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008fee:	eba3 0c02 	sub.w	ip, r3, r2
 8008ff2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008ff6:	1a9b      	subs	r3, r3, r2
 8008ff8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008ffc:	ec51 0b10 	vmov	r0, r1, d0
 8009000:	2b00      	cmp	r3, #0
 8009002:	bfd6      	itet	le
 8009004:	460a      	movle	r2, r1
 8009006:	462a      	movgt	r2, r5
 8009008:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800900c:	468b      	mov	fp, r1
 800900e:	462f      	mov	r7, r5
 8009010:	bfd4      	ite	le
 8009012:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009016:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800901a:	4620      	mov	r0, r4
 800901c:	ee10 2a10 	vmov	r2, s0
 8009020:	465b      	mov	r3, fp
 8009022:	4639      	mov	r1, r7
 8009024:	f7f7 fc22 	bl	800086c <__aeabi_ddiv>
 8009028:	ec41 0b10 	vmov	d0, r0, r1
 800902c:	b003      	add	sp, #12
 800902e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009032 <__copybits>:
 8009032:	3901      	subs	r1, #1
 8009034:	b570      	push	{r4, r5, r6, lr}
 8009036:	1149      	asrs	r1, r1, #5
 8009038:	6914      	ldr	r4, [r2, #16]
 800903a:	3101      	adds	r1, #1
 800903c:	f102 0314 	add.w	r3, r2, #20
 8009040:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009044:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009048:	1f05      	subs	r5, r0, #4
 800904a:	42a3      	cmp	r3, r4
 800904c:	d30c      	bcc.n	8009068 <__copybits+0x36>
 800904e:	1aa3      	subs	r3, r4, r2
 8009050:	3b11      	subs	r3, #17
 8009052:	f023 0303 	bic.w	r3, r3, #3
 8009056:	3211      	adds	r2, #17
 8009058:	42a2      	cmp	r2, r4
 800905a:	bf88      	it	hi
 800905c:	2300      	movhi	r3, #0
 800905e:	4418      	add	r0, r3
 8009060:	2300      	movs	r3, #0
 8009062:	4288      	cmp	r0, r1
 8009064:	d305      	bcc.n	8009072 <__copybits+0x40>
 8009066:	bd70      	pop	{r4, r5, r6, pc}
 8009068:	f853 6b04 	ldr.w	r6, [r3], #4
 800906c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009070:	e7eb      	b.n	800904a <__copybits+0x18>
 8009072:	f840 3b04 	str.w	r3, [r0], #4
 8009076:	e7f4      	b.n	8009062 <__copybits+0x30>

08009078 <__any_on>:
 8009078:	f100 0214 	add.w	r2, r0, #20
 800907c:	6900      	ldr	r0, [r0, #16]
 800907e:	114b      	asrs	r3, r1, #5
 8009080:	4298      	cmp	r0, r3
 8009082:	b510      	push	{r4, lr}
 8009084:	db11      	blt.n	80090aa <__any_on+0x32>
 8009086:	dd0a      	ble.n	800909e <__any_on+0x26>
 8009088:	f011 011f 	ands.w	r1, r1, #31
 800908c:	d007      	beq.n	800909e <__any_on+0x26>
 800908e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009092:	fa24 f001 	lsr.w	r0, r4, r1
 8009096:	fa00 f101 	lsl.w	r1, r0, r1
 800909a:	428c      	cmp	r4, r1
 800909c:	d10b      	bne.n	80090b6 <__any_on+0x3e>
 800909e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d803      	bhi.n	80090ae <__any_on+0x36>
 80090a6:	2000      	movs	r0, #0
 80090a8:	bd10      	pop	{r4, pc}
 80090aa:	4603      	mov	r3, r0
 80090ac:	e7f7      	b.n	800909e <__any_on+0x26>
 80090ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80090b2:	2900      	cmp	r1, #0
 80090b4:	d0f5      	beq.n	80090a2 <__any_on+0x2a>
 80090b6:	2001      	movs	r0, #1
 80090b8:	e7f6      	b.n	80090a8 <__any_on+0x30>

080090ba <_calloc_r>:
 80090ba:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090bc:	fba1 2402 	umull	r2, r4, r1, r2
 80090c0:	b94c      	cbnz	r4, 80090d6 <_calloc_r+0x1c>
 80090c2:	4611      	mov	r1, r2
 80090c4:	9201      	str	r2, [sp, #4]
 80090c6:	f000 f87b 	bl	80091c0 <_malloc_r>
 80090ca:	9a01      	ldr	r2, [sp, #4]
 80090cc:	4605      	mov	r5, r0
 80090ce:	b930      	cbnz	r0, 80090de <_calloc_r+0x24>
 80090d0:	4628      	mov	r0, r5
 80090d2:	b003      	add	sp, #12
 80090d4:	bd30      	pop	{r4, r5, pc}
 80090d6:	220c      	movs	r2, #12
 80090d8:	6002      	str	r2, [r0, #0]
 80090da:	2500      	movs	r5, #0
 80090dc:	e7f8      	b.n	80090d0 <_calloc_r+0x16>
 80090de:	4621      	mov	r1, r4
 80090e0:	f7fc f83c 	bl	800515c <memset>
 80090e4:	e7f4      	b.n	80090d0 <_calloc_r+0x16>
	...

080090e8 <_free_r>:
 80090e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090ea:	2900      	cmp	r1, #0
 80090ec:	d044      	beq.n	8009178 <_free_r+0x90>
 80090ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090f2:	9001      	str	r0, [sp, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f1a1 0404 	sub.w	r4, r1, #4
 80090fa:	bfb8      	it	lt
 80090fc:	18e4      	addlt	r4, r4, r3
 80090fe:	f000 fcef 	bl	8009ae0 <__malloc_lock>
 8009102:	4a1e      	ldr	r2, [pc, #120]	; (800917c <_free_r+0x94>)
 8009104:	9801      	ldr	r0, [sp, #4]
 8009106:	6813      	ldr	r3, [r2, #0]
 8009108:	b933      	cbnz	r3, 8009118 <_free_r+0x30>
 800910a:	6063      	str	r3, [r4, #4]
 800910c:	6014      	str	r4, [r2, #0]
 800910e:	b003      	add	sp, #12
 8009110:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009114:	f000 bcea 	b.w	8009aec <__malloc_unlock>
 8009118:	42a3      	cmp	r3, r4
 800911a:	d908      	bls.n	800912e <_free_r+0x46>
 800911c:	6825      	ldr	r5, [r4, #0]
 800911e:	1961      	adds	r1, r4, r5
 8009120:	428b      	cmp	r3, r1
 8009122:	bf01      	itttt	eq
 8009124:	6819      	ldreq	r1, [r3, #0]
 8009126:	685b      	ldreq	r3, [r3, #4]
 8009128:	1949      	addeq	r1, r1, r5
 800912a:	6021      	streq	r1, [r4, #0]
 800912c:	e7ed      	b.n	800910a <_free_r+0x22>
 800912e:	461a      	mov	r2, r3
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	b10b      	cbz	r3, 8009138 <_free_r+0x50>
 8009134:	42a3      	cmp	r3, r4
 8009136:	d9fa      	bls.n	800912e <_free_r+0x46>
 8009138:	6811      	ldr	r1, [r2, #0]
 800913a:	1855      	adds	r5, r2, r1
 800913c:	42a5      	cmp	r5, r4
 800913e:	d10b      	bne.n	8009158 <_free_r+0x70>
 8009140:	6824      	ldr	r4, [r4, #0]
 8009142:	4421      	add	r1, r4
 8009144:	1854      	adds	r4, r2, r1
 8009146:	42a3      	cmp	r3, r4
 8009148:	6011      	str	r1, [r2, #0]
 800914a:	d1e0      	bne.n	800910e <_free_r+0x26>
 800914c:	681c      	ldr	r4, [r3, #0]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	6053      	str	r3, [r2, #4]
 8009152:	4421      	add	r1, r4
 8009154:	6011      	str	r1, [r2, #0]
 8009156:	e7da      	b.n	800910e <_free_r+0x26>
 8009158:	d902      	bls.n	8009160 <_free_r+0x78>
 800915a:	230c      	movs	r3, #12
 800915c:	6003      	str	r3, [r0, #0]
 800915e:	e7d6      	b.n	800910e <_free_r+0x26>
 8009160:	6825      	ldr	r5, [r4, #0]
 8009162:	1961      	adds	r1, r4, r5
 8009164:	428b      	cmp	r3, r1
 8009166:	bf04      	itt	eq
 8009168:	6819      	ldreq	r1, [r3, #0]
 800916a:	685b      	ldreq	r3, [r3, #4]
 800916c:	6063      	str	r3, [r4, #4]
 800916e:	bf04      	itt	eq
 8009170:	1949      	addeq	r1, r1, r5
 8009172:	6021      	streq	r1, [r4, #0]
 8009174:	6054      	str	r4, [r2, #4]
 8009176:	e7ca      	b.n	800910e <_free_r+0x26>
 8009178:	b003      	add	sp, #12
 800917a:	bd30      	pop	{r4, r5, pc}
 800917c:	20000404 	.word	0x20000404

08009180 <sbrk_aligned>:
 8009180:	b570      	push	{r4, r5, r6, lr}
 8009182:	4e0e      	ldr	r6, [pc, #56]	; (80091bc <sbrk_aligned+0x3c>)
 8009184:	460c      	mov	r4, r1
 8009186:	6831      	ldr	r1, [r6, #0]
 8009188:	4605      	mov	r5, r0
 800918a:	b911      	cbnz	r1, 8009192 <sbrk_aligned+0x12>
 800918c:	f000 fb94 	bl	80098b8 <_sbrk_r>
 8009190:	6030      	str	r0, [r6, #0]
 8009192:	4621      	mov	r1, r4
 8009194:	4628      	mov	r0, r5
 8009196:	f000 fb8f 	bl	80098b8 <_sbrk_r>
 800919a:	1c43      	adds	r3, r0, #1
 800919c:	d00a      	beq.n	80091b4 <sbrk_aligned+0x34>
 800919e:	1cc4      	adds	r4, r0, #3
 80091a0:	f024 0403 	bic.w	r4, r4, #3
 80091a4:	42a0      	cmp	r0, r4
 80091a6:	d007      	beq.n	80091b8 <sbrk_aligned+0x38>
 80091a8:	1a21      	subs	r1, r4, r0
 80091aa:	4628      	mov	r0, r5
 80091ac:	f000 fb84 	bl	80098b8 <_sbrk_r>
 80091b0:	3001      	adds	r0, #1
 80091b2:	d101      	bne.n	80091b8 <sbrk_aligned+0x38>
 80091b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80091b8:	4620      	mov	r0, r4
 80091ba:	bd70      	pop	{r4, r5, r6, pc}
 80091bc:	20000408 	.word	0x20000408

080091c0 <_malloc_r>:
 80091c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091c4:	1ccd      	adds	r5, r1, #3
 80091c6:	f025 0503 	bic.w	r5, r5, #3
 80091ca:	3508      	adds	r5, #8
 80091cc:	2d0c      	cmp	r5, #12
 80091ce:	bf38      	it	cc
 80091d0:	250c      	movcc	r5, #12
 80091d2:	2d00      	cmp	r5, #0
 80091d4:	4607      	mov	r7, r0
 80091d6:	db01      	blt.n	80091dc <_malloc_r+0x1c>
 80091d8:	42a9      	cmp	r1, r5
 80091da:	d905      	bls.n	80091e8 <_malloc_r+0x28>
 80091dc:	230c      	movs	r3, #12
 80091de:	603b      	str	r3, [r7, #0]
 80091e0:	2600      	movs	r6, #0
 80091e2:	4630      	mov	r0, r6
 80091e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091e8:	4e2e      	ldr	r6, [pc, #184]	; (80092a4 <_malloc_r+0xe4>)
 80091ea:	f000 fc79 	bl	8009ae0 <__malloc_lock>
 80091ee:	6833      	ldr	r3, [r6, #0]
 80091f0:	461c      	mov	r4, r3
 80091f2:	bb34      	cbnz	r4, 8009242 <_malloc_r+0x82>
 80091f4:	4629      	mov	r1, r5
 80091f6:	4638      	mov	r0, r7
 80091f8:	f7ff ffc2 	bl	8009180 <sbrk_aligned>
 80091fc:	1c43      	adds	r3, r0, #1
 80091fe:	4604      	mov	r4, r0
 8009200:	d14d      	bne.n	800929e <_malloc_r+0xde>
 8009202:	6834      	ldr	r4, [r6, #0]
 8009204:	4626      	mov	r6, r4
 8009206:	2e00      	cmp	r6, #0
 8009208:	d140      	bne.n	800928c <_malloc_r+0xcc>
 800920a:	6823      	ldr	r3, [r4, #0]
 800920c:	4631      	mov	r1, r6
 800920e:	4638      	mov	r0, r7
 8009210:	eb04 0803 	add.w	r8, r4, r3
 8009214:	f000 fb50 	bl	80098b8 <_sbrk_r>
 8009218:	4580      	cmp	r8, r0
 800921a:	d13a      	bne.n	8009292 <_malloc_r+0xd2>
 800921c:	6821      	ldr	r1, [r4, #0]
 800921e:	3503      	adds	r5, #3
 8009220:	1a6d      	subs	r5, r5, r1
 8009222:	f025 0503 	bic.w	r5, r5, #3
 8009226:	3508      	adds	r5, #8
 8009228:	2d0c      	cmp	r5, #12
 800922a:	bf38      	it	cc
 800922c:	250c      	movcc	r5, #12
 800922e:	4629      	mov	r1, r5
 8009230:	4638      	mov	r0, r7
 8009232:	f7ff ffa5 	bl	8009180 <sbrk_aligned>
 8009236:	3001      	adds	r0, #1
 8009238:	d02b      	beq.n	8009292 <_malloc_r+0xd2>
 800923a:	6823      	ldr	r3, [r4, #0]
 800923c:	442b      	add	r3, r5
 800923e:	6023      	str	r3, [r4, #0]
 8009240:	e00e      	b.n	8009260 <_malloc_r+0xa0>
 8009242:	6822      	ldr	r2, [r4, #0]
 8009244:	1b52      	subs	r2, r2, r5
 8009246:	d41e      	bmi.n	8009286 <_malloc_r+0xc6>
 8009248:	2a0b      	cmp	r2, #11
 800924a:	d916      	bls.n	800927a <_malloc_r+0xba>
 800924c:	1961      	adds	r1, r4, r5
 800924e:	42a3      	cmp	r3, r4
 8009250:	6025      	str	r5, [r4, #0]
 8009252:	bf18      	it	ne
 8009254:	6059      	strne	r1, [r3, #4]
 8009256:	6863      	ldr	r3, [r4, #4]
 8009258:	bf08      	it	eq
 800925a:	6031      	streq	r1, [r6, #0]
 800925c:	5162      	str	r2, [r4, r5]
 800925e:	604b      	str	r3, [r1, #4]
 8009260:	4638      	mov	r0, r7
 8009262:	f104 060b 	add.w	r6, r4, #11
 8009266:	f000 fc41 	bl	8009aec <__malloc_unlock>
 800926a:	f026 0607 	bic.w	r6, r6, #7
 800926e:	1d23      	adds	r3, r4, #4
 8009270:	1af2      	subs	r2, r6, r3
 8009272:	d0b6      	beq.n	80091e2 <_malloc_r+0x22>
 8009274:	1b9b      	subs	r3, r3, r6
 8009276:	50a3      	str	r3, [r4, r2]
 8009278:	e7b3      	b.n	80091e2 <_malloc_r+0x22>
 800927a:	6862      	ldr	r2, [r4, #4]
 800927c:	42a3      	cmp	r3, r4
 800927e:	bf0c      	ite	eq
 8009280:	6032      	streq	r2, [r6, #0]
 8009282:	605a      	strne	r2, [r3, #4]
 8009284:	e7ec      	b.n	8009260 <_malloc_r+0xa0>
 8009286:	4623      	mov	r3, r4
 8009288:	6864      	ldr	r4, [r4, #4]
 800928a:	e7b2      	b.n	80091f2 <_malloc_r+0x32>
 800928c:	4634      	mov	r4, r6
 800928e:	6876      	ldr	r6, [r6, #4]
 8009290:	e7b9      	b.n	8009206 <_malloc_r+0x46>
 8009292:	230c      	movs	r3, #12
 8009294:	603b      	str	r3, [r7, #0]
 8009296:	4638      	mov	r0, r7
 8009298:	f000 fc28 	bl	8009aec <__malloc_unlock>
 800929c:	e7a1      	b.n	80091e2 <_malloc_r+0x22>
 800929e:	6025      	str	r5, [r4, #0]
 80092a0:	e7de      	b.n	8009260 <_malloc_r+0xa0>
 80092a2:	bf00      	nop
 80092a4:	20000404 	.word	0x20000404

080092a8 <__ssputs_r>:
 80092a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092ac:	688e      	ldr	r6, [r1, #8]
 80092ae:	429e      	cmp	r6, r3
 80092b0:	4682      	mov	sl, r0
 80092b2:	460c      	mov	r4, r1
 80092b4:	4690      	mov	r8, r2
 80092b6:	461f      	mov	r7, r3
 80092b8:	d838      	bhi.n	800932c <__ssputs_r+0x84>
 80092ba:	898a      	ldrh	r2, [r1, #12]
 80092bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092c0:	d032      	beq.n	8009328 <__ssputs_r+0x80>
 80092c2:	6825      	ldr	r5, [r4, #0]
 80092c4:	6909      	ldr	r1, [r1, #16]
 80092c6:	eba5 0901 	sub.w	r9, r5, r1
 80092ca:	6965      	ldr	r5, [r4, #20]
 80092cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092d4:	3301      	adds	r3, #1
 80092d6:	444b      	add	r3, r9
 80092d8:	106d      	asrs	r5, r5, #1
 80092da:	429d      	cmp	r5, r3
 80092dc:	bf38      	it	cc
 80092de:	461d      	movcc	r5, r3
 80092e0:	0553      	lsls	r3, r2, #21
 80092e2:	d531      	bpl.n	8009348 <__ssputs_r+0xa0>
 80092e4:	4629      	mov	r1, r5
 80092e6:	f7ff ff6b 	bl	80091c0 <_malloc_r>
 80092ea:	4606      	mov	r6, r0
 80092ec:	b950      	cbnz	r0, 8009304 <__ssputs_r+0x5c>
 80092ee:	230c      	movs	r3, #12
 80092f0:	f8ca 3000 	str.w	r3, [sl]
 80092f4:	89a3      	ldrh	r3, [r4, #12]
 80092f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092fa:	81a3      	strh	r3, [r4, #12]
 80092fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009304:	6921      	ldr	r1, [r4, #16]
 8009306:	464a      	mov	r2, r9
 8009308:	f7ff fa08 	bl	800871c <memcpy>
 800930c:	89a3      	ldrh	r3, [r4, #12]
 800930e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009316:	81a3      	strh	r3, [r4, #12]
 8009318:	6126      	str	r6, [r4, #16]
 800931a:	6165      	str	r5, [r4, #20]
 800931c:	444e      	add	r6, r9
 800931e:	eba5 0509 	sub.w	r5, r5, r9
 8009322:	6026      	str	r6, [r4, #0]
 8009324:	60a5      	str	r5, [r4, #8]
 8009326:	463e      	mov	r6, r7
 8009328:	42be      	cmp	r6, r7
 800932a:	d900      	bls.n	800932e <__ssputs_r+0x86>
 800932c:	463e      	mov	r6, r7
 800932e:	6820      	ldr	r0, [r4, #0]
 8009330:	4632      	mov	r2, r6
 8009332:	4641      	mov	r1, r8
 8009334:	f000 fbba 	bl	8009aac <memmove>
 8009338:	68a3      	ldr	r3, [r4, #8]
 800933a:	1b9b      	subs	r3, r3, r6
 800933c:	60a3      	str	r3, [r4, #8]
 800933e:	6823      	ldr	r3, [r4, #0]
 8009340:	4433      	add	r3, r6
 8009342:	6023      	str	r3, [r4, #0]
 8009344:	2000      	movs	r0, #0
 8009346:	e7db      	b.n	8009300 <__ssputs_r+0x58>
 8009348:	462a      	mov	r2, r5
 800934a:	f000 fbd5 	bl	8009af8 <_realloc_r>
 800934e:	4606      	mov	r6, r0
 8009350:	2800      	cmp	r0, #0
 8009352:	d1e1      	bne.n	8009318 <__ssputs_r+0x70>
 8009354:	6921      	ldr	r1, [r4, #16]
 8009356:	4650      	mov	r0, sl
 8009358:	f7ff fec6 	bl	80090e8 <_free_r>
 800935c:	e7c7      	b.n	80092ee <__ssputs_r+0x46>
	...

08009360 <_svfiprintf_r>:
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	4698      	mov	r8, r3
 8009366:	898b      	ldrh	r3, [r1, #12]
 8009368:	061b      	lsls	r3, r3, #24
 800936a:	b09d      	sub	sp, #116	; 0x74
 800936c:	4607      	mov	r7, r0
 800936e:	460d      	mov	r5, r1
 8009370:	4614      	mov	r4, r2
 8009372:	d50e      	bpl.n	8009392 <_svfiprintf_r+0x32>
 8009374:	690b      	ldr	r3, [r1, #16]
 8009376:	b963      	cbnz	r3, 8009392 <_svfiprintf_r+0x32>
 8009378:	2140      	movs	r1, #64	; 0x40
 800937a:	f7ff ff21 	bl	80091c0 <_malloc_r>
 800937e:	6028      	str	r0, [r5, #0]
 8009380:	6128      	str	r0, [r5, #16]
 8009382:	b920      	cbnz	r0, 800938e <_svfiprintf_r+0x2e>
 8009384:	230c      	movs	r3, #12
 8009386:	603b      	str	r3, [r7, #0]
 8009388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800938c:	e0d1      	b.n	8009532 <_svfiprintf_r+0x1d2>
 800938e:	2340      	movs	r3, #64	; 0x40
 8009390:	616b      	str	r3, [r5, #20]
 8009392:	2300      	movs	r3, #0
 8009394:	9309      	str	r3, [sp, #36]	; 0x24
 8009396:	2320      	movs	r3, #32
 8009398:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800939c:	f8cd 800c 	str.w	r8, [sp, #12]
 80093a0:	2330      	movs	r3, #48	; 0x30
 80093a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800954c <_svfiprintf_r+0x1ec>
 80093a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093aa:	f04f 0901 	mov.w	r9, #1
 80093ae:	4623      	mov	r3, r4
 80093b0:	469a      	mov	sl, r3
 80093b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093b6:	b10a      	cbz	r2, 80093bc <_svfiprintf_r+0x5c>
 80093b8:	2a25      	cmp	r2, #37	; 0x25
 80093ba:	d1f9      	bne.n	80093b0 <_svfiprintf_r+0x50>
 80093bc:	ebba 0b04 	subs.w	fp, sl, r4
 80093c0:	d00b      	beq.n	80093da <_svfiprintf_r+0x7a>
 80093c2:	465b      	mov	r3, fp
 80093c4:	4622      	mov	r2, r4
 80093c6:	4629      	mov	r1, r5
 80093c8:	4638      	mov	r0, r7
 80093ca:	f7ff ff6d 	bl	80092a8 <__ssputs_r>
 80093ce:	3001      	adds	r0, #1
 80093d0:	f000 80aa 	beq.w	8009528 <_svfiprintf_r+0x1c8>
 80093d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093d6:	445a      	add	r2, fp
 80093d8:	9209      	str	r2, [sp, #36]	; 0x24
 80093da:	f89a 3000 	ldrb.w	r3, [sl]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 80a2 	beq.w	8009528 <_svfiprintf_r+0x1c8>
 80093e4:	2300      	movs	r3, #0
 80093e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80093ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093ee:	f10a 0a01 	add.w	sl, sl, #1
 80093f2:	9304      	str	r3, [sp, #16]
 80093f4:	9307      	str	r3, [sp, #28]
 80093f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093fa:	931a      	str	r3, [sp, #104]	; 0x68
 80093fc:	4654      	mov	r4, sl
 80093fe:	2205      	movs	r2, #5
 8009400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009404:	4851      	ldr	r0, [pc, #324]	; (800954c <_svfiprintf_r+0x1ec>)
 8009406:	f7f6 fefb 	bl	8000200 <memchr>
 800940a:	9a04      	ldr	r2, [sp, #16]
 800940c:	b9d8      	cbnz	r0, 8009446 <_svfiprintf_r+0xe6>
 800940e:	06d0      	lsls	r0, r2, #27
 8009410:	bf44      	itt	mi
 8009412:	2320      	movmi	r3, #32
 8009414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009418:	0711      	lsls	r1, r2, #28
 800941a:	bf44      	itt	mi
 800941c:	232b      	movmi	r3, #43	; 0x2b
 800941e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009422:	f89a 3000 	ldrb.w	r3, [sl]
 8009426:	2b2a      	cmp	r3, #42	; 0x2a
 8009428:	d015      	beq.n	8009456 <_svfiprintf_r+0xf6>
 800942a:	9a07      	ldr	r2, [sp, #28]
 800942c:	4654      	mov	r4, sl
 800942e:	2000      	movs	r0, #0
 8009430:	f04f 0c0a 	mov.w	ip, #10
 8009434:	4621      	mov	r1, r4
 8009436:	f811 3b01 	ldrb.w	r3, [r1], #1
 800943a:	3b30      	subs	r3, #48	; 0x30
 800943c:	2b09      	cmp	r3, #9
 800943e:	d94e      	bls.n	80094de <_svfiprintf_r+0x17e>
 8009440:	b1b0      	cbz	r0, 8009470 <_svfiprintf_r+0x110>
 8009442:	9207      	str	r2, [sp, #28]
 8009444:	e014      	b.n	8009470 <_svfiprintf_r+0x110>
 8009446:	eba0 0308 	sub.w	r3, r0, r8
 800944a:	fa09 f303 	lsl.w	r3, r9, r3
 800944e:	4313      	orrs	r3, r2
 8009450:	9304      	str	r3, [sp, #16]
 8009452:	46a2      	mov	sl, r4
 8009454:	e7d2      	b.n	80093fc <_svfiprintf_r+0x9c>
 8009456:	9b03      	ldr	r3, [sp, #12]
 8009458:	1d19      	adds	r1, r3, #4
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	9103      	str	r1, [sp, #12]
 800945e:	2b00      	cmp	r3, #0
 8009460:	bfbb      	ittet	lt
 8009462:	425b      	neglt	r3, r3
 8009464:	f042 0202 	orrlt.w	r2, r2, #2
 8009468:	9307      	strge	r3, [sp, #28]
 800946a:	9307      	strlt	r3, [sp, #28]
 800946c:	bfb8      	it	lt
 800946e:	9204      	strlt	r2, [sp, #16]
 8009470:	7823      	ldrb	r3, [r4, #0]
 8009472:	2b2e      	cmp	r3, #46	; 0x2e
 8009474:	d10c      	bne.n	8009490 <_svfiprintf_r+0x130>
 8009476:	7863      	ldrb	r3, [r4, #1]
 8009478:	2b2a      	cmp	r3, #42	; 0x2a
 800947a:	d135      	bne.n	80094e8 <_svfiprintf_r+0x188>
 800947c:	9b03      	ldr	r3, [sp, #12]
 800947e:	1d1a      	adds	r2, r3, #4
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	9203      	str	r2, [sp, #12]
 8009484:	2b00      	cmp	r3, #0
 8009486:	bfb8      	it	lt
 8009488:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800948c:	3402      	adds	r4, #2
 800948e:	9305      	str	r3, [sp, #20]
 8009490:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800955c <_svfiprintf_r+0x1fc>
 8009494:	7821      	ldrb	r1, [r4, #0]
 8009496:	2203      	movs	r2, #3
 8009498:	4650      	mov	r0, sl
 800949a:	f7f6 feb1 	bl	8000200 <memchr>
 800949e:	b140      	cbz	r0, 80094b2 <_svfiprintf_r+0x152>
 80094a0:	2340      	movs	r3, #64	; 0x40
 80094a2:	eba0 000a 	sub.w	r0, r0, sl
 80094a6:	fa03 f000 	lsl.w	r0, r3, r0
 80094aa:	9b04      	ldr	r3, [sp, #16]
 80094ac:	4303      	orrs	r3, r0
 80094ae:	3401      	adds	r4, #1
 80094b0:	9304      	str	r3, [sp, #16]
 80094b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094b6:	4826      	ldr	r0, [pc, #152]	; (8009550 <_svfiprintf_r+0x1f0>)
 80094b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094bc:	2206      	movs	r2, #6
 80094be:	f7f6 fe9f 	bl	8000200 <memchr>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d038      	beq.n	8009538 <_svfiprintf_r+0x1d8>
 80094c6:	4b23      	ldr	r3, [pc, #140]	; (8009554 <_svfiprintf_r+0x1f4>)
 80094c8:	bb1b      	cbnz	r3, 8009512 <_svfiprintf_r+0x1b2>
 80094ca:	9b03      	ldr	r3, [sp, #12]
 80094cc:	3307      	adds	r3, #7
 80094ce:	f023 0307 	bic.w	r3, r3, #7
 80094d2:	3308      	adds	r3, #8
 80094d4:	9303      	str	r3, [sp, #12]
 80094d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d8:	4433      	add	r3, r6
 80094da:	9309      	str	r3, [sp, #36]	; 0x24
 80094dc:	e767      	b.n	80093ae <_svfiprintf_r+0x4e>
 80094de:	fb0c 3202 	mla	r2, ip, r2, r3
 80094e2:	460c      	mov	r4, r1
 80094e4:	2001      	movs	r0, #1
 80094e6:	e7a5      	b.n	8009434 <_svfiprintf_r+0xd4>
 80094e8:	2300      	movs	r3, #0
 80094ea:	3401      	adds	r4, #1
 80094ec:	9305      	str	r3, [sp, #20]
 80094ee:	4619      	mov	r1, r3
 80094f0:	f04f 0c0a 	mov.w	ip, #10
 80094f4:	4620      	mov	r0, r4
 80094f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094fa:	3a30      	subs	r2, #48	; 0x30
 80094fc:	2a09      	cmp	r2, #9
 80094fe:	d903      	bls.n	8009508 <_svfiprintf_r+0x1a8>
 8009500:	2b00      	cmp	r3, #0
 8009502:	d0c5      	beq.n	8009490 <_svfiprintf_r+0x130>
 8009504:	9105      	str	r1, [sp, #20]
 8009506:	e7c3      	b.n	8009490 <_svfiprintf_r+0x130>
 8009508:	fb0c 2101 	mla	r1, ip, r1, r2
 800950c:	4604      	mov	r4, r0
 800950e:	2301      	movs	r3, #1
 8009510:	e7f0      	b.n	80094f4 <_svfiprintf_r+0x194>
 8009512:	ab03      	add	r3, sp, #12
 8009514:	9300      	str	r3, [sp, #0]
 8009516:	462a      	mov	r2, r5
 8009518:	4b0f      	ldr	r3, [pc, #60]	; (8009558 <_svfiprintf_r+0x1f8>)
 800951a:	a904      	add	r1, sp, #16
 800951c:	4638      	mov	r0, r7
 800951e:	f7fb fec5 	bl	80052ac <_printf_float>
 8009522:	1c42      	adds	r2, r0, #1
 8009524:	4606      	mov	r6, r0
 8009526:	d1d6      	bne.n	80094d6 <_svfiprintf_r+0x176>
 8009528:	89ab      	ldrh	r3, [r5, #12]
 800952a:	065b      	lsls	r3, r3, #25
 800952c:	f53f af2c 	bmi.w	8009388 <_svfiprintf_r+0x28>
 8009530:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009532:	b01d      	add	sp, #116	; 0x74
 8009534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009538:	ab03      	add	r3, sp, #12
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	462a      	mov	r2, r5
 800953e:	4b06      	ldr	r3, [pc, #24]	; (8009558 <_svfiprintf_r+0x1f8>)
 8009540:	a904      	add	r1, sp, #16
 8009542:	4638      	mov	r0, r7
 8009544:	f7fc f956 	bl	80057f4 <_printf_i>
 8009548:	e7eb      	b.n	8009522 <_svfiprintf_r+0x1c2>
 800954a:	bf00      	nop
 800954c:	0800a184 	.word	0x0800a184
 8009550:	0800a18e 	.word	0x0800a18e
 8009554:	080052ad 	.word	0x080052ad
 8009558:	080092a9 	.word	0x080092a9
 800955c:	0800a18a 	.word	0x0800a18a

08009560 <__sfputc_r>:
 8009560:	6893      	ldr	r3, [r2, #8]
 8009562:	3b01      	subs	r3, #1
 8009564:	2b00      	cmp	r3, #0
 8009566:	b410      	push	{r4}
 8009568:	6093      	str	r3, [r2, #8]
 800956a:	da08      	bge.n	800957e <__sfputc_r+0x1e>
 800956c:	6994      	ldr	r4, [r2, #24]
 800956e:	42a3      	cmp	r3, r4
 8009570:	db01      	blt.n	8009576 <__sfputc_r+0x16>
 8009572:	290a      	cmp	r1, #10
 8009574:	d103      	bne.n	800957e <__sfputc_r+0x1e>
 8009576:	f85d 4b04 	ldr.w	r4, [sp], #4
 800957a:	f7fd bbe9 	b.w	8006d50 <__swbuf_r>
 800957e:	6813      	ldr	r3, [r2, #0]
 8009580:	1c58      	adds	r0, r3, #1
 8009582:	6010      	str	r0, [r2, #0]
 8009584:	7019      	strb	r1, [r3, #0]
 8009586:	4608      	mov	r0, r1
 8009588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800958c:	4770      	bx	lr

0800958e <__sfputs_r>:
 800958e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009590:	4606      	mov	r6, r0
 8009592:	460f      	mov	r7, r1
 8009594:	4614      	mov	r4, r2
 8009596:	18d5      	adds	r5, r2, r3
 8009598:	42ac      	cmp	r4, r5
 800959a:	d101      	bne.n	80095a0 <__sfputs_r+0x12>
 800959c:	2000      	movs	r0, #0
 800959e:	e007      	b.n	80095b0 <__sfputs_r+0x22>
 80095a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095a4:	463a      	mov	r2, r7
 80095a6:	4630      	mov	r0, r6
 80095a8:	f7ff ffda 	bl	8009560 <__sfputc_r>
 80095ac:	1c43      	adds	r3, r0, #1
 80095ae:	d1f3      	bne.n	8009598 <__sfputs_r+0xa>
 80095b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095b4 <_vfiprintf_r>:
 80095b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b8:	460d      	mov	r5, r1
 80095ba:	b09d      	sub	sp, #116	; 0x74
 80095bc:	4614      	mov	r4, r2
 80095be:	4698      	mov	r8, r3
 80095c0:	4606      	mov	r6, r0
 80095c2:	b118      	cbz	r0, 80095cc <_vfiprintf_r+0x18>
 80095c4:	6983      	ldr	r3, [r0, #24]
 80095c6:	b90b      	cbnz	r3, 80095cc <_vfiprintf_r+0x18>
 80095c8:	f7fe fc16 	bl	8007df8 <__sinit>
 80095cc:	4b89      	ldr	r3, [pc, #548]	; (80097f4 <_vfiprintf_r+0x240>)
 80095ce:	429d      	cmp	r5, r3
 80095d0:	d11b      	bne.n	800960a <_vfiprintf_r+0x56>
 80095d2:	6875      	ldr	r5, [r6, #4]
 80095d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095d6:	07d9      	lsls	r1, r3, #31
 80095d8:	d405      	bmi.n	80095e6 <_vfiprintf_r+0x32>
 80095da:	89ab      	ldrh	r3, [r5, #12]
 80095dc:	059a      	lsls	r2, r3, #22
 80095de:	d402      	bmi.n	80095e6 <_vfiprintf_r+0x32>
 80095e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095e2:	f7ff f81a 	bl	800861a <__retarget_lock_acquire_recursive>
 80095e6:	89ab      	ldrh	r3, [r5, #12]
 80095e8:	071b      	lsls	r3, r3, #28
 80095ea:	d501      	bpl.n	80095f0 <_vfiprintf_r+0x3c>
 80095ec:	692b      	ldr	r3, [r5, #16]
 80095ee:	b9eb      	cbnz	r3, 800962c <_vfiprintf_r+0x78>
 80095f0:	4629      	mov	r1, r5
 80095f2:	4630      	mov	r0, r6
 80095f4:	f7fd fbfe 	bl	8006df4 <__swsetup_r>
 80095f8:	b1c0      	cbz	r0, 800962c <_vfiprintf_r+0x78>
 80095fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095fc:	07dc      	lsls	r4, r3, #31
 80095fe:	d50e      	bpl.n	800961e <_vfiprintf_r+0x6a>
 8009600:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009604:	b01d      	add	sp, #116	; 0x74
 8009606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800960a:	4b7b      	ldr	r3, [pc, #492]	; (80097f8 <_vfiprintf_r+0x244>)
 800960c:	429d      	cmp	r5, r3
 800960e:	d101      	bne.n	8009614 <_vfiprintf_r+0x60>
 8009610:	68b5      	ldr	r5, [r6, #8]
 8009612:	e7df      	b.n	80095d4 <_vfiprintf_r+0x20>
 8009614:	4b79      	ldr	r3, [pc, #484]	; (80097fc <_vfiprintf_r+0x248>)
 8009616:	429d      	cmp	r5, r3
 8009618:	bf08      	it	eq
 800961a:	68f5      	ldreq	r5, [r6, #12]
 800961c:	e7da      	b.n	80095d4 <_vfiprintf_r+0x20>
 800961e:	89ab      	ldrh	r3, [r5, #12]
 8009620:	0598      	lsls	r0, r3, #22
 8009622:	d4ed      	bmi.n	8009600 <_vfiprintf_r+0x4c>
 8009624:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009626:	f7fe fff9 	bl	800861c <__retarget_lock_release_recursive>
 800962a:	e7e9      	b.n	8009600 <_vfiprintf_r+0x4c>
 800962c:	2300      	movs	r3, #0
 800962e:	9309      	str	r3, [sp, #36]	; 0x24
 8009630:	2320      	movs	r3, #32
 8009632:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009636:	f8cd 800c 	str.w	r8, [sp, #12]
 800963a:	2330      	movs	r3, #48	; 0x30
 800963c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009800 <_vfiprintf_r+0x24c>
 8009640:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009644:	f04f 0901 	mov.w	r9, #1
 8009648:	4623      	mov	r3, r4
 800964a:	469a      	mov	sl, r3
 800964c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009650:	b10a      	cbz	r2, 8009656 <_vfiprintf_r+0xa2>
 8009652:	2a25      	cmp	r2, #37	; 0x25
 8009654:	d1f9      	bne.n	800964a <_vfiprintf_r+0x96>
 8009656:	ebba 0b04 	subs.w	fp, sl, r4
 800965a:	d00b      	beq.n	8009674 <_vfiprintf_r+0xc0>
 800965c:	465b      	mov	r3, fp
 800965e:	4622      	mov	r2, r4
 8009660:	4629      	mov	r1, r5
 8009662:	4630      	mov	r0, r6
 8009664:	f7ff ff93 	bl	800958e <__sfputs_r>
 8009668:	3001      	adds	r0, #1
 800966a:	f000 80aa 	beq.w	80097c2 <_vfiprintf_r+0x20e>
 800966e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009670:	445a      	add	r2, fp
 8009672:	9209      	str	r2, [sp, #36]	; 0x24
 8009674:	f89a 3000 	ldrb.w	r3, [sl]
 8009678:	2b00      	cmp	r3, #0
 800967a:	f000 80a2 	beq.w	80097c2 <_vfiprintf_r+0x20e>
 800967e:	2300      	movs	r3, #0
 8009680:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009688:	f10a 0a01 	add.w	sl, sl, #1
 800968c:	9304      	str	r3, [sp, #16]
 800968e:	9307      	str	r3, [sp, #28]
 8009690:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009694:	931a      	str	r3, [sp, #104]	; 0x68
 8009696:	4654      	mov	r4, sl
 8009698:	2205      	movs	r2, #5
 800969a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800969e:	4858      	ldr	r0, [pc, #352]	; (8009800 <_vfiprintf_r+0x24c>)
 80096a0:	f7f6 fdae 	bl	8000200 <memchr>
 80096a4:	9a04      	ldr	r2, [sp, #16]
 80096a6:	b9d8      	cbnz	r0, 80096e0 <_vfiprintf_r+0x12c>
 80096a8:	06d1      	lsls	r1, r2, #27
 80096aa:	bf44      	itt	mi
 80096ac:	2320      	movmi	r3, #32
 80096ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096b2:	0713      	lsls	r3, r2, #28
 80096b4:	bf44      	itt	mi
 80096b6:	232b      	movmi	r3, #43	; 0x2b
 80096b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096bc:	f89a 3000 	ldrb.w	r3, [sl]
 80096c0:	2b2a      	cmp	r3, #42	; 0x2a
 80096c2:	d015      	beq.n	80096f0 <_vfiprintf_r+0x13c>
 80096c4:	9a07      	ldr	r2, [sp, #28]
 80096c6:	4654      	mov	r4, sl
 80096c8:	2000      	movs	r0, #0
 80096ca:	f04f 0c0a 	mov.w	ip, #10
 80096ce:	4621      	mov	r1, r4
 80096d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096d4:	3b30      	subs	r3, #48	; 0x30
 80096d6:	2b09      	cmp	r3, #9
 80096d8:	d94e      	bls.n	8009778 <_vfiprintf_r+0x1c4>
 80096da:	b1b0      	cbz	r0, 800970a <_vfiprintf_r+0x156>
 80096dc:	9207      	str	r2, [sp, #28]
 80096de:	e014      	b.n	800970a <_vfiprintf_r+0x156>
 80096e0:	eba0 0308 	sub.w	r3, r0, r8
 80096e4:	fa09 f303 	lsl.w	r3, r9, r3
 80096e8:	4313      	orrs	r3, r2
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	46a2      	mov	sl, r4
 80096ee:	e7d2      	b.n	8009696 <_vfiprintf_r+0xe2>
 80096f0:	9b03      	ldr	r3, [sp, #12]
 80096f2:	1d19      	adds	r1, r3, #4
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	9103      	str	r1, [sp, #12]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	bfbb      	ittet	lt
 80096fc:	425b      	neglt	r3, r3
 80096fe:	f042 0202 	orrlt.w	r2, r2, #2
 8009702:	9307      	strge	r3, [sp, #28]
 8009704:	9307      	strlt	r3, [sp, #28]
 8009706:	bfb8      	it	lt
 8009708:	9204      	strlt	r2, [sp, #16]
 800970a:	7823      	ldrb	r3, [r4, #0]
 800970c:	2b2e      	cmp	r3, #46	; 0x2e
 800970e:	d10c      	bne.n	800972a <_vfiprintf_r+0x176>
 8009710:	7863      	ldrb	r3, [r4, #1]
 8009712:	2b2a      	cmp	r3, #42	; 0x2a
 8009714:	d135      	bne.n	8009782 <_vfiprintf_r+0x1ce>
 8009716:	9b03      	ldr	r3, [sp, #12]
 8009718:	1d1a      	adds	r2, r3, #4
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	9203      	str	r2, [sp, #12]
 800971e:	2b00      	cmp	r3, #0
 8009720:	bfb8      	it	lt
 8009722:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009726:	3402      	adds	r4, #2
 8009728:	9305      	str	r3, [sp, #20]
 800972a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009810 <_vfiprintf_r+0x25c>
 800972e:	7821      	ldrb	r1, [r4, #0]
 8009730:	2203      	movs	r2, #3
 8009732:	4650      	mov	r0, sl
 8009734:	f7f6 fd64 	bl	8000200 <memchr>
 8009738:	b140      	cbz	r0, 800974c <_vfiprintf_r+0x198>
 800973a:	2340      	movs	r3, #64	; 0x40
 800973c:	eba0 000a 	sub.w	r0, r0, sl
 8009740:	fa03 f000 	lsl.w	r0, r3, r0
 8009744:	9b04      	ldr	r3, [sp, #16]
 8009746:	4303      	orrs	r3, r0
 8009748:	3401      	adds	r4, #1
 800974a:	9304      	str	r3, [sp, #16]
 800974c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009750:	482c      	ldr	r0, [pc, #176]	; (8009804 <_vfiprintf_r+0x250>)
 8009752:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009756:	2206      	movs	r2, #6
 8009758:	f7f6 fd52 	bl	8000200 <memchr>
 800975c:	2800      	cmp	r0, #0
 800975e:	d03f      	beq.n	80097e0 <_vfiprintf_r+0x22c>
 8009760:	4b29      	ldr	r3, [pc, #164]	; (8009808 <_vfiprintf_r+0x254>)
 8009762:	bb1b      	cbnz	r3, 80097ac <_vfiprintf_r+0x1f8>
 8009764:	9b03      	ldr	r3, [sp, #12]
 8009766:	3307      	adds	r3, #7
 8009768:	f023 0307 	bic.w	r3, r3, #7
 800976c:	3308      	adds	r3, #8
 800976e:	9303      	str	r3, [sp, #12]
 8009770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009772:	443b      	add	r3, r7
 8009774:	9309      	str	r3, [sp, #36]	; 0x24
 8009776:	e767      	b.n	8009648 <_vfiprintf_r+0x94>
 8009778:	fb0c 3202 	mla	r2, ip, r2, r3
 800977c:	460c      	mov	r4, r1
 800977e:	2001      	movs	r0, #1
 8009780:	e7a5      	b.n	80096ce <_vfiprintf_r+0x11a>
 8009782:	2300      	movs	r3, #0
 8009784:	3401      	adds	r4, #1
 8009786:	9305      	str	r3, [sp, #20]
 8009788:	4619      	mov	r1, r3
 800978a:	f04f 0c0a 	mov.w	ip, #10
 800978e:	4620      	mov	r0, r4
 8009790:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009794:	3a30      	subs	r2, #48	; 0x30
 8009796:	2a09      	cmp	r2, #9
 8009798:	d903      	bls.n	80097a2 <_vfiprintf_r+0x1ee>
 800979a:	2b00      	cmp	r3, #0
 800979c:	d0c5      	beq.n	800972a <_vfiprintf_r+0x176>
 800979e:	9105      	str	r1, [sp, #20]
 80097a0:	e7c3      	b.n	800972a <_vfiprintf_r+0x176>
 80097a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80097a6:	4604      	mov	r4, r0
 80097a8:	2301      	movs	r3, #1
 80097aa:	e7f0      	b.n	800978e <_vfiprintf_r+0x1da>
 80097ac:	ab03      	add	r3, sp, #12
 80097ae:	9300      	str	r3, [sp, #0]
 80097b0:	462a      	mov	r2, r5
 80097b2:	4b16      	ldr	r3, [pc, #88]	; (800980c <_vfiprintf_r+0x258>)
 80097b4:	a904      	add	r1, sp, #16
 80097b6:	4630      	mov	r0, r6
 80097b8:	f7fb fd78 	bl	80052ac <_printf_float>
 80097bc:	4607      	mov	r7, r0
 80097be:	1c78      	adds	r0, r7, #1
 80097c0:	d1d6      	bne.n	8009770 <_vfiprintf_r+0x1bc>
 80097c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097c4:	07d9      	lsls	r1, r3, #31
 80097c6:	d405      	bmi.n	80097d4 <_vfiprintf_r+0x220>
 80097c8:	89ab      	ldrh	r3, [r5, #12]
 80097ca:	059a      	lsls	r2, r3, #22
 80097cc:	d402      	bmi.n	80097d4 <_vfiprintf_r+0x220>
 80097ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097d0:	f7fe ff24 	bl	800861c <__retarget_lock_release_recursive>
 80097d4:	89ab      	ldrh	r3, [r5, #12]
 80097d6:	065b      	lsls	r3, r3, #25
 80097d8:	f53f af12 	bmi.w	8009600 <_vfiprintf_r+0x4c>
 80097dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097de:	e711      	b.n	8009604 <_vfiprintf_r+0x50>
 80097e0:	ab03      	add	r3, sp, #12
 80097e2:	9300      	str	r3, [sp, #0]
 80097e4:	462a      	mov	r2, r5
 80097e6:	4b09      	ldr	r3, [pc, #36]	; (800980c <_vfiprintf_r+0x258>)
 80097e8:	a904      	add	r1, sp, #16
 80097ea:	4630      	mov	r0, r6
 80097ec:	f7fc f802 	bl	80057f4 <_printf_i>
 80097f0:	e7e4      	b.n	80097bc <_vfiprintf_r+0x208>
 80097f2:	bf00      	nop
 80097f4:	08009f6c 	.word	0x08009f6c
 80097f8:	08009f8c 	.word	0x08009f8c
 80097fc:	08009f4c 	.word	0x08009f4c
 8009800:	0800a184 	.word	0x0800a184
 8009804:	0800a18e 	.word	0x0800a18e
 8009808:	080052ad 	.word	0x080052ad
 800980c:	0800958f 	.word	0x0800958f
 8009810:	0800a18a 	.word	0x0800a18a

08009814 <_putc_r>:
 8009814:	b570      	push	{r4, r5, r6, lr}
 8009816:	460d      	mov	r5, r1
 8009818:	4614      	mov	r4, r2
 800981a:	4606      	mov	r6, r0
 800981c:	b118      	cbz	r0, 8009826 <_putc_r+0x12>
 800981e:	6983      	ldr	r3, [r0, #24]
 8009820:	b90b      	cbnz	r3, 8009826 <_putc_r+0x12>
 8009822:	f7fe fae9 	bl	8007df8 <__sinit>
 8009826:	4b1c      	ldr	r3, [pc, #112]	; (8009898 <_putc_r+0x84>)
 8009828:	429c      	cmp	r4, r3
 800982a:	d124      	bne.n	8009876 <_putc_r+0x62>
 800982c:	6874      	ldr	r4, [r6, #4]
 800982e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009830:	07d8      	lsls	r0, r3, #31
 8009832:	d405      	bmi.n	8009840 <_putc_r+0x2c>
 8009834:	89a3      	ldrh	r3, [r4, #12]
 8009836:	0599      	lsls	r1, r3, #22
 8009838:	d402      	bmi.n	8009840 <_putc_r+0x2c>
 800983a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800983c:	f7fe feed 	bl	800861a <__retarget_lock_acquire_recursive>
 8009840:	68a3      	ldr	r3, [r4, #8]
 8009842:	3b01      	subs	r3, #1
 8009844:	2b00      	cmp	r3, #0
 8009846:	60a3      	str	r3, [r4, #8]
 8009848:	da05      	bge.n	8009856 <_putc_r+0x42>
 800984a:	69a2      	ldr	r2, [r4, #24]
 800984c:	4293      	cmp	r3, r2
 800984e:	db1c      	blt.n	800988a <_putc_r+0x76>
 8009850:	b2eb      	uxtb	r3, r5
 8009852:	2b0a      	cmp	r3, #10
 8009854:	d019      	beq.n	800988a <_putc_r+0x76>
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	1c5a      	adds	r2, r3, #1
 800985a:	6022      	str	r2, [r4, #0]
 800985c:	701d      	strb	r5, [r3, #0]
 800985e:	b2ed      	uxtb	r5, r5
 8009860:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009862:	07da      	lsls	r2, r3, #31
 8009864:	d405      	bmi.n	8009872 <_putc_r+0x5e>
 8009866:	89a3      	ldrh	r3, [r4, #12]
 8009868:	059b      	lsls	r3, r3, #22
 800986a:	d402      	bmi.n	8009872 <_putc_r+0x5e>
 800986c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800986e:	f7fe fed5 	bl	800861c <__retarget_lock_release_recursive>
 8009872:	4628      	mov	r0, r5
 8009874:	bd70      	pop	{r4, r5, r6, pc}
 8009876:	4b09      	ldr	r3, [pc, #36]	; (800989c <_putc_r+0x88>)
 8009878:	429c      	cmp	r4, r3
 800987a:	d101      	bne.n	8009880 <_putc_r+0x6c>
 800987c:	68b4      	ldr	r4, [r6, #8]
 800987e:	e7d6      	b.n	800982e <_putc_r+0x1a>
 8009880:	4b07      	ldr	r3, [pc, #28]	; (80098a0 <_putc_r+0x8c>)
 8009882:	429c      	cmp	r4, r3
 8009884:	bf08      	it	eq
 8009886:	68f4      	ldreq	r4, [r6, #12]
 8009888:	e7d1      	b.n	800982e <_putc_r+0x1a>
 800988a:	4629      	mov	r1, r5
 800988c:	4622      	mov	r2, r4
 800988e:	4630      	mov	r0, r6
 8009890:	f7fd fa5e 	bl	8006d50 <__swbuf_r>
 8009894:	4605      	mov	r5, r0
 8009896:	e7e3      	b.n	8009860 <_putc_r+0x4c>
 8009898:	08009f6c 	.word	0x08009f6c
 800989c:	08009f8c 	.word	0x08009f8c
 80098a0:	08009f4c 	.word	0x08009f4c
 80098a4:	00000000 	.word	0x00000000

080098a8 <nan>:
 80098a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80098b0 <nan+0x8>
 80098ac:	4770      	bx	lr
 80098ae:	bf00      	nop
 80098b0:	00000000 	.word	0x00000000
 80098b4:	7ff80000 	.word	0x7ff80000

080098b8 <_sbrk_r>:
 80098b8:	b538      	push	{r3, r4, r5, lr}
 80098ba:	4d06      	ldr	r5, [pc, #24]	; (80098d4 <_sbrk_r+0x1c>)
 80098bc:	2300      	movs	r3, #0
 80098be:	4604      	mov	r4, r0
 80098c0:	4608      	mov	r0, r1
 80098c2:	602b      	str	r3, [r5, #0]
 80098c4:	f7f7 ff60 	bl	8001788 <_sbrk>
 80098c8:	1c43      	adds	r3, r0, #1
 80098ca:	d102      	bne.n	80098d2 <_sbrk_r+0x1a>
 80098cc:	682b      	ldr	r3, [r5, #0]
 80098ce:	b103      	cbz	r3, 80098d2 <_sbrk_r+0x1a>
 80098d0:	6023      	str	r3, [r4, #0]
 80098d2:	bd38      	pop	{r3, r4, r5, pc}
 80098d4:	2000040c 	.word	0x2000040c

080098d8 <__sread>:
 80098d8:	b510      	push	{r4, lr}
 80098da:	460c      	mov	r4, r1
 80098dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098e0:	f000 f93a 	bl	8009b58 <_read_r>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	bfab      	itete	ge
 80098e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098ea:	89a3      	ldrhlt	r3, [r4, #12]
 80098ec:	181b      	addge	r3, r3, r0
 80098ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098f2:	bfac      	ite	ge
 80098f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80098f6:	81a3      	strhlt	r3, [r4, #12]
 80098f8:	bd10      	pop	{r4, pc}

080098fa <__swrite>:
 80098fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098fe:	461f      	mov	r7, r3
 8009900:	898b      	ldrh	r3, [r1, #12]
 8009902:	05db      	lsls	r3, r3, #23
 8009904:	4605      	mov	r5, r0
 8009906:	460c      	mov	r4, r1
 8009908:	4616      	mov	r6, r2
 800990a:	d505      	bpl.n	8009918 <__swrite+0x1e>
 800990c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009910:	2302      	movs	r3, #2
 8009912:	2200      	movs	r2, #0
 8009914:	f000 f8b8 	bl	8009a88 <_lseek_r>
 8009918:	89a3      	ldrh	r3, [r4, #12]
 800991a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800991e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009922:	81a3      	strh	r3, [r4, #12]
 8009924:	4632      	mov	r2, r6
 8009926:	463b      	mov	r3, r7
 8009928:	4628      	mov	r0, r5
 800992a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800992e:	f000 b837 	b.w	80099a0 <_write_r>

08009932 <__sseek>:
 8009932:	b510      	push	{r4, lr}
 8009934:	460c      	mov	r4, r1
 8009936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800993a:	f000 f8a5 	bl	8009a88 <_lseek_r>
 800993e:	1c43      	adds	r3, r0, #1
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	bf15      	itete	ne
 8009944:	6560      	strne	r0, [r4, #84]	; 0x54
 8009946:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800994a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800994e:	81a3      	strheq	r3, [r4, #12]
 8009950:	bf18      	it	ne
 8009952:	81a3      	strhne	r3, [r4, #12]
 8009954:	bd10      	pop	{r4, pc}

08009956 <__sclose>:
 8009956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800995a:	f000 b851 	b.w	8009a00 <_close_r>

0800995e <strncmp>:
 800995e:	b510      	push	{r4, lr}
 8009960:	b17a      	cbz	r2, 8009982 <strncmp+0x24>
 8009962:	4603      	mov	r3, r0
 8009964:	3901      	subs	r1, #1
 8009966:	1884      	adds	r4, r0, r2
 8009968:	f813 0b01 	ldrb.w	r0, [r3], #1
 800996c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009970:	4290      	cmp	r0, r2
 8009972:	d101      	bne.n	8009978 <strncmp+0x1a>
 8009974:	42a3      	cmp	r3, r4
 8009976:	d101      	bne.n	800997c <strncmp+0x1e>
 8009978:	1a80      	subs	r0, r0, r2
 800997a:	bd10      	pop	{r4, pc}
 800997c:	2800      	cmp	r0, #0
 800997e:	d1f3      	bne.n	8009968 <strncmp+0xa>
 8009980:	e7fa      	b.n	8009978 <strncmp+0x1a>
 8009982:	4610      	mov	r0, r2
 8009984:	e7f9      	b.n	800997a <strncmp+0x1c>

08009986 <__ascii_wctomb>:
 8009986:	b149      	cbz	r1, 800999c <__ascii_wctomb+0x16>
 8009988:	2aff      	cmp	r2, #255	; 0xff
 800998a:	bf85      	ittet	hi
 800998c:	238a      	movhi	r3, #138	; 0x8a
 800998e:	6003      	strhi	r3, [r0, #0]
 8009990:	700a      	strbls	r2, [r1, #0]
 8009992:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009996:	bf98      	it	ls
 8009998:	2001      	movls	r0, #1
 800999a:	4770      	bx	lr
 800999c:	4608      	mov	r0, r1
 800999e:	4770      	bx	lr

080099a0 <_write_r>:
 80099a0:	b538      	push	{r3, r4, r5, lr}
 80099a2:	4d07      	ldr	r5, [pc, #28]	; (80099c0 <_write_r+0x20>)
 80099a4:	4604      	mov	r4, r0
 80099a6:	4608      	mov	r0, r1
 80099a8:	4611      	mov	r1, r2
 80099aa:	2200      	movs	r2, #0
 80099ac:	602a      	str	r2, [r5, #0]
 80099ae:	461a      	mov	r2, r3
 80099b0:	f7f7 fea0 	bl	80016f4 <_write>
 80099b4:	1c43      	adds	r3, r0, #1
 80099b6:	d102      	bne.n	80099be <_write_r+0x1e>
 80099b8:	682b      	ldr	r3, [r5, #0]
 80099ba:	b103      	cbz	r3, 80099be <_write_r+0x1e>
 80099bc:	6023      	str	r3, [r4, #0]
 80099be:	bd38      	pop	{r3, r4, r5, pc}
 80099c0:	2000040c 	.word	0x2000040c

080099c4 <__assert_func>:
 80099c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80099c6:	4614      	mov	r4, r2
 80099c8:	461a      	mov	r2, r3
 80099ca:	4b09      	ldr	r3, [pc, #36]	; (80099f0 <__assert_func+0x2c>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4605      	mov	r5, r0
 80099d0:	68d8      	ldr	r0, [r3, #12]
 80099d2:	b14c      	cbz	r4, 80099e8 <__assert_func+0x24>
 80099d4:	4b07      	ldr	r3, [pc, #28]	; (80099f4 <__assert_func+0x30>)
 80099d6:	9100      	str	r1, [sp, #0]
 80099d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099dc:	4906      	ldr	r1, [pc, #24]	; (80099f8 <__assert_func+0x34>)
 80099de:	462b      	mov	r3, r5
 80099e0:	f000 f81e 	bl	8009a20 <fiprintf>
 80099e4:	f000 f8ca 	bl	8009b7c <abort>
 80099e8:	4b04      	ldr	r3, [pc, #16]	; (80099fc <__assert_func+0x38>)
 80099ea:	461c      	mov	r4, r3
 80099ec:	e7f3      	b.n	80099d6 <__assert_func+0x12>
 80099ee:	bf00      	nop
 80099f0:	2000000c 	.word	0x2000000c
 80099f4:	0800a195 	.word	0x0800a195
 80099f8:	0800a1a2 	.word	0x0800a1a2
 80099fc:	0800a1d0 	.word	0x0800a1d0

08009a00 <_close_r>:
 8009a00:	b538      	push	{r3, r4, r5, lr}
 8009a02:	4d06      	ldr	r5, [pc, #24]	; (8009a1c <_close_r+0x1c>)
 8009a04:	2300      	movs	r3, #0
 8009a06:	4604      	mov	r4, r0
 8009a08:	4608      	mov	r0, r1
 8009a0a:	602b      	str	r3, [r5, #0]
 8009a0c:	f7f7 fe88 	bl	8001720 <_close>
 8009a10:	1c43      	adds	r3, r0, #1
 8009a12:	d102      	bne.n	8009a1a <_close_r+0x1a>
 8009a14:	682b      	ldr	r3, [r5, #0]
 8009a16:	b103      	cbz	r3, 8009a1a <_close_r+0x1a>
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	bd38      	pop	{r3, r4, r5, pc}
 8009a1c:	2000040c 	.word	0x2000040c

08009a20 <fiprintf>:
 8009a20:	b40e      	push	{r1, r2, r3}
 8009a22:	b503      	push	{r0, r1, lr}
 8009a24:	4601      	mov	r1, r0
 8009a26:	ab03      	add	r3, sp, #12
 8009a28:	4805      	ldr	r0, [pc, #20]	; (8009a40 <fiprintf+0x20>)
 8009a2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a2e:	6800      	ldr	r0, [r0, #0]
 8009a30:	9301      	str	r3, [sp, #4]
 8009a32:	f7ff fdbf 	bl	80095b4 <_vfiprintf_r>
 8009a36:	b002      	add	sp, #8
 8009a38:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a3c:	b003      	add	sp, #12
 8009a3e:	4770      	bx	lr
 8009a40:	2000000c 	.word	0x2000000c

08009a44 <_fstat_r>:
 8009a44:	b538      	push	{r3, r4, r5, lr}
 8009a46:	4d07      	ldr	r5, [pc, #28]	; (8009a64 <_fstat_r+0x20>)
 8009a48:	2300      	movs	r3, #0
 8009a4a:	4604      	mov	r4, r0
 8009a4c:	4608      	mov	r0, r1
 8009a4e:	4611      	mov	r1, r2
 8009a50:	602b      	str	r3, [r5, #0]
 8009a52:	f7f7 fe71 	bl	8001738 <_fstat>
 8009a56:	1c43      	adds	r3, r0, #1
 8009a58:	d102      	bne.n	8009a60 <_fstat_r+0x1c>
 8009a5a:	682b      	ldr	r3, [r5, #0]
 8009a5c:	b103      	cbz	r3, 8009a60 <_fstat_r+0x1c>
 8009a5e:	6023      	str	r3, [r4, #0]
 8009a60:	bd38      	pop	{r3, r4, r5, pc}
 8009a62:	bf00      	nop
 8009a64:	2000040c 	.word	0x2000040c

08009a68 <_isatty_r>:
 8009a68:	b538      	push	{r3, r4, r5, lr}
 8009a6a:	4d06      	ldr	r5, [pc, #24]	; (8009a84 <_isatty_r+0x1c>)
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	4604      	mov	r4, r0
 8009a70:	4608      	mov	r0, r1
 8009a72:	602b      	str	r3, [r5, #0]
 8009a74:	f7f7 fe70 	bl	8001758 <_isatty>
 8009a78:	1c43      	adds	r3, r0, #1
 8009a7a:	d102      	bne.n	8009a82 <_isatty_r+0x1a>
 8009a7c:	682b      	ldr	r3, [r5, #0]
 8009a7e:	b103      	cbz	r3, 8009a82 <_isatty_r+0x1a>
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	bd38      	pop	{r3, r4, r5, pc}
 8009a84:	2000040c 	.word	0x2000040c

08009a88 <_lseek_r>:
 8009a88:	b538      	push	{r3, r4, r5, lr}
 8009a8a:	4d07      	ldr	r5, [pc, #28]	; (8009aa8 <_lseek_r+0x20>)
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	4608      	mov	r0, r1
 8009a90:	4611      	mov	r1, r2
 8009a92:	2200      	movs	r2, #0
 8009a94:	602a      	str	r2, [r5, #0]
 8009a96:	461a      	mov	r2, r3
 8009a98:	f7f7 fe69 	bl	800176e <_lseek>
 8009a9c:	1c43      	adds	r3, r0, #1
 8009a9e:	d102      	bne.n	8009aa6 <_lseek_r+0x1e>
 8009aa0:	682b      	ldr	r3, [r5, #0]
 8009aa2:	b103      	cbz	r3, 8009aa6 <_lseek_r+0x1e>
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	bd38      	pop	{r3, r4, r5, pc}
 8009aa8:	2000040c 	.word	0x2000040c

08009aac <memmove>:
 8009aac:	4288      	cmp	r0, r1
 8009aae:	b510      	push	{r4, lr}
 8009ab0:	eb01 0402 	add.w	r4, r1, r2
 8009ab4:	d902      	bls.n	8009abc <memmove+0x10>
 8009ab6:	4284      	cmp	r4, r0
 8009ab8:	4623      	mov	r3, r4
 8009aba:	d807      	bhi.n	8009acc <memmove+0x20>
 8009abc:	1e43      	subs	r3, r0, #1
 8009abe:	42a1      	cmp	r1, r4
 8009ac0:	d008      	beq.n	8009ad4 <memmove+0x28>
 8009ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aca:	e7f8      	b.n	8009abe <memmove+0x12>
 8009acc:	4402      	add	r2, r0
 8009ace:	4601      	mov	r1, r0
 8009ad0:	428a      	cmp	r2, r1
 8009ad2:	d100      	bne.n	8009ad6 <memmove+0x2a>
 8009ad4:	bd10      	pop	{r4, pc}
 8009ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ade:	e7f7      	b.n	8009ad0 <memmove+0x24>

08009ae0 <__malloc_lock>:
 8009ae0:	4801      	ldr	r0, [pc, #4]	; (8009ae8 <__malloc_lock+0x8>)
 8009ae2:	f7fe bd9a 	b.w	800861a <__retarget_lock_acquire_recursive>
 8009ae6:	bf00      	nop
 8009ae8:	20000400 	.word	0x20000400

08009aec <__malloc_unlock>:
 8009aec:	4801      	ldr	r0, [pc, #4]	; (8009af4 <__malloc_unlock+0x8>)
 8009aee:	f7fe bd95 	b.w	800861c <__retarget_lock_release_recursive>
 8009af2:	bf00      	nop
 8009af4:	20000400 	.word	0x20000400

08009af8 <_realloc_r>:
 8009af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009afc:	4680      	mov	r8, r0
 8009afe:	4614      	mov	r4, r2
 8009b00:	460e      	mov	r6, r1
 8009b02:	b921      	cbnz	r1, 8009b0e <_realloc_r+0x16>
 8009b04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b08:	4611      	mov	r1, r2
 8009b0a:	f7ff bb59 	b.w	80091c0 <_malloc_r>
 8009b0e:	b92a      	cbnz	r2, 8009b1c <_realloc_r+0x24>
 8009b10:	f7ff faea 	bl	80090e8 <_free_r>
 8009b14:	4625      	mov	r5, r4
 8009b16:	4628      	mov	r0, r5
 8009b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b1c:	f000 f835 	bl	8009b8a <_malloc_usable_size_r>
 8009b20:	4284      	cmp	r4, r0
 8009b22:	4607      	mov	r7, r0
 8009b24:	d802      	bhi.n	8009b2c <_realloc_r+0x34>
 8009b26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b2a:	d812      	bhi.n	8009b52 <_realloc_r+0x5a>
 8009b2c:	4621      	mov	r1, r4
 8009b2e:	4640      	mov	r0, r8
 8009b30:	f7ff fb46 	bl	80091c0 <_malloc_r>
 8009b34:	4605      	mov	r5, r0
 8009b36:	2800      	cmp	r0, #0
 8009b38:	d0ed      	beq.n	8009b16 <_realloc_r+0x1e>
 8009b3a:	42bc      	cmp	r4, r7
 8009b3c:	4622      	mov	r2, r4
 8009b3e:	4631      	mov	r1, r6
 8009b40:	bf28      	it	cs
 8009b42:	463a      	movcs	r2, r7
 8009b44:	f7fe fdea 	bl	800871c <memcpy>
 8009b48:	4631      	mov	r1, r6
 8009b4a:	4640      	mov	r0, r8
 8009b4c:	f7ff facc 	bl	80090e8 <_free_r>
 8009b50:	e7e1      	b.n	8009b16 <_realloc_r+0x1e>
 8009b52:	4635      	mov	r5, r6
 8009b54:	e7df      	b.n	8009b16 <_realloc_r+0x1e>
	...

08009b58 <_read_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4d07      	ldr	r5, [pc, #28]	; (8009b78 <_read_r+0x20>)
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	4608      	mov	r0, r1
 8009b60:	4611      	mov	r1, r2
 8009b62:	2200      	movs	r2, #0
 8009b64:	602a      	str	r2, [r5, #0]
 8009b66:	461a      	mov	r2, r3
 8009b68:	f7f7 fda6 	bl	80016b8 <_read>
 8009b6c:	1c43      	adds	r3, r0, #1
 8009b6e:	d102      	bne.n	8009b76 <_read_r+0x1e>
 8009b70:	682b      	ldr	r3, [r5, #0]
 8009b72:	b103      	cbz	r3, 8009b76 <_read_r+0x1e>
 8009b74:	6023      	str	r3, [r4, #0]
 8009b76:	bd38      	pop	{r3, r4, r5, pc}
 8009b78:	2000040c 	.word	0x2000040c

08009b7c <abort>:
 8009b7c:	b508      	push	{r3, lr}
 8009b7e:	2006      	movs	r0, #6
 8009b80:	f000 f834 	bl	8009bec <raise>
 8009b84:	2001      	movs	r0, #1
 8009b86:	f7f7 fd8d 	bl	80016a4 <_exit>

08009b8a <_malloc_usable_size_r>:
 8009b8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b8e:	1f18      	subs	r0, r3, #4
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	bfbc      	itt	lt
 8009b94:	580b      	ldrlt	r3, [r1, r0]
 8009b96:	18c0      	addlt	r0, r0, r3
 8009b98:	4770      	bx	lr

08009b9a <_raise_r>:
 8009b9a:	291f      	cmp	r1, #31
 8009b9c:	b538      	push	{r3, r4, r5, lr}
 8009b9e:	4604      	mov	r4, r0
 8009ba0:	460d      	mov	r5, r1
 8009ba2:	d904      	bls.n	8009bae <_raise_r+0x14>
 8009ba4:	2316      	movs	r3, #22
 8009ba6:	6003      	str	r3, [r0, #0]
 8009ba8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009bac:	bd38      	pop	{r3, r4, r5, pc}
 8009bae:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009bb0:	b112      	cbz	r2, 8009bb8 <_raise_r+0x1e>
 8009bb2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009bb6:	b94b      	cbnz	r3, 8009bcc <_raise_r+0x32>
 8009bb8:	4620      	mov	r0, r4
 8009bba:	f000 f831 	bl	8009c20 <_getpid_r>
 8009bbe:	462a      	mov	r2, r5
 8009bc0:	4601      	mov	r1, r0
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bc8:	f000 b818 	b.w	8009bfc <_kill_r>
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d00a      	beq.n	8009be6 <_raise_r+0x4c>
 8009bd0:	1c59      	adds	r1, r3, #1
 8009bd2:	d103      	bne.n	8009bdc <_raise_r+0x42>
 8009bd4:	2316      	movs	r3, #22
 8009bd6:	6003      	str	r3, [r0, #0]
 8009bd8:	2001      	movs	r0, #1
 8009bda:	e7e7      	b.n	8009bac <_raise_r+0x12>
 8009bdc:	2400      	movs	r4, #0
 8009bde:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009be2:	4628      	mov	r0, r5
 8009be4:	4798      	blx	r3
 8009be6:	2000      	movs	r0, #0
 8009be8:	e7e0      	b.n	8009bac <_raise_r+0x12>
	...

08009bec <raise>:
 8009bec:	4b02      	ldr	r3, [pc, #8]	; (8009bf8 <raise+0xc>)
 8009bee:	4601      	mov	r1, r0
 8009bf0:	6818      	ldr	r0, [r3, #0]
 8009bf2:	f7ff bfd2 	b.w	8009b9a <_raise_r>
 8009bf6:	bf00      	nop
 8009bf8:	2000000c 	.word	0x2000000c

08009bfc <_kill_r>:
 8009bfc:	b538      	push	{r3, r4, r5, lr}
 8009bfe:	4d07      	ldr	r5, [pc, #28]	; (8009c1c <_kill_r+0x20>)
 8009c00:	2300      	movs	r3, #0
 8009c02:	4604      	mov	r4, r0
 8009c04:	4608      	mov	r0, r1
 8009c06:	4611      	mov	r1, r2
 8009c08:	602b      	str	r3, [r5, #0]
 8009c0a:	f7f7 fd3b 	bl	8001684 <_kill>
 8009c0e:	1c43      	adds	r3, r0, #1
 8009c10:	d102      	bne.n	8009c18 <_kill_r+0x1c>
 8009c12:	682b      	ldr	r3, [r5, #0]
 8009c14:	b103      	cbz	r3, 8009c18 <_kill_r+0x1c>
 8009c16:	6023      	str	r3, [r4, #0]
 8009c18:	bd38      	pop	{r3, r4, r5, pc}
 8009c1a:	bf00      	nop
 8009c1c:	2000040c 	.word	0x2000040c

08009c20 <_getpid_r>:
 8009c20:	f7f7 bd28 	b.w	8001674 <_getpid>

08009c24 <_init>:
 8009c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c26:	bf00      	nop
 8009c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c2a:	bc08      	pop	{r3}
 8009c2c:	469e      	mov	lr, r3
 8009c2e:	4770      	bx	lr

08009c30 <_fini>:
 8009c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c32:	bf00      	nop
 8009c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c36:	bc08      	pop	{r3}
 8009c38:	469e      	mov	lr, r3
 8009c3a:	4770      	bx	lr
