iverilog -o simulator Simulator.v  ALU.v Single_Cycle_CPU.v execute_inst.v Control_unit.v Data_mem.v Mem_Reg_selector.v Refile.v Reg_Imm_selector.v Rtselectot.v Shift_selector.v Ext.v Jump.v




JUMP 完再加4还是加4之后再JUMP