# C:/Users/Eydi/Documents/School things/CAD Contest/2017test case/test/test12/test12_input.def
# Created by Glade release version 4.6.3 compiled on May 19 2017 09:38:54
# Run by Eydi on host LHT at Tue Jul 11 21:08:35 2017

VERSION 5.7 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 3500.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2000.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 3500000 2000000 ) ;

COMPONENTS 19 ;
  - B4_01 block4 + PLACED ( 3051300 529000 ) FW ;
  - B3_01 block3 + PLACED ( 136200 76500 ) S ;
  - B5_02 block5 + FIXED ( 1086000 442700 ) FW ;
  - B2_02 block2 + PLACED ( 67300 1325000 ) FN ;
  - B4_06 block4 + PLACED ( 2584300 181800 ) FW ;
  - B7_01 block7 + FIXED ( 2122505 90590 ) W ;
  - B5_04 block5 + FIXED ( 1056600 1048400 ) FE ;
  - B4_04 block4 + PLACED ( 2320700 454200 ) E ;
  - B5_01 block5 + PLACED ( 1012900 1378100 ) W ;
  - B5_05 block5 + FIXED ( 1039900 848400 ) W ;
  - B8_01 block8 + FIXED ( 770950 304805 ) W ;
  - B5_03 block5 + FIXED ( 987500 1578100 ) FE ;
  - B6_01 block6 + FIXED ( 797940 75030 ) N ;
  - B8_03 block8 + FIXED ( 2810660 304765 ) W ;
  - B4_02 block4 + PLACED ( 2906800 230300 ) FW ;
  - B4_03 block4 + PLACED ( 2357500 860700 ) E ;
  - B4_05 block4 + FIXED ( 2736800 848300 ) E ;
  - B2_01 block2 + FIXED ( 0 665600 ) S ;
  - B1_01 block1 + FIXED ( 2425545 1427625 ) N ;
END COMPONENTS

PINS 6 ;
  - VDD1 + NET VDD1 + DIRECTION INPUT + USE POWER
    + LAYER METAL6 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 200000 500 ) N ;
  - VDD5 + NET VDD5 + DIRECTION INPUT + USE POWER
    + LAYER METAL6 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 1500000 500 ) N ;
  - VDD6 + NET VDD6 + DIRECTION INPUT + USE POWER
    + LAYER METAL6 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 2000000 500 ) N ;
  - VDD2 + NET VDD2 + DIRECTION INPUT + USE POWER
    + LAYER METAL6 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 500000 500 ) N ;
  - VDD4 + NET VDD4 + DIRECTION INPUT + USE POWER
    + LAYER METAL6 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 1200000 500 ) N ;
  - VDD3 + NET VDD3 + DIRECTION INPUT + USE POWER
    + LAYER METAL6 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 1000000 500 ) N ;
END PINS


SPECIALNETS 7 ;
- VDD5
  ( B5_05 VDD_A )
  ( B5_04 VDD_A )
  ( B5_03 VDD_A )
  ( B5_02 VDD_A )
  ( B5_01 VDD_A )
  + USE POWER ;
- VDD1
  ( B1_01 VDD_A )
  + USE POWER ;
- VDD6
  ( B5_05 VDD_B )
  ( B5_04 VDD_B )
  ( B5_03 VDD_B )
  ( B5_02 VDD_B )
  ( B5_01 VDD_B )
  + USE POWER ;
- VDD4
  ( B4_06 VDD_A )
  ( B4_05 VDD_A )
  ( B4_04 VDD_A )
  ( B4_03 VDD_A )
  ( B4_02 VDD_A )
  ( B4_01 VDD_A )
  + USE POWER ;
- VDD2
  ( B1_01 VDD_B )
  + USE POWER ;
- VSS
  + USE GROUND ;
- VDD3
  ( B3_01 VDD_A )
  ( B2_02 VDD_A )
  ( B2_01 VDD_A )
  + USE POWER ;
END SPECIALNETS

NETS 0 ;
END NETS

END DESIGN
