16:26:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:26:33 INFO  : Registering command handlers for Vitis TCF services
16:26:33 INFO  : XSCT server has started successfully.
16:26:33 INFO  : Successfully done setting XSCT server connection channel  
16:26:33 INFO  : plnx-install-location is set to ''
16:26:33 INFO  : Successfully done query RDI_DATADIR 
16:26:33 INFO  : Successfully done setting workspace for the tool. 
16:27:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
16:27:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
16:28:00 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:33:05 INFO  : (SwPlaform) Successfully done setParamInSpec 
16:33:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
16:33:14 INFO  : (SwPlatform) Successfully done update_mss 
16:33:15 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:34:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
16:34:18 INFO  : Updating application flags with new BSP settings...
16:34:19 INFO  : Successfully updated application flags for project hello_world_application.
17:01:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:01:22 INFO  : XSCT server has started successfully.
17:01:22 INFO  : Registering command handlers for Vitis TCF services
17:01:28 INFO  : Successfully done setting XSCT server connection channel  
17:01:28 INFO  : plnx-install-location is set to ''
17:01:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/hw/design_1_wrapper.xsa is already opened

17:01:32 INFO  : Successfully done setting workspace for the tool. 
17:01:32 INFO  : Successfully done query RDI_DATADIR 
17:01:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
17:01:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
17:01:34 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:03:56 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:03:56 INFO  : No changes in MSS file content so sources will not be generated.
17:04:34 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:04:34 INFO  : No changes in MSS file content so sources will not be generated.
17:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
17:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:17:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:32:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:32:21 INFO  : XSCT server has started successfully.
17:32:21 INFO  : plnx-install-location is set to ''
17:32:21 INFO  : Successfully done setting XSCT server connection channel  
17:32:21 INFO  : Successfully done setting workspace for the tool. 
17:32:22 INFO  : Registering command handlers for Vitis TCF services
17:32:22 INFO  : Successfully done query RDI_DATADIR 
17:33:29 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:33:29 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:35:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:35:25 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:35:26 INFO  : (SwPlatform) Successfully done update_mss 
17:35:26 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:24 INFO  : 'jtag frequency' command is executed.
17:37:24 INFO  : Context for 'APU' is selected.
17:37:24 INFO  : System reset is completed.
17:37:27 INFO  : 'after 3000' command is executed.
17:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:37:29 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:37:30 INFO  : Context for 'APU' is selected.
17:37:30 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:30 INFO  : Context for 'APU' is selected.
17:37:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:37:30 INFO  : 'ps7_init' command is executed.
17:37:30 INFO  : 'ps7_post_config' command is executed.
17:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:37:30 INFO  : Memory regions updated for context APU
17:37:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:37:55 INFO  : Disconnected from the channel tcfchan#2.
17:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:57 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/export/hello_world/sw/hello_world/boot/fsbl.elf'
17:37:57 WARN  : Part name present in the hardware specification 'xczu3eg-sbva484-1-e' doesn't match the one present on the target 'xc7z020'.
17:37:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:59 INFO  : 'jtag frequency' command is executed.
17:37:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:59 INFO  : Context for 'APU' is selected.
17:37:59 INFO  : System reset is completed.
17:38:02 INFO  : 'after 3000' command is executed.
17:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:02 ERROR : bitstream is not compatible with the target
17:38:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
17:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:38:02 ERROR : bitstream is not compatible with the target
17:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:07 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/export/hello_world/sw/hello_world/boot/fsbl.elf'
17:38:08 WARN  : Part name present in the hardware specification 'xczu3eg-sbva484-1-e' doesn't match the one present on the target 'xc7z020'.
17:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:19 INFO  : 'jtag frequency' command is executed.
17:38:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:38:19 INFO  : Context for 'APU' is selected.
17:38:19 INFO  : System reset is completed.
17:38:22 INFO  : 'after 3000' command is executed.
17:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:22 ERROR : bitstream is not compatible with the target
17:38:22 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
17:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:38:22 ERROR : bitstream is not compatible with the target
17:38:47 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:38:47 INFO  : Updating application flags with new BSP settings...
17:38:48 INFO  : Successfully updated application flags for project Hello_Zynq_application.
17:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:01 INFO  : 'jtag frequency' command is executed.
17:39:01 INFO  : Context for 'APU' is selected.
17:39:01 INFO  : System reset is completed.
17:39:04 INFO  : 'after 3000' command is executed.
17:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:39:06 INFO  : Context for 'APU' is selected.
17:39:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:06 INFO  : Context for 'APU' is selected.
17:39:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:39:07 INFO  : 'ps7_init' command is executed.
17:39:07 INFO  : 'ps7_post_config' command is executed.
17:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:07 INFO  : Memory regions updated for context APU
17:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:07 INFO  : 'con' command is executed.
17:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:39:50 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:39:50 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:39:50 INFO  : No changes in MSS file content so sources will not be generated.
17:39:53 INFO  : Disconnected from the channel tcfchan#3.
17:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:54 INFO  : 'jtag frequency' command is executed.
17:39:54 INFO  : Context for 'APU' is selected.
17:39:54 INFO  : System reset is completed.
17:39:57 INFO  : 'after 3000' command is executed.
17:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:39:59 INFO  : Context for 'APU' is selected.
17:39:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:59 INFO  : Context for 'APU' is selected.
17:39:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:40:00 INFO  : 'ps7_init' command is executed.
17:40:00 INFO  : 'ps7_post_config' command is executed.
17:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:00 INFO  : Memory regions updated for context APU
17:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:00 INFO  : 'con' command is executed.
17:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:41:13 INFO  : Disconnected from the channel tcfchan#5.
17:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:13 INFO  : 'jtag frequency' command is executed.
17:41:13 INFO  : Context for 'APU' is selected.
17:41:13 INFO  : System reset is completed.
17:41:16 INFO  : 'after 3000' command is executed.
17:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:41:19 INFO  : Context for 'APU' is selected.
17:41:19 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:19 INFO  : Context for 'APU' is selected.
17:41:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:41:19 INFO  : 'ps7_init' command is executed.
17:41:19 INFO  : 'ps7_post_config' command is executed.
17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:19 INFO  : Memory regions updated for context APU
17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : 'con' command is executed.
17:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:42:11 INFO  : Disconnected from the channel tcfchan#6.
17:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:11 INFO  : 'jtag frequency' command is executed.
17:42:11 INFO  : Context for 'APU' is selected.
17:42:11 INFO  : System reset is completed.
17:42:14 INFO  : 'after 3000' command is executed.
17:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:42:17 INFO  : Context for 'APU' is selected.
17:42:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:17 INFO  : Context for 'APU' is selected.
17:42:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:42:17 INFO  : 'ps7_init' command is executed.
17:42:17 INFO  : 'ps7_post_config' command is executed.
17:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:17 INFO  : Memory regions updated for context APU
17:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:17 INFO  : 'con' command is executed.
17:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:42:32 INFO  : Disconnected from the channel tcfchan#7.
17:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:32 INFO  : 'jtag frequency' command is executed.
17:42:32 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : System reset is completed.
17:42:35 INFO  : 'after 3000' command is executed.
17:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:42:37 INFO  : Context for 'APU' is selected.
17:42:37 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:38 INFO  : Context for 'APU' is selected.
17:42:38 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:42:38 INFO  : 'ps7_init' command is executed.
17:42:38 INFO  : 'ps7_post_config' command is executed.
17:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:38 INFO  : Memory regions updated for context APU
17:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:38 INFO  : 'con' command is executed.
17:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:43:37 INFO  : Disconnected from the channel tcfchan#8.
17:44:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:51 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:52 INFO  : (SwPlatform) Successfully done update_mss 
17:44:52 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:41 INFO  : 'jtag frequency' command is executed.
17:45:41 INFO  : Context for 'APU' is selected.
17:45:41 INFO  : System reset is completed.
17:45:44 INFO  : 'after 3000' command is executed.
17:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:45:47 INFO  : Context for 'APU' is selected.
17:45:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:47 INFO  : Context for 'APU' is selected.
17:45:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:45:47 INFO  : 'ps7_init' command is executed.
17:45:47 INFO  : 'ps7_post_config' command is executed.
17:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:47 INFO  : Memory regions updated for context APU
17:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:47 INFO  : 'con' command is executed.
17:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:46:09 INFO  : Disconnected from the channel tcfchan#10.
17:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:09 INFO  : 'jtag frequency' command is executed.
17:46:09 INFO  : Context for 'APU' is selected.
17:46:09 INFO  : System reset is completed.
17:46:13 INFO  : 'after 3000' command is executed.
17:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:46:15 INFO  : Context for 'APU' is selected.
17:46:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:46:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:15 INFO  : Context for 'APU' is selected.
17:46:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:46:15 INFO  : 'ps7_init' command is executed.
17:46:15 INFO  : 'ps7_post_config' command is executed.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:15 INFO  : Memory regions updated for context APU
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : 'con' command is executed.
17:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:47:50 INFO  : Disconnected from the channel tcfchan#11.
17:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:51 INFO  : 'jtag frequency' command is executed.
17:47:51 INFO  : Context for 'APU' is selected.
17:47:51 INFO  : System reset is completed.
17:47:54 INFO  : 'after 3000' command is executed.
17:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:47:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:47:56 INFO  : Context for 'APU' is selected.
17:47:56 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:56 INFO  : Context for 'APU' is selected.
17:47:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:47:57 INFO  : 'ps7_init' command is executed.
17:47:57 INFO  : 'ps7_post_config' command is executed.
17:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:57 INFO  : Memory regions updated for context APU
17:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:57 INFO  : 'con' command is executed.
17:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:52:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:52:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:52:32 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:52:32 INFO  : (SwPlatform) Successfully done update_mss 
17:52:32 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:53:06 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:53:06 INFO  : No changes in MSS file content so sources will not be generated.
17:54:19 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:54:36 INFO  : Disconnected from the channel tcfchan#12.
17:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:37 INFO  : 'jtag frequency' command is executed.
17:54:37 INFO  : Context for 'APU' is selected.
17:54:37 INFO  : System reset is completed.
17:54:40 INFO  : 'after 3000' command is executed.
17:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:54:42 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:54:42 INFO  : Context for 'APU' is selected.
17:54:42 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:42 INFO  : Context for 'APU' is selected.
17:54:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:54:42 INFO  : 'ps7_init' command is executed.
17:54:43 INFO  : 'ps7_post_config' command is executed.
17:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:43 INFO  : Memory regions updated for context APU
17:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:43 INFO  : 'con' command is executed.
17:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:55:20 INFO  : Disconnected from the channel tcfchan#15.
17:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:20 INFO  : 'jtag frequency' command is executed.
17:55:20 INFO  : Context for 'APU' is selected.
17:55:20 INFO  : System reset is completed.
17:55:23 INFO  : 'after 3000' command is executed.
17:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:55:26 INFO  : Context for 'APU' is selected.
17:55:26 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:26 INFO  : Context for 'APU' is selected.
17:55:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:55:26 INFO  : 'ps7_init' command is executed.
17:55:26 INFO  : 'ps7_post_config' command is executed.
17:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:26 INFO  : Memory regions updated for context APU
17:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:26 INFO  : 'con' command is executed.
17:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:56:33 INFO  : Disconnected from the channel tcfchan#16.
17:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:33 INFO  : 'jtag frequency' command is executed.
17:56:33 INFO  : Context for 'APU' is selected.
17:56:33 INFO  : System reset is completed.
17:56:36 INFO  : 'after 3000' command is executed.
17:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:56:39 INFO  : Context for 'APU' is selected.
17:56:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:39 INFO  : Context for 'APU' is selected.
17:56:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:56:39 INFO  : 'ps7_init' command is executed.
17:56:39 INFO  : 'ps7_post_config' command is executed.
17:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:39 INFO  : Memory regions updated for context APU
17:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:39 INFO  : 'con' command is executed.
17:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:57:05 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:57:05 INFO  : No changes in MSS file content so sources will not be generated.
17:57:13 INFO  : Disconnected from the channel tcfchan#17.
17:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:13 INFO  : 'jtag frequency' command is executed.
17:57:13 INFO  : Context for 'APU' is selected.
17:57:13 INFO  : System reset is completed.
17:57:16 INFO  : 'after 3000' command is executed.
17:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:57:18 INFO  : Context for 'APU' is selected.
17:57:18 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:18 INFO  : Context for 'APU' is selected.
17:57:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:57:19 INFO  : 'ps7_init' command is executed.
17:57:19 INFO  : 'ps7_post_config' command is executed.
17:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:19 INFO  : Memory regions updated for context APU
17:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:19 INFO  : 'con' command is executed.
17:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:58:29 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:58:52 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:58:58 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
17:59:17 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:59:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
18:00:16 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:00:22 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
18:00:35 INFO  : Disconnected from the channel tcfchan#18.
18:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:05 INFO  : 'jtag frequency' command is executed.
18:01:05 INFO  : Context for 'APU' is selected.
18:01:05 INFO  : System reset is completed.
18:01:08 INFO  : 'after 3000' command is executed.
18:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
18:01:10 INFO  : Context for 'APU' is selected.
18:01:10 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
18:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:10 INFO  : Context for 'APU' is selected.
18:01:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
18:01:11 INFO  : 'ps7_init' command is executed.
18:01:11 INFO  : 'ps7_post_config' command is executed.
18:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:11 INFO  : Memory regions updated for context APU
18:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:11 INFO  : 'con' command is executed.
18:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
18:01:39 INFO  : Disconnected from the channel tcfchan#28.
18:02:33 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:42 INFO  : 'jtag frequency' command is executed.
18:02:42 INFO  : Context for 'APU' is selected.
18:02:42 INFO  : System reset is completed.
18:02:45 INFO  : 'after 3000' command is executed.
18:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:02:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
18:02:48 INFO  : Context for 'APU' is selected.
18:02:48 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
18:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:48 INFO  : Context for 'APU' is selected.
18:02:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
18:02:48 INFO  : 'ps7_init' command is executed.
18:02:48 INFO  : 'ps7_post_config' command is executed.
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:48 INFO  : Memory regions updated for context APU
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:49 INFO  : 'con' command is executed.
18:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
18:18:42 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/export/hello_world' from custom platform repositories.
18:20:57 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:20:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:21:06 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:21:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:21:09 INFO  : (SwPlatform) Successfully done update_mss 
18:21:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:32 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:34:10 INFO  : Disconnected from the channel tcfchan#29.
18:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:12 INFO  : 'jtag frequency' command is executed.
18:34:12 INFO  : Context for 'APU' is selected.
18:34:12 INFO  : System reset is completed.
18:34:15 INFO  : 'after 3000' command is executed.
18:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:34:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:34:17 INFO  : Context for 'APU' is selected.
18:34:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:17 INFO  : Context for 'APU' is selected.
18:34:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:34:18 INFO  : 'ps7_init' command is executed.
18:34:18 INFO  : 'ps7_post_config' command is executed.
18:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:18 INFO  : Memory regions updated for context APU
18:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:18 INFO  : 'con' command is executed.
18:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:35:21 INFO  : Disconnected from the channel tcfchan#31.
18:35:24 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:35:30 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:39 INFO  : 'jtag frequency' command is executed.
18:35:39 INFO  : Context for 'APU' is selected.
18:35:39 INFO  : System reset is completed.
18:35:42 INFO  : 'after 3000' command is executed.
18:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:35:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:35:45 INFO  : Context for 'APU' is selected.
18:35:45 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:45 INFO  : Context for 'APU' is selected.
18:35:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:35:45 INFO  : 'ps7_init' command is executed.
18:35:45 INFO  : 'ps7_post_config' command is executed.
18:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:45 INFO  : Memory regions updated for context APU
18:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:45 INFO  : 'con' command is executed.
18:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:36:29 INFO  : Disconnected from the channel tcfchan#34.
18:40:38 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:40:43 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:41:05 INFO  : 'jtag frequency' command is executed.
18:41:05 INFO  : Context for 'APU' is selected.
18:41:05 INFO  : System reset is completed.
18:41:08 INFO  : 'after 3000' command is executed.
18:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:41:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:41:11 INFO  : 'ps7_init' command is executed.
18:41:11 INFO  : 'ps7_post_config' command is executed.
18:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:11 INFO  : Memory regions updated for context APU
18:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:11 INFO  : 'con' command is executed.
18:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:41:32 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:41:35 INFO  : Disconnected from the channel tcfchan#37.
18:41:37 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:41:48 INFO  : 'jtag frequency' command is executed.
18:41:48 INFO  : Context for 'APU' is selected.
18:41:48 INFO  : System reset is completed.
18:41:51 INFO  : 'after 3000' command is executed.
18:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:41:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:41:53 INFO  : Context for 'APU' is selected.
18:41:53 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:41:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:53 INFO  : Context for 'APU' is selected.
18:41:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:41:53 INFO  : 'ps7_init' command is executed.
18:41:53 INFO  : 'ps7_post_config' command is executed.
18:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:54 INFO  : Memory regions updated for context APU
18:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:54 INFO  : 'con' command is executed.
18:41:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:42:14 INFO  : Disconnected from the channel tcfchan#40.
18:42:15 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:42:21 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:42:27 INFO  : 'jtag frequency' command is executed.
18:42:27 INFO  : Context for 'APU' is selected.
18:42:27 INFO  : System reset is completed.
18:42:30 INFO  : 'after 3000' command is executed.
18:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:42:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:42:33 INFO  : Context for 'APU' is selected.
18:42:33 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:33 INFO  : Context for 'APU' is selected.
18:42:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:42:33 INFO  : 'ps7_init' command is executed.
18:42:33 INFO  : 'ps7_post_config' command is executed.
18:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:33 INFO  : Memory regions updated for context APU
18:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:33 INFO  : 'con' command is executed.
18:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:46:44 INFO  : Disconnected from the channel tcfchan#43.
20:51:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:52:00 INFO  : XSCT server has started successfully.
20:52:00 INFO  : Successfully done setting XSCT server connection channel  
20:52:00 INFO  : plnx-install-location is set to ''
20:52:00 INFO  : Successfully done setting workspace for the tool. 
20:52:01 INFO  : Registering command handlers for Vitis TCF services
20:52:03 INFO  : Successfully done query RDI_DATADIR 
20:54:01 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:54:01 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:54:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:54:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:54:24 INFO  : (SwPlatform) Successfully done update_mss 
20:54:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:27 INFO  : 'jtag frequency' command is executed.
21:12:28 INFO  : Context for 'APU' is selected.
21:12:28 INFO  : System reset is completed.
21:12:31 INFO  : 'after 3000' command is executed.
21:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:12:34 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:12:34 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:35 INFO  : Context for 'APU' is selected.
21:12:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:12:35 INFO  : 'ps7_init' command is executed.
21:12:35 INFO  : 'ps7_post_config' command is executed.
21:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:12:35 INFO  : Memory regions updated for context APU
21:12:35 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:13:00 INFO  : Disconnected from the channel tcfchan#2.
21:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:13:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:13:21 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
21:13:29 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:13:35 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
21:13:50 INFO  : Generated template bif file for Convolution_Accelerator_APP_system
21:14:43 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:14:55 INFO  : 'jtag frequency' command is executed.
21:14:55 INFO  : Context for 'APU' is selected.
21:14:55 INFO  : System reset is completed.
21:14:58 INFO  : 'after 3000' command is executed.
21:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:00 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:15:00 INFO  : Context for 'APU' is selected.
21:15:00 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:00 INFO  : Context for 'APU' is selected.
21:15:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:15:00 INFO  : 'ps7_init' command is executed.
21:15:00 INFO  : 'ps7_post_config' command is executed.
21:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:01 INFO  : Memory regions updated for context APU
21:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:01 INFO  : 'con' command is executed.
21:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:15:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:15:11 INFO  : Disconnected from the channel tcfchan#3.
21:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:41 INFO  : 'jtag frequency' command is executed.
21:42:42 INFO  : Context for 'APU' is selected.
21:42:42 INFO  : System reset is completed.
21:42:45 INFO  : 'after 3000' command is executed.
21:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:42:50 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:50 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:42:51 INFO  : 'ps7_init' command is executed.
21:42:51 INFO  : 'ps7_post_config' command is executed.
21:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:51 ERROR : couldn't open "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf": no such file or directory
21:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
----------------End of Script----------------

21:42:51 ERROR : couldn't open "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf": no such file or directory
21:42:53 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:43:35 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:44:43 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:03 INFO  : 'jtag frequency' command is executed.
21:45:03 INFO  : Context for 'APU' is selected.
21:45:03 INFO  : System reset is completed.
21:45:06 INFO  : 'after 3000' command is executed.
21:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:45:08 INFO  : Context for 'APU' is selected.
21:45:09 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:09 INFO  : Context for 'APU' is selected.
21:45:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:45:09 INFO  : 'ps7_init' command is executed.
21:45:09 INFO  : 'ps7_post_config' command is executed.
21:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:09 INFO  : Memory regions updated for context APU
21:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:09 INFO  : 'con' command is executed.
21:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:45:54 INFO  : Disconnected from the channel tcfchan#8.
21:46:21 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:40 INFO  : 'jtag frequency' command is executed.
21:46:40 INFO  : Context for 'APU' is selected.
21:46:40 INFO  : System reset is completed.
21:46:43 INFO  : 'after 3000' command is executed.
21:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:46:47 INFO  : Context for 'APU' is selected.
21:46:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:47 INFO  : Context for 'APU' is selected.
21:46:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:46:47 INFO  : 'ps7_init' command is executed.
21:46:47 INFO  : 'ps7_post_config' command is executed.
21:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:48 INFO  : Memory regions updated for context APU
21:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:48 INFO  : 'con' command is executed.
21:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:47:37 INFO  : Disconnected from the channel tcfchan#14.
21:48:16 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:48:56 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:16 INFO  : 'jtag frequency' command is executed.
21:49:16 INFO  : Context for 'APU' is selected.
21:49:16 INFO  : System reset is completed.
21:49:20 INFO  : 'after 3000' command is executed.
21:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:49:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:49:23 INFO  : Context for 'APU' is selected.
21:49:23 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:23 INFO  : Context for 'APU' is selected.
21:49:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:49:23 INFO  : 'ps7_init' command is executed.
21:49:23 INFO  : 'ps7_post_config' command is executed.
21:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:24 INFO  : Memory regions updated for context APU
21:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:24 INFO  : 'con' command is executed.
21:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:49:40 INFO  : Disconnected from the channel tcfchan#18.
21:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:31 INFO  : 'jtag frequency' command is executed.
21:51:31 INFO  : Context for 'APU' is selected.
21:51:32 INFO  : System reset is completed.
21:51:35 INFO  : 'after 3000' command is executed.
21:51:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:38 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:51:38 INFO  : Context for 'APU' is selected.
21:51:38 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:51:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:38 INFO  : Context for 'APU' is selected.
21:51:38 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:51:39 INFO  : 'ps7_init' command is executed.
21:51:39 INFO  : 'ps7_post_config' command is executed.
21:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:39 INFO  : Memory regions updated for context APU
21:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:39 INFO  : 'con' command is executed.
21:51:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:52:05 INFO  : Disconnected from the channel tcfchan#19.
21:52:10 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:33 INFO  : 'jtag frequency' command is executed.
21:52:34 INFO  : Context for 'APU' is selected.
21:52:34 INFO  : System reset is completed.
21:52:37 INFO  : 'after 3000' command is executed.
21:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:52:40 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:52:40 INFO  : Context for 'APU' is selected.
21:52:40 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:40 INFO  : Context for 'APU' is selected.
21:52:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:52:41 INFO  : 'ps7_init' command is executed.
21:52:41 INFO  : 'ps7_post_config' command is executed.
21:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:41 INFO  : Memory regions updated for context APU
21:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:41 INFO  : 'con' command is executed.
21:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:53:39 INFO  : Disconnected from the channel tcfchan#21.
22:02:20 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:02:36 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:03:05 INFO  : 'jtag frequency' command is executed.
22:03:06 INFO  : Context for 'APU' is selected.
22:03:06 INFO  : System reset is completed.
22:03:09 INFO  : 'after 3000' command is executed.
22:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:03:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:03:12 INFO  : Context for 'APU' is selected.
22:03:12 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:12 INFO  : Context for 'APU' is selected.
22:03:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:03:13 INFO  : 'ps7_init' command is executed.
22:03:13 INFO  : 'ps7_post_config' command is executed.
22:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:14 INFO  : Memory regions updated for context APU
22:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:14 INFO  : 'con' command is executed.
22:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:04:04 INFO  : Disconnected from the channel tcfchan#24.
22:05:04 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:45 INFO  : 'jtag frequency' command is executed.
22:05:45 INFO  : Context for 'APU' is selected.
22:05:45 INFO  : System reset is completed.
22:05:48 INFO  : 'after 3000' command is executed.
22:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:05:52 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:52 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:05:53 INFO  : 'ps7_init' command is executed.
22:05:53 INFO  : 'ps7_post_config' command is executed.
22:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:53 INFO  : Memory regions updated for context APU
22:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:53 INFO  : 'con' command is executed.
22:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:07:07 INFO  : Disconnected from the channel tcfchan#26.
22:07:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:11 INFO  : 'jtag frequency' command is executed.
22:07:11 INFO  : Context for 'APU' is selected.
22:07:11 INFO  : System reset is completed.
22:07:14 INFO  : 'after 3000' command is executed.
22:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:16 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:07:16 INFO  : Context for 'APU' is selected.
22:07:16 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:07:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:16 INFO  : Context for 'APU' is selected.
22:07:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:07:17 INFO  : 'ps7_init' command is executed.
22:07:17 INFO  : 'ps7_post_config' command is executed.
22:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:17 INFO  : Memory regions updated for context APU
22:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:17 INFO  : 'con' command is executed.
22:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:09:30 INFO  : Disconnected from the channel tcfchan#27.
22:09:50 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
22:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:00 INFO  : 'jtag frequency' command is executed.
22:10:00 INFO  : Context for 'APU' is selected.
22:10:00 INFO  : System reset is completed.
22:10:03 INFO  : 'after 3000' command is executed.
22:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
22:10:06 INFO  : Context for 'APU' is selected.
22:10:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
22:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:06 INFO  : Context for 'APU' is selected.
22:10:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
22:10:07 INFO  : 'ps7_init' command is executed.
22:10:07 INFO  : 'ps7_post_config' command is executed.
22:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:07 INFO  : Memory regions updated for context APU
22:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:08 INFO  : 'con' command is executed.
22:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
22:11:12 INFO  : Disconnected from the channel tcfchan#29.
22:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:11:16 INFO  : 'jtag frequency' command is executed.
22:11:16 INFO  : Context for 'APU' is selected.
22:11:16 INFO  : System reset is completed.
22:11:19 INFO  : 'after 3000' command is executed.
22:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:11:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
22:11:22 INFO  : Context for 'APU' is selected.
22:11:22 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
22:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:22 INFO  : Context for 'APU' is selected.
22:11:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
22:11:22 INFO  : 'ps7_init' command is executed.
22:11:22 INFO  : 'ps7_post_config' command is executed.
22:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:22 INFO  : Memory regions updated for context APU
22:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:23 INFO  : 'con' command is executed.
22:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:11:23 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
22:13:14 INFO  : Disconnected from the channel tcfchan#30.
22:16:41 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:13 INFO  : 'jtag frequency' command is executed.
22:17:14 INFO  : Context for 'APU' is selected.
22:17:14 INFO  : System reset is completed.
22:17:17 INFO  : 'after 3000' command is executed.
22:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
22:17:20 INFO  : Context for 'APU' is selected.
22:17:20 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
22:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:20 INFO  : Context for 'APU' is selected.
22:17:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
22:17:21 INFO  : 'ps7_init' command is executed.
22:17:21 INFO  : 'ps7_post_config' command is executed.
22:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:21 INFO  : Memory regions updated for context APU
22:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:22 INFO  : 'con' command is executed.
22:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
22:17:36 INFO  : Disconnected from the channel tcfchan#32.
22:17:43 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:57 INFO  : 'jtag frequency' command is executed.
22:17:57 INFO  : Context for 'APU' is selected.
22:17:58 INFO  : System reset is completed.
22:18:01 INFO  : 'after 3000' command is executed.
22:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:18:04 INFO  : Context for 'APU' is selected.
22:18:04 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:04 INFO  : Context for 'APU' is selected.
22:18:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:18:05 INFO  : 'ps7_init' command is executed.
22:18:05 INFO  : 'ps7_post_config' command is executed.
22:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:05 INFO  : Memory regions updated for context APU
22:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:06 INFO  : 'con' command is executed.
22:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:18:32 INFO  : Disconnected from the channel tcfchan#34.
22:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:56 INFO  : 'jtag frequency' command is executed.
22:19:57 INFO  : Context for 'APU' is selected.
22:19:57 INFO  : System reset is completed.
22:20:00 INFO  : 'after 3000' command is executed.
22:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:20:02 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:20:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:20:02 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:20:20 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:20:33 INFO  : 'jtag frequency' command is executed.
22:20:33 INFO  : Context for 'APU' is selected.
22:20:33 INFO  : System reset is completed.
22:20:36 INFO  : 'after 3000' command is executed.
22:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:20:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:20:39 INFO  : Context for 'APU' is selected.
22:20:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:39 INFO  : Context for 'APU' is selected.
22:20:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:20:39 INFO  : 'ps7_init' command is executed.
22:20:39 INFO  : 'ps7_post_config' command is executed.
22:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:39 INFO  : Memory regions updated for context APU
22:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:39 INFO  : 'con' command is executed.
22:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:23:03 INFO  : Disconnected from the channel tcfchan#35.
22:23:10 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:28 INFO  : 'jtag frequency' command is executed.
22:23:28 INFO  : Context for 'APU' is selected.
22:23:28 INFO  : System reset is completed.
22:23:31 INFO  : 'after 3000' command is executed.
22:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:34 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:23:34 INFO  : 'ps7_init' command is executed.
22:23:35 INFO  : 'ps7_post_config' command is executed.
22:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:35 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:35 INFO  : Memory regions updated for context APU
22:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:35 INFO  : 'con' command is executed.
22:23:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:35 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:23:40 INFO  : Disconnected from the channel tcfchan#38.
22:23:44 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:23 INFO  : 'jtag frequency' command is executed.
22:24:24 INFO  : Context for 'APU' is selected.
22:24:24 INFO  : System reset is completed.
22:24:27 INFO  : 'after 3000' command is executed.
22:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:29 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:24:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:24:29 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:41 INFO  : 'jtag frequency' command is executed.
22:24:41 INFO  : Context for 'APU' is selected.
22:24:41 INFO  : System reset is completed.
22:24:44 INFO  : 'after 3000' command is executed.
22:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:46 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:24:46 INFO  : Context for 'APU' is selected.
22:24:46 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:46 INFO  : Context for 'APU' is selected.
22:24:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:24:46 INFO  : 'ps7_init' command is executed.
22:24:46 INFO  : 'ps7_post_config' command is executed.
22:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:47 INFO  : Memory regions updated for context APU
22:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:47 INFO  : 'con' command is executed.
22:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:25:56 INFO  : Disconnected from the channel tcfchan#40.
