#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018112729390 .scope module, "test1_tb" "test1_tb" 2 10;
 .timescale -9 -9;
v000001811277e790_0 .var "clk", 0 0;
v000001811277e1f0_0 .var "data_in1", 15 0;
v000001811277e290_0 .var "data_in2", 15 0;
v000001811277e330_0 .var "data_in3", 31 0;
v000001811277f5f0_0 .var "data_in4", 31 0;
v000001811277e3d0_0 .net "done", 0 0, v000001811271f870_0;  1 drivers
v000001811277e470_0 .net "hsel_1", 0 0, v000001811277e150_0;  1 drivers
v000001811277f550_0 .net "hsel_2", 0 0, v000001811277e830_0;  1 drivers
v000001811277f410_0 .net "hsel_3", 0 0, v000001811277df70_0;  1 drivers
v000001811277e510_0 .net "mux1", 0 0, v000001811271f910_0;  1 drivers
v000001811277e5b0_0 .net "mux2", 0 0, v000001811271f9b0_0;  1 drivers
v000001811277e6f0_0 .net "sel1", 0 0, v000001811271fa50_0;  1 drivers
v000001811277d9d0_0 .net "sel2", 0 0, v000001811271acf0_0;  1 drivers
v000001811277f050_0 .net "sel3", 0 0, v000001811271ad90_0;  1 drivers
v000001811277dcf0_0 .net "sel4", 0 0, v000001811271ae30_0;  1 drivers
v000001811277da70_0 .var "start", 0 0;
S_00000181126fd460 .scope module, "cpt1" "control_test_1" 2 19, 3 1 0, S_0000018112729390;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sel1";
    .port_info 1 /OUTPUT 1 "sel2";
    .port_info 2 /OUTPUT 1 "sel3";
    .port_info 3 /OUTPUT 1 "sel4";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "mux1";
    .port_info 8 /OUTPUT 1 "mux2";
P_000001811271f670 .param/l "s0" 0 3 6, C4<000>;
P_000001811271f6a8 .param/l "s1" 0 3 6, C4<001>;
P_000001811271f6e0 .param/l "s2" 0 3 6, C4<010>;
P_000001811271f718 .param/l "s3" 0 3 6, C4<011>;
P_000001811271f750 .param/l "s4" 0 3 6, C4<100>;
P_000001811271f788 .param/l "s5" 0 3 6, C4<101>;
v000001811271f7d0_0 .net "clk", 0 0, v000001811277e790_0;  1 drivers
v000001811271f870_0 .var "done", 0 0;
v000001811271f910_0 .var "mux1", 0 0;
v000001811271f9b0_0 .var "mux2", 0 0;
v000001811271fa50_0 .var "sel1", 0 0;
v000001811271acf0_0 .var "sel2", 0 0;
v000001811271ad90_0 .var "sel3", 0 0;
v000001811271ae30_0 .var "sel4", 0 0;
v000001811271aed0_0 .net "start", 0 0, v000001811277da70_0;  1 drivers
v000001811271af70_0 .var "state", 2 0;
E_0000018112703650 .event anyedge, v000001811271af70_0;
E_0000018112703690 .event posedge, v000001811271f7d0_0;
S_0000018112719770 .scope module, "dpt1" "data_path_test_1" 2 18, 4 1 0, S_0000018112729390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel1";
    .port_info 1 /INPUT 1 "sel2";
    .port_info 2 /INPUT 1 "sel3";
    .port_info 3 /INPUT 1 "sel4";
    .port_info 4 /INPUT 1 "mux1";
    .port_info 5 /INPUT 1 "mux2";
    .port_info 6 /INPUT 16 "data_in1";
    .port_info 7 /INPUT 16 "data_in2";
    .port_info 8 /INPUT 32 "data_in3";
    .port_info 9 /INPUT 32 "data_in4";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /OUTPUT 1 "hsel_1";
    .port_info 12 /OUTPUT 1 "hsel_2";
    .port_info 13 /OUTPUT 1 "hsel_3";
v000001811277ea10_0 .net "clk", 0 0, v000001811277e790_0;  alias, 1 drivers
v000001811277dc50_0 .net "data_in1", 15 0, v000001811277e1f0_0;  1 drivers
v000001811277f2d0_0 .net "data_in2", 15 0, v000001811277e290_0;  1 drivers
v000001811277e010_0 .net "data_in3", 31 0, v000001811277e330_0;  1 drivers
v000001811277d890_0 .net "data_in4", 31 0, v000001811277f5f0_0;  1 drivers
v000001811277f370_0 .net "hsel_1", 0 0, v000001811277e150_0;  alias, 1 drivers
v000001811277ded0_0 .net "hsel_2", 0 0, v000001811277e830_0;  alias, 1 drivers
v000001811277f190_0 .net "hsel_3", 0 0, v000001811277df70_0;  alias, 1 drivers
v000001811277eb50_0 .net "mux1", 0 0, v000001811271f910_0;  alias, 1 drivers
v000001811277db10_0 .net "mux2", 0 0, v000001811271f9b0_0;  alias, 1 drivers
v000001811277efb0_0 .net "p", 31 0, v000001811277c920_0;  1 drivers
v000001811277eab0_0 .net "q", 31 0, v000001811277d0a0_0;  1 drivers
v000001811277dd90_0 .net "r", 31 0, L_000001811277edd0;  1 drivers
v000001811277e0b0_0 .net "sel1", 0 0, v000001811271fa50_0;  alias, 1 drivers
v000001811277f690_0 .net "sel2", 0 0, v000001811271acf0_0;  alias, 1 drivers
v000001811277e8d0_0 .net "sel3", 0 0, v000001811271ad90_0;  alias, 1 drivers
v000001811277ebf0_0 .net "sel4", 0 0, v000001811271ae30_0;  alias, 1 drivers
v000001811277ec90_0 .net "x", 15 0, v000001811277d1e0_0;  1 drivers
v000001811277e970_0 .net "y", 15 0, v000001811277cf60_0;  1 drivers
v000001811277e650_0 .net "z", 15 0, L_000001811277ed30;  1 drivers
S_0000018112719900 .scope module, "HADDR1" "PIPO" 4 10, 5 1 0, S_0000018112719770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001811277cc40_0 .net "clk", 0 0, v000001811277e790_0;  alias, 1 drivers
v000001811277cba0_0 .net "din", 15 0, v000001811277e1f0_0;  alias, 1 drivers
v000001811277d1e0_0 .var "dout", 15 0;
v000001811277cce0_0 .net "ld", 0 0, v000001811271fa50_0;  alias, 1 drivers
S_00000181127169b0 .scope module, "HADDR2" "PIPO" 4 11, 5 1 0, S_0000018112719770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001811277d140_0 .net "clk", 0 0, v000001811277e790_0;  alias, 1 drivers
v000001811277d280_0 .net "din", 15 0, v000001811277e290_0;  alias, 1 drivers
v000001811277cf60_0 .var "dout", 15 0;
v000001811277d320_0 .net "ld", 0 0, v000001811271acf0_0;  alias, 1 drivers
S_0000018112716b40 .scope module, "HWDATA1" "PIPOD" 4 13, 6 1 0, S_0000018112719770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "dout";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001811277d3c0_0 .net "clk", 0 0, v000001811277e790_0;  alias, 1 drivers
v000001811277d460_0 .net "din", 31 0, v000001811277e330_0;  alias, 1 drivers
v000001811277c920_0 .var "dout", 31 0;
v000001811277cd80_0 .net "ld", 0 0, v000001811271ad90_0;  alias, 1 drivers
S_0000018112716480 .scope module, "HWDATA2" "PIPOD" 4 14, 6 1 0, S_0000018112719770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "dout";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001811277d500_0 .net "clk", 0 0, v000001811277e790_0;  alias, 1 drivers
v000001811277d000_0 .net "din", 31 0, v000001811277f5f0_0;  alias, 1 drivers
v000001811277d0a0_0 .var "dout", 31 0;
v000001811277c9c0_0 .net "ld", 0 0, v000001811271ae30_0;  alias, 1 drivers
S_0000018112716610 .scope module, "addressmux" "MUX" 4 16, 7 1 0, S_0000018112719770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 1 "sel";
v000001811277d780_0 .net "in0", 15 0, v000001811277d1e0_0;  alias, 1 drivers
v000001811277d5a0_0 .net "in1", 15 0, v000001811277cf60_0;  alias, 1 drivers
v000001811277ca60_0 .net "out", 15 0, L_000001811277ed30;  alias, 1 drivers
v000001811277ce20_0 .net "sel", 0 0, v000001811271f910_0;  alias, 1 drivers
L_000001811277ed30 .functor MUXZ 16, v000001811277d1e0_0, v000001811277cf60_0, v000001811271f910_0, C4<>;
S_00000181126d2d40 .scope module, "datamux" "MUXD" 4 17, 8 1 0, S_0000018112719770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
v000001811277d640_0 .net "in0", 31 0, v000001811277c920_0;  alias, 1 drivers
v000001811277d6e0_0 .net "in1", 31 0, v000001811277d0a0_0;  alias, 1 drivers
v000001811277cec0_0 .net "out", 31 0, L_000001811277edd0;  alias, 1 drivers
v000001811277c880_0 .net "sel", 0 0, v000001811271f9b0_0;  alias, 1 drivers
L_000001811277edd0 .functor MUXZ 32, v000001811277c920_0, v000001811277d0a0_0, v000001811271f9b0_0, C4<>;
S_00000181126d2ed0 .scope module, "test1_dec" "decoder" 4 20, 9 1 0, S_0000018112719770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "hsel_0";
    .port_info 1 /OUTPUT 1 "hsel_1";
    .port_info 2 /OUTPUT 1 "hsel_2";
    .port_info 3 /INPUT 16 "haddr";
v000001811277cb00_0 .net "haddr", 15 0, L_000001811277ed30;  alias, 1 drivers
v000001811277e150_0 .var "hsel_0", 0 0;
v000001811277e830_0 .var "hsel_1", 0 0;
v000001811277df70_0 .var "hsel_2", 0 0;
E_0000018112703950 .event anyedge, v000001811277ca60_0;
    .scope S_0000018112719900;
T_0 ;
    %wait E_0000018112703690;
    %load/vec4 v000001811277cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001811277cba0_0;
    %assign/vec4 v000001811277d1e0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000181127169b0;
T_1 ;
    %wait E_0000018112703690;
    %load/vec4 v000001811277d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001811277d280_0;
    %assign/vec4 v000001811277cf60_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018112716b40;
T_2 ;
    %wait E_0000018112703690;
    %load/vec4 v000001811277cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001811277d460_0;
    %assign/vec4 v000001811277c920_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018112716480;
T_3 ;
    %wait E_0000018112703690;
    %load/vec4 v000001811277c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001811277d000_0;
    %assign/vec4 v000001811277d0a0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000181126d2ed0;
T_4 ;
    %wait E_0000018112703950;
    %load/vec4 v000001811277cb00_0;
    %parti/s 2, 14, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277e150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277df70_0, 0, 1;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811277e150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277df70_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277e150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811277e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277df70_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277e150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277e830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811277df70_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000181126fd460;
T_5 ;
    %wait E_0000018112703690;
    %load/vec4 v000001811271af70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001811271af70_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v000001811271aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001811271af70_0, 0;
T_5.8 ;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001811271af70_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001811271af70_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001811271af70_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001811271af70_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001811271af70_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000181126fd460;
T_6 ;
    %wait E_0000018112703650;
    %load/vec4 v000001811271af70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271fa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f870_0, 0, 1;
    %jmp T_6.7;
T_6.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271fa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f870_0, 0, 1;
    %jmp T_6.7;
T_6.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811271fa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f870_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271fa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811271acf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811271f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f870_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271fa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811271ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f870_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271fa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811271ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811271f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f870_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271fa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811271f9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811271f870_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018112729390;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001811277e790_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001811277da70_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000018112729390;
T_8 ;
    %delay 5, 0;
    %load/vec4 v000001811277e790_0;
    %inv;
    %store/vec4 v000001811277e790_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018112729390;
T_9 ;
    %delay 1, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001811277e1f0_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 16392, 0, 16;
    %store/vec4 v000001811277e290_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001811277e330_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001811277f5f0_0, 0, 32;
    %delay 1, 0;
    %end;
    .thread T_9;
    .scope S_0000018112729390;
T_10 ;
    %vpi_call 2 45 "$dumpfile", "test1_tb.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018112729390 {0 0 0};
    %vpi_call 2 47 "$display", "End of test!!!" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test1_tb.v";
    "./control_test_1.v";
    "./data_path_test_1.v";
    "./PIPO.v";
    "./PIPOD.v";
    "./MUX.v";
    "./MUXD.v";
    "./decoder.v";
