{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760200101451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760200101451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 11 23:28:21 2025 " "Processing started: Sat Oct 11 23:28:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760200101451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200101451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MANTISSA_top -c MANTISSA_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MANTISSA_top -c MANTISSA_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200101451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760200101613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760200101613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/SHF/SHF_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/SHF/SHF_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_shift_right " "Found entity 1: SHF_shift_right" {  } { { "../../02_rtl/SHF/SHF_shift_right.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/SHF/SHF_shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/CLA/CLA_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/CLA/CLA_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_28bit " "Found entity 1: CLA_28bit" {  } { { "../../02_rtl/ALU/CLA/CLA_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/CLA/CLA_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/CLA/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/CLA/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../02_rtl/ALU/CLA/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/CLA/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/SUM_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/SUM_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUM_unit " "Found entity 1: SUM_unit" {  } { { "../../02_rtl/ALU/SUM_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/SUM_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/MANTISSA_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/MANTISSA_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MANTISSA_swap " "Found entity 1: MANTISSA_swap" {  } { { "../../02_rtl/MANTISSA/MANTISSA_swap.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/MANTISSA_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/MANTISSA_shf_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/MANTISSA_shf_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MANTISSA_shf_right " "Found entity 1: MANTISSA_shf_right" {  } { { "../../02_rtl/MANTISSA/MANTISSA_shf_right.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/MANTISSA_shf_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/ALU_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/ALU_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit " "Found entity 1: ALU_unit" {  } { { "../../02_rtl/MANTISSA/ALU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/ALU_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MANTISSA_unit " "Found entity 1: MANTISSA_unit" {  } { { "../../02_rtl/MANTISSA_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MANTISSA_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file MANTISSA_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MANTISSA_top " "Found entity 1: MANTISSA_top" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760200107028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_op_alu MANTISSA_unit.sv(57) " "Verilog HDL Implicit Net warning at MANTISSA_unit.sv(57): created implicit net for \"i_op_alu\"" {  } { { "../../02_rtl/MANTISSA_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA_unit.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MANTISSA_top " "Elaborating entity \"MANTISSA_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760200107056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MANTISSA_unit MANTISSA_unit:u_MANTISSA_unit " "Elaborating entity \"MANTISSA_unit\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\"" {  } { { "MANTISSA_top.sv" "u_MANTISSA_unit" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MANTISSA_shf_right MANTISSA_unit:u_MANTISSA_unit\|MANTISSA_shf_right:MANTISSA_UNIT " "Elaborating entity \"MANTISSA_shf_right\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\|MANTISSA_shf_right:MANTISSA_UNIT\"" {  } { { "../../02_rtl/MANTISSA_unit.sv" "MANTISSA_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA_unit.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_shift_right MANTISSA_unit:u_MANTISSA_unit\|MANTISSA_shf_right:MANTISSA_UNIT\|SHF_shift_right:SHF_UNIT " "Elaborating entity \"SHF_shift_right\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\|MANTISSA_shf_right:MANTISSA_UNIT\|SHF_shift_right:SHF_UNIT\"" {  } { { "../../02_rtl/MANTISSA/MANTISSA_shf_right.sv" "SHF_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/MANTISSA_shf_right.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MANTISSA_swap MANTISSA_unit:u_MANTISSA_unit\|MANTISSA_swap:MANTISSA_swap_UNIT " "Elaborating entity \"MANTISSA_swap\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\|MANTISSA_swap:MANTISSA_swap_UNIT\"" {  } { { "../../02_rtl/MANTISSA_unit.sv" "MANTISSA_swap_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA_unit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_unit MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT " "Elaborating entity \"ALU_unit\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT\"" {  } { { "../../02_rtl/MANTISSA_unit.sv" "ALU_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA_unit.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ALU_unit.sv(20) " "Verilog HDL assignment warning at ALU_unit.sv(20): truncated value with size 28 to match size of target (1)" {  } { { "../../02_rtl/MANTISSA/ALU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/ALU_unit.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760200107062 "|MANTISSA_top|MANTISSA_unit:u_MANTISSA_unit|ALU_unit:ALU_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ALU_unit.sv(21) " "Verilog HDL assignment warning at ALU_unit.sv(21): truncated value with size 28 to match size of target (1)" {  } { { "../../02_rtl/MANTISSA/ALU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/ALU_unit.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760200107062 "|MANTISSA_top|MANTISSA_unit:u_MANTISSA_unit|ALU_unit:ALU_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_unit MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT\|SUM_unit:ALU_COMM_UNIT " "Elaborating entity \"SUM_unit\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT\|SUM_unit:ALU_COMM_UNIT\"" {  } { { "../../02_rtl/MANTISSA/ALU_unit.sv" "ALU_COMM_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/MANTISSA/ALU_unit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_28bit MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT\|SUM_unit:ALU_COMM_UNIT\|CLA_28bit:CLA_28BIT_UNIT " "Elaborating entity \"CLA_28bit\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT\|SUM_unit:ALU_COMM_UNIT\|CLA_28bit:CLA_28BIT_UNIT\"" {  } { { "../../02_rtl/ALU/SUM_unit.sv" "CLA_28BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/SUM_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT\|SUM_unit:ALU_COMM_UNIT\|CLA_28bit:CLA_28BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"MANTISSA_unit:u_MANTISSA_unit\|ALU_unit:ALU_UNIT\|SUM_unit:ALU_COMM_UNIT\|CLA_28bit:CLA_28BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../02_rtl/ALU/CLA/CLA_28bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/ALU/CLA/CLA_28bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760200107419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760200107501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760200107719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760200107719 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_alu_op\[0\] " "No output dependent on input pin \"i_alu_op\[0\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_alu_op[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[0\] " "No output dependent on input pin \"i_diff_value\[0\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[1\] " "No output dependent on input pin \"i_diff_value\[1\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[2\] " "No output dependent on input pin \"i_diff_value\[2\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[3\] " "No output dependent on input pin \"i_diff_value\[3\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[4\] " "No output dependent on input pin \"i_diff_value\[4\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[5\] " "No output dependent on input pin \"i_diff_value\[5\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[6\] " "No output dependent on input pin \"i_diff_value\[6\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_diff_value\[7\] " "No output dependent on input pin \"i_diff_value\[7\]\"" {  } { { "MANTISSA_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/MANTISSA_unit/MANTISSA_top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760200107747 "|MANTISSA_top|i_diff_value[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1760200107747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760200107748 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760200107748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760200107748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760200107748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760200107753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 11 23:28:27 2025 " "Processing ended: Sat Oct 11 23:28:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760200107753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760200107753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760200107753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760200107753 ""}
