/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [28:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(_00_ | _01_);
  assign celloutsig_1_18z = ~((celloutsig_1_2z[11] | celloutsig_1_8z) & (celloutsig_1_5z[1] | celloutsig_1_17z));
  assign celloutsig_1_17z = celloutsig_1_6z[9] ^ celloutsig_1_13z;
  reg [28:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 29'h00000000;
    else _08_ <= { in_data[88:66], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _03_[28:23], _01_, _03_[21:15], _02_, _03_[13:10], _00_, _03_[8:0] } = _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 10'h000;
    else _04_ <= in_data[56:47];
  assign celloutsig_0_0z = in_data[84:77] == in_data[44:37];
  assign celloutsig_1_9z = { in_data[182:168], celloutsig_1_3z } == in_data[139:122];
  assign celloutsig_1_13z = ! { celloutsig_1_11z[3:2], celloutsig_1_8z };
  assign celloutsig_1_1z = in_data[156:147] || { in_data[104:99], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[116:103] % { 1'h1, in_data[98:96], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[164:161] | in_data[105:102];
  assign celloutsig_0_12z = & { _01_, celloutsig_0_5z, _03_[23], _03_[21:19] };
  assign celloutsig_1_4z = & celloutsig_1_0z[3:1];
  assign celloutsig_0_1z = | { in_data[70:66], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = | { _04_[9:4], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_16z = | { _03_[8:5], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_2z = | { in_data[91:88], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_18z & celloutsig_1_3z[0];
  assign celloutsig_0_5z = ~^ { _03_[21:17], celloutsig_0_3z };
  assign celloutsig_1_8z = ~^ celloutsig_1_2z[11:9];
  assign celloutsig_0_3z = ^ { in_data[67:48], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z[7:5] >>> { celloutsig_1_0z[2:1], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[11:10], celloutsig_1_0z } - in_data[114:109];
  assign celloutsig_1_6z = { in_data[135:126], celloutsig_1_0z } - { celloutsig_1_5z[3], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_2z[10:3] - { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign { _03_[22], _03_[14], _03_[9] } = { _01_, _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
