
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035042                       # Number of seconds simulated
sim_ticks                                 35042274744                       # Number of ticks simulated
final_tick                               563090735415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136049                       # Simulator instruction rate (inst/s)
host_op_rate                                   171814                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2168011                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893864                       # Number of bytes of host memory used
host_seconds                                 16163.33                       # Real time elapsed on the host
sim_insts                                  2199002150                       # Number of instructions simulated
sim_ops                                    2777080852                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       398336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       827136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1228928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       901888                       # Number of bytes written to this memory
system.physmem.bytes_written::total            901888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6462                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9601                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7046                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7046                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11367299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23603947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35069869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47486                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              98624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25737142                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25737142                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25737142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11367299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23603947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60807011                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84034233                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31095117                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25348102                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075375                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13098947                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12150758                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350483                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92066                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31109155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170868547                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31095117                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15501241                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37948463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11035503                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5068150                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15353900                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1002896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83060339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45111876     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510597      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4698374      5.66%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4659689      5.61%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905913      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2307591      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443080      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1362388      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18060831     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83060339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370029                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033321                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32435007                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5009550                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36457662                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223832                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8934280                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263627                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205003863                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1394                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8934280                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34787240                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         984043                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       798417                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34284054                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3272297                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197711805                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1361278                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277600942                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922411432                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922411432                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105896373                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35201                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9106181                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18281066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117189                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3094081                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186372093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148464957                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293251                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63006630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192731782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83060339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787435                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898410                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28269012     34.03%     34.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18148214     21.85%     55.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11907738     14.34%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7846626      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8282526      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3992239      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3162134      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717514      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734336      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83060339                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925223     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175800     13.77%     86.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175250     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124181673     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994697      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356829      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7914852      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148464957                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766720                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276273                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381559777                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249412871                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145062319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149741230                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463721                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7087631                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2006                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258421                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8934280                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         502029                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88453                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186405910                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18281066                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349463                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2451296                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146484908                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13697120                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980049                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21421840                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20771723                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7724720                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743158                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145103428                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145062319                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92450754                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265317583                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726229                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348453                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63276957                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100492                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74126059                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.661081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27920107     37.67%     37.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20859199     28.14%     65.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8668298     11.69%     77.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4327316      5.84%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4306464      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1737861      2.34%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1741099      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935802      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3629913      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74126059                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3629913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256902519                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381752810                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 973894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840342                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840342                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189991                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189991                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658042818                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201497414                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188326624                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84034233                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30660158                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24932493                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2045285                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13013492                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12098200                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3148908                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90178                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33903668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167422550                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30660158                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15247108                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35170591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10504084                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5235304                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16565944                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       809030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82733304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47562713     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1876532      2.27%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2465127      2.98%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3727578      4.51%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3628074      4.39%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2762546      3.34%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1640001      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2463291      2.98%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16607442     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82733304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364853                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.992314                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35035678                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5118556                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33890684                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       264916                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8423469                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5205999                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          290                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200253245                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1312                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8423469                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36875897                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         997833                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1422125                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32271836                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2742138                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194450402                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          816                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1184929                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       861696                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270834551                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    905619224                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    905619224                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168605496                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102228968                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41341                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23337                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7731872                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18020940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9568271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       184915                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2907809                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180790140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39233                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145712066                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264863                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58739709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178461590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6313                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82733304                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761226                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28680745     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18199328     22.00%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11687332     14.13%     70.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8047009      9.73%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7534561      9.11%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4009473      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2950920      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       885570      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       738366      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82733304                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         709631     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147884     14.34%     83.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173873     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121235804     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2058643      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16459      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14376606      9.87%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8024554      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145712066                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733961                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1031394                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007078                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375453689                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239569896                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141602492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146743460                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       495129                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6894562                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2228                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          851                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2436579                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          368                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8423469                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         581099                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96100                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180829376                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1170358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18020940                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9568271                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22773                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          851                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1250988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406247                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142898319                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13534273                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2813743                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21370379                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20016604                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7836106                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700477                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141639813                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141602492                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90976135                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255474727                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685057                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98744377                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121361104                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59468448                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079187                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74309835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633177                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28560544     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21383553     28.78%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7890519     10.62%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4516177      6.08%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3762047      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1821756      2.45%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1860697      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       789504      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3725038      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74309835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98744377                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121361104                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18258064                       # Number of memory references committed
system.switch_cpus1.commit.loads             11126372                       # Number of loads committed
system.switch_cpus1.commit.membars              16460                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17405889                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109390727                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2476298                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3725038                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251414349                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          370087006                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1300929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98744377                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121361104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98744377                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851028                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851028                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175049                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175049                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643054322                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195535158                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185020407                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32920                       # number of misc regfile writes
system.l20.replacements                          3126                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          427142                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19510                       # Sample count of references to valid blocks.
system.l20.avg_refs                         21.893491                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1057.125532                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.996362                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1569.337772                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.811588                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         13742.728745                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.064522                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000854                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.095785                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000050                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.838790                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35745                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35745                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10694                       # number of Writeback hits
system.l20.Writeback_hits::total                10694                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35745                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35745                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35745                       # number of overall hits
system.l20.overall_hits::total                  35745                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3112                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3126                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3112                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3126                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3112                       # number of overall misses
system.l20.overall_misses::total                 3126                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1281865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    306239224                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      307521089                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1281865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    306239224                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       307521089                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1281865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    306239224                       # number of overall miss cycles
system.l20.overall_miss_latency::total      307521089                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38871                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10694                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10694                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38871                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38871                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.080089                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.080420                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.080089                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.080420                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.080089                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.080420                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98405.920308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98375.268394                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98405.920308                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98375.268394                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98405.920308                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98375.268394                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2519                       # number of writebacks
system.l20.writebacks::total                     2519                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3112                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3126                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3112                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3126                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3112                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3126                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    283014035                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    284190270                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    283014035                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    284190270                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    283014035                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    284190270                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.080089                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.080420                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.080089                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.080420                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.080089                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.080420                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90942.813303                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90911.794626                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90942.813303                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90911.794626                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90942.813303                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90911.794626                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6475                       # number of replacements
system.l21.tagsinuse                     16383.988287                       # Cycle average of tags in use
system.l21.total_refs                          646459                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22859                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.280283                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2182.034516                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.996426                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3231.608871                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         10957.348475                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.133181                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000793                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.197242                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.668783                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        45074                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  45074                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26083                       # number of Writeback hits
system.l21.Writeback_hits::total                26083                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        45074                       # number of demand (read+write) hits
system.l21.demand_hits::total                   45074                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        45074                       # number of overall hits
system.l21.overall_hits::total                  45074                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6460                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6473                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6462                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6475                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6462                       # number of overall misses
system.l21.overall_misses::total                 6475                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1117526                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    582876934                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      583994460                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       134259                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       134259                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1117526                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    583011193                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       584128719                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1117526                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    583011193                       # number of overall miss cycles
system.l21.overall_miss_latency::total      584128719                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51534                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51547                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26083                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26083                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51536                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51549                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51536                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51549                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125354                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125575                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125388                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125609                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125388                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125609                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 85963.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90228.627554                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90220.061795                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 67129.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 67129.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 85963.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90221.478335                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90212.929575                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 85963.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90221.478335                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90212.929575                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4527                       # number of writebacks
system.l21.writebacks::total                     4527                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6460                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6473                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6462                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6475                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6462                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6475                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1018886                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    532665865                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    533684751                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       118981                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       118981                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1018886                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    532784846                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    533803732                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1018886                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    532784846                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    533803732                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125354                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125575                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125388                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125609                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125388                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125609                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78375.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82456.016254                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82447.821875                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 59490.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 59490.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 78375.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82448.908387                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82440.730811                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 78375.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82448.908387                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82440.730811                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996359                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015361533                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193005.470842                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996359                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15353884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15353884                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15353884                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15353884                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15353884                       # number of overall hits
system.cpu0.icache.overall_hits::total       15353884                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1607701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1607701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1607701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1607701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1607701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1607701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15353900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15353900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15353900                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15353900                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15353900                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15353900                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100481.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100481.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100481.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1295865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1295865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1295865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92561.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169191690                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.714980                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904673                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095327                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10449814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10449814                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17507591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17507591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17507591                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17507591                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100401                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100401                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100401                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100401                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100401                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3449213461                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3449213461                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3449213461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3449213461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3449213461                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3449213461                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10550215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10550215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17607992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17607992                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17607992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17607992                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009516                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009516                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005702                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005702                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34354.373572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34354.373572                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34354.373572                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34354.373572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34354.373572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34354.373572                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10694                       # number of writebacks
system.cpu0.dcache.writebacks::total            10694                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61544                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61544                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61544                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61544                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61544                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61544                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    544862978                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    544862978                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    544862978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    544862978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    544862978                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    544862978                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14022.260545                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14022.260545                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14022.260545                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14022.260545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14022.260545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14022.260545                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996423                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016831311                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050063.127016                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996423                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16565924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16565924                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16565924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16565924                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16565924                       # number of overall hits
system.cpu1.icache.overall_hits::total       16565924                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1763998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1763998                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1763998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1763998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1763998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1763998                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16565944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16565944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16565944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16565944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16565944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16565944                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88199.900000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88199.900000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88199.900000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88199.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88199.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88199.900000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1130526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1130526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1130526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1130526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1130526                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1130526                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86963.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86963.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 86963.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86963.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 86963.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86963.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51536                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173436290                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51792                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3348.708102                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.300478                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.699522                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10295356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10295356                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7094193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7094193                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17392                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16460                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17389549                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17389549                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17389549                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17389549                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130261                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130261                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3583                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3583                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133844                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133844                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133844                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133844                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4649300173                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4649300173                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    308772737                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    308772737                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4958072910                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4958072910                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4958072910                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4958072910                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10425617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10425617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7097776                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7097776                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17523393                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17523393                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17523393                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17523393                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012494                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000505                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000505                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007638                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007638                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007638                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007638                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35692.188552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35692.188552                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86177.152386                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86177.152386                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37043.669571                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37043.669571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37043.669571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37043.669571                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1554230                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 59778.076923                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26083                       # number of writebacks
system.cpu1.dcache.writebacks::total            26083                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78727                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78727                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3581                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82308                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82308                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82308                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82308                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51534                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51536                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51536                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    959400070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    959400070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       136259                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       136259                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    959536329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    959536329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    959536329                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    959536329                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18616.836846                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18616.836846                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68129.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68129.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18618.758324                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18618.758324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18618.758324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18618.758324                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
