INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sources_1/imports/src/primitives/register_byte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_byte
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/register_byte_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_byte_testbench
