Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sat Jul 19 17:16:30 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/top_fn_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.447ns (47.302%)  route 0.498ns (52.698%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.828 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.833    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     0.949 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     0.975    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_8
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[31]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[31]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.447ns (47.352%)  route 0.497ns (52.648%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.828 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.833    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     0.949 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     0.974    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_10
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.434ns (46.567%)  route 0.498ns (53.433%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.828 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.833    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     0.936 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[6]
                         net (fo=1, unplaced)         0.026     0.962    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.425ns (46.296%)  route 0.493ns (53.704%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     0.922 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     0.948    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_8
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.425ns (46.347%)  route 0.492ns (53.653%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     0.922 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     0.947    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_10
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[21]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[21]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.417ns (45.624%)  route 0.497ns (54.376%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.828 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.833    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.919 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[4]
                         net (fo=1, unplaced)         0.025     0.944    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_11
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.413ns (45.335%)  route 0.498ns (54.665%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.828 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.833    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.082     0.915 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.026     0.941    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_12
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.412ns (45.525%)  route 0.493ns (54.475%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     0.909 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/O[6]
                         net (fo=1, unplaced)         0.026     0.935    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[22]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[22]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.407ns (45.022%)  route 0.497ns (54.978%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.828 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.833    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     0.909 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     0.934    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_14
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[25]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[25]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.398ns (44.420%)  route 0.498ns (55.580%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, unplaced)        0.215     0.322    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.392 r  bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9/O
                         net (fo=1, unplaced)         0.242     0.634    bd_0_i/hls_inst/inst/empty_reg_85[0]_i_9_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.774 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.779    bd_0_i/hls_inst/inst/empty_reg_85_reg[0]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.801 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.806    bd_0_i/hls_inst/inst/empty_reg_85_reg[8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.828 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.833    bd_0_i/hls_inst/inst/empty_reg_85_reg[16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     0.900 r  bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.026     0.926    bd_0_i/hls_inst/inst/empty_reg_85_reg[24]_i_1_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[26]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/empty_reg_85_reg[26]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  7.085    




