Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 00:01:12 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.414       -0.676                      2                18719        0.035        0.000                      0                18719        0.264        0.000                       0                  5619  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              7.999        0.000                      0                    7        0.240        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                  -0.414       -0.676                      2                18698        0.035        0.000                      0                18698       15.417        0.000                       0                  5514  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.236        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.456ns (33.187%)  route 0.918ns (66.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 16.880 - 10.000 ) 
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.953     7.974    soc_crg_clkin
    SLICE_X64Y80         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     8.430 r  FDCE/Q
                         net (fo=1, routed)           0.918     9.348    soc_builder_basesoc_reset0
    SLICE_X53Y79         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    15.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.566 r  clk100_inst/O
                         net (fo=9, routed)           1.314    16.880    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.569    17.449    
                         clock uncertainty           -0.035    17.414    
    SLICE_X53Y79         FDCE (Setup_fdce_C_D)       -0.067    17.347    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.568%)  route 0.615ns (57.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 16.880 - 10.000 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.544     7.565    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  FDCE_1/Q
                         net (fo=1, routed)           0.615     8.637    soc_builder_basesoc_reset1
    SLICE_X53Y79         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    15.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.566 r  clk100_inst/O
                         net (fo=9, routed)           1.314    16.880    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.685    17.565    
                         clock uncertainty           -0.035    17.530    
    SLICE_X53Y79         FDCE (Setup_fdce_C_D)       -0.081    17.449    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.449    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.803%)  route 0.635ns (58.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 16.880 - 10.000 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.544     7.565    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  FDCE_6/Q
                         net (fo=1, routed)           0.635     8.656    soc_builder_basesoc_reset6
    SLICE_X52Y79         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    15.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.566 r  clk100_inst/O
                         net (fo=9, routed)           1.314    16.880    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.685    17.565    
                         clock uncertainty           -0.035    17.530    
    SLICE_X52Y79         FDCE (Setup_fdce_C_D)       -0.058    17.472    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.472    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.221%)  route 0.624ns (57.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 16.880 - 10.000 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.544     7.565    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  FDCE_2/Q
                         net (fo=1, routed)           0.624     8.645    soc_builder_basesoc_reset2
    SLICE_X53Y79         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    15.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.566 r  clk100_inst/O
                         net (fo=9, routed)           1.314    16.880    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.685    17.565    
                         clock uncertainty           -0.035    17.530    
    SLICE_X53Y79         FDCE (Setup_fdce_C_D)       -0.061    17.469    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.469    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  8.824    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.259%)  route 0.574ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 16.880 - 10.000 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.544     7.565    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  FDCE_3/Q
                         net (fo=1, routed)           0.574     8.596    soc_builder_basesoc_reset3
    SLICE_X52Y79         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    15.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.566 r  clk100_inst/O
                         net (fo=9, routed)           1.314    16.880    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.663    17.543    
                         clock uncertainty           -0.035    17.508    
    SLICE_X52Y79         FDCE (Setup_fdce_C_D)       -0.067    17.441    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 16.880 - 10.000 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.544     7.565    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  FDCE_4/Q
                         net (fo=1, routed)           0.524     8.545    soc_builder_basesoc_reset4
    SLICE_X52Y79         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    15.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.566 r  clk100_inst/O
                         net (fo=9, routed)           1.314    16.880    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.685    17.565    
                         clock uncertainty           -0.035    17.530    
    SLICE_X52Y79         FDCE (Setup_fdce_C_D)       -0.081    17.449    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.449    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 16.880 - 10.000 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.544     7.565    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  FDCE_5/Q
                         net (fo=1, routed)           0.521     8.542    soc_builder_basesoc_reset5
    SLICE_X52Y79         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    15.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.566 r  clk100_inst/O
                         net (fo=9, routed)           1.314    16.880    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.685    17.565    
                         clock uncertainty           -0.035    17.530    
    SLICE_X52Y79         FDCE (Setup_fdce_C_D)       -0.061    17.469    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.469    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  8.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.612     2.369    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  FDCE_3/Q
                         net (fo=1, routed)           0.182     2.692    soc_builder_basesoc_reset3
    SLICE_X52Y79         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.712     3.047    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.665     2.382    
    SLICE_X52Y79         FDCE (Hold_fdce_C_D)         0.070     2.452    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.612     2.369    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  FDCE_5/Q
                         net (fo=1, routed)           0.172     2.682    soc_builder_basesoc_reset5
    SLICE_X52Y79         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.712     3.047    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.678     2.369    
    SLICE_X52Y79         FDCE (Hold_fdce_C_D)         0.070     2.439    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.612     2.369    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  FDCE_4/Q
                         net (fo=1, routed)           0.174     2.684    soc_builder_basesoc_reset4
    SLICE_X52Y79         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.712     3.047    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.678     2.369    
    SLICE_X52Y79         FDCE (Hold_fdce_C_D)         0.066     2.435    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.054%)  route 0.220ns (60.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.612     2.369    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  FDCE_2/Q
                         net (fo=1, routed)           0.220     2.730    soc_builder_basesoc_reset2
    SLICE_X53Y79         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.712     3.047    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.678     2.369    
    SLICE_X53Y79         FDCE (Hold_fdce_C_D)         0.070     2.439    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.470%)  route 0.216ns (60.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.612     2.369    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  FDCE_1/Q
                         net (fo=1, routed)           0.216     2.726    soc_builder_basesoc_reset1
    SLICE_X53Y79         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.712     3.047    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.678     2.369    
    SLICE_X53Y79         FDCE (Hold_fdce_C_D)         0.066     2.435    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.437%)  route 0.226ns (61.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.612     2.369    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  FDCE_6/Q
                         net (fo=1, routed)           0.226     2.736    soc_builder_basesoc_reset6
    SLICE_X52Y79         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.712     3.047    soc_crg_clkin
    SLICE_X52Y79         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.678     2.369    
    SLICE_X52Y79         FDCE (Hold_fdce_C_D)         0.072     2.441    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.453%)  route 0.392ns (73.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.839     2.596    soc_crg_clkin
    SLICE_X64Y80         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.141     2.737 r  FDCE/Q
                         net (fo=1, routed)           0.392     3.129    soc_builder_basesoc_reset0
    SLICE_X53Y79         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.712     3.047    soc_crg_clkin
    SLICE_X53Y79         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.628     2.419    
    SLICE_X53Y79         FDCE (Hold_fdce_C_D)         0.070     2.489    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.640    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X64Y80    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X53Y79    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X53Y79    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X53Y79    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y79    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y79    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y79    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y79    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y80    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y80    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y80    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X64Y80    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X53Y79    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            2  Failing Endpoints,  Worst Slack       -0.414ns,  Total Violation       -0.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.458ns  (logic 19.697ns (58.870%)  route 13.761ns (41.130%))
  Logic Levels:           54  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=4 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.540ns = ( 43.874 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.194    43.813    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.937 r  Cfu/CONV_1D/ret[0]_i_3/O
                         net (fo=1, routed)           0.295    44.232    VexRiscv/ret_reg[3]_0[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.356 r  VexRiscv/ret[0]_i_2/O
                         net (fo=1, routed)           0.590    44.946    VexRiscv/ret[0]_i_2_n_0
    SLICE_X56Y56         LUT3 (Prop_lut3_I0_O)        0.124    45.070 r  VexRiscv/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    45.070    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X56Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.502    43.874    Cfu/CONV_1D/out
    SLICE_X56Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.781    44.655    
                         clock uncertainty           -0.080    44.575    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)        0.081    44.656    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.656    
                         arrival time                         -45.070    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.262ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.344ns  (logic 19.690ns (59.052%)  route 13.654ns (40.948%))
  Logic Levels:           54  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=4 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.540ns = ( 43.874 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.174    43.792    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    43.916 r  Cfu/CONV_1D/ret[3]_i_3/O
                         net (fo=1, routed)           0.323    44.239    VexRiscv/ret_reg[3]_0[1]
    SLICE_X56Y55         LUT5 (Prop_lut5_I3_O)        0.124    44.363 r  VexRiscv/ret[3]_i_2/O
                         net (fo=1, routed)           0.475    44.839    VexRiscv/ret[3]_i_2_n_0
    SLICE_X56Y56         LUT3 (Prop_lut3_I0_O)        0.117    44.956 r  VexRiscv/ret[3]_i_1/O
                         net (fo=1, routed)           0.000    44.956    Cfu/CONV_1D/ret_reg[3]_0
    SLICE_X56Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.502    43.874    Cfu/CONV_1D/out
    SLICE_X56Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/C
                         clock pessimism              0.781    44.655    
                         clock uncertainty           -0.080    44.575    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)        0.118    44.693    Cfu/CONV_1D/ret_reg[3]
  -------------------------------------------------------------------
                         required time                         44.693    
                         arrival time                         -44.956    
  -------------------------------------------------------------------
                         slack                                 -0.262    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.292ns  (logic 19.449ns (60.228%)  route 12.843ns (39.772%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.544ns = ( 43.878 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.161    43.780    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    43.904 r  Cfu/CONV_1D/ret[12]_i_1/O
                         net (fo=1, routed)           0.000    43.904    Cfu/CONV_1D/quanted_acc[12]
    SLICE_X51Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.506    43.878    Cfu/CONV_1D/out
    SLICE_X51Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[12]/C
                         clock pessimism              0.781    44.659    
                         clock uncertainty           -0.080    44.579    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.029    44.608    Cfu/CONV_1D/ret_reg[12]
  -------------------------------------------------------------------
                         required time                         44.608    
                         arrival time                         -43.904    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.295ns  (logic 19.449ns (60.223%)  route 12.846ns (39.777%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.544ns = ( 43.878 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.164    43.783    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    43.907 r  Cfu/CONV_1D/ret[31]_i_3/O
                         net (fo=1, routed)           0.000    43.907    Cfu/CONV_1D/quanted_acc[31]
    SLICE_X51Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.506    43.878    Cfu/CONV_1D/out
    SLICE_X51Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[31]/C
                         clock pessimism              0.781    44.659    
                         clock uncertainty           -0.080    44.579    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.032    44.611    Cfu/CONV_1D/ret_reg[31]
  -------------------------------------------------------------------
                         required time                         44.611    
                         arrival time                         -43.907    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.290ns  (logic 19.449ns (60.232%)  route 12.841ns (39.768%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.544ns = ( 43.878 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.159    43.778    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    43.902 r  Cfu/CONV_1D/ret[24]_i_1/O
                         net (fo=1, routed)           0.000    43.902    Cfu/CONV_1D/quanted_acc[24]
    SLICE_X51Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.506    43.878    Cfu/CONV_1D/out
    SLICE_X51Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/C
                         clock pessimism              0.781    44.659    
                         clock uncertainty           -0.080    44.579    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.031    44.610    Cfu/CONV_1D/ret_reg[24]
  -------------------------------------------------------------------
                         required time                         44.610    
                         arrival time                         -43.902    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.305ns  (logic 19.449ns (60.203%)  route 12.856ns (39.797%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.539ns = ( 43.873 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.175    43.793    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    43.917 r  Cfu/CONV_1D/ret[1]_i_1/O
                         net (fo=1, routed)           0.000    43.917    Cfu/CONV_1D/quanted_acc[1]
    SLICE_X56Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.501    43.873    Cfu/CONV_1D/out
    SLICE_X56Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/C
                         clock pessimism              0.781    44.654    
                         clock uncertainty           -0.080    44.574    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)        0.077    44.651    Cfu/CONV_1D/ret_reg[1]
  -------------------------------------------------------------------
                         required time                         44.651    
                         arrival time                         -43.917    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.302ns  (logic 19.449ns (60.209%)  route 12.853ns (39.791%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.539ns = ( 43.873 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.172    43.790    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    43.914 r  Cfu/CONV_1D/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    43.914    Cfu/CONV_1D/quanted_acc[5]
    SLICE_X56Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.501    43.873    Cfu/CONV_1D/out
    SLICE_X56Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.781    44.654    
                         clock uncertainty           -0.080    44.574    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)        0.081    44.655    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         44.655    
                         arrival time                         -43.914    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.252ns  (logic 19.414ns (60.195%)  route 12.838ns (39.805%))
  Logic Levels:           53  (CARRY4=34 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.538ns = ( 43.872 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.759    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.072 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[3]
                         net (fo=5, routed)           0.725    41.797    Cfu/CONV_1D/RDBP_ret_offseted[31]
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.306    42.103 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    42.103    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.504 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.235    43.740    Cfu/CONV_1D/p_0_in_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124    43.864 r  Cfu/CONV_1D/ret[17]_i_1/O
                         net (fo=1, routed)           0.000    43.864    Cfu/CONV_1D/quanted_acc[17]
    SLICE_X56Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.500    43.872    Cfu/CONV_1D/out
    SLICE_X56Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[17]/C
                         clock pessimism              0.781    44.653    
                         clock uncertainty           -0.080    44.573    
    SLICE_X56Y59         FDRE (Setup_fdre_C_D)        0.079    44.652    Cfu/CONV_1D/ret_reg[17]
  -------------------------------------------------------------------
                         required time                         44.652    
                         arrival time                         -43.864    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.236ns  (logic 19.449ns (60.333%)  route 12.787ns (39.667%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.539ns = ( 43.873 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.979 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.805    41.784    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.303    42.087 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    42.087    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.619 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.105    43.724    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.848 r  Cfu/CONV_1D/ret[10]_i_1/O
                         net (fo=1, routed)           0.000    43.848    Cfu/CONV_1D/quanted_acc[10]
    SLICE_X56Y58         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.501    43.873    Cfu/CONV_1D/out
    SLICE_X56Y58         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/C
                         clock pessimism              0.781    44.654    
                         clock uncertainty           -0.080    44.574    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)        0.081    44.655    Cfu/CONV_1D/ret_reg[10]
  -------------------------------------------------------------------
                         required time                         44.655    
                         arrival time                         -43.848    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.216ns  (logic 19.414ns (60.262%)  route 12.802ns (39.738%))
  Logic Levels:           53  (CARRY4=34 DSP48E1=3 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.539ns = ( 43.873 - 33.333 ) 
    Source Clock Delay      (SCD):    11.612ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.800    11.612    Cfu/CONV_1D/out
    SLICE_X61Y41         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456    12.068 f  Cfu/CONV_1D/output_shift_reg[2]/Q
                         net (fo=67, routed)          0.656    12.724    Cfu/CONV_1D/QUANT/RDBP/Q[2]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.848 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_82/O
                         net (fo=1, routed)           0.000    12.848    Cfu/CONV_1D/QUANT/RDBP/op1_i_82_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.381 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.381    Cfu/CONV_1D/QUANT/RDBP/op1_i_67_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.498 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_55/CO[3]
                         net (fo=1, routed)           0.000    13.498    Cfu/CONV_1D/QUANT/RDBP/op1_i_55_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.615 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.615    Cfu/CONV_1D/QUANT/RDBP/op1_i_43_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.732 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_39/CO[3]
                         net (fo=213, routed)         0.981    14.713    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X61Y46         LUT5 (Prop_lut5_I2_O)        0.124    14.837 f  Cfu/CONV_1D/QUANT/op1_i_65/O
                         net (fo=1, routed)           0.154    14.991    Cfu/CONV_1D/QUANT/op1_i_65_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    15.115 f  Cfu/CONV_1D/QUANT/op1_i_53/O
                         net (fo=1, routed)           0.633    15.749    Cfu/CONV_1D/QUANT/op1_i_53_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.873 f  Cfu/CONV_1D/QUANT/op1_i_42/O
                         net (fo=8, routed)           0.662    16.535    Cfu/CONV_1D/QUANT/op1_i_42_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.659 f  Cfu/CONV_1D/QUANT/op1_i_40/O
                         net (fo=8, routed)           0.741    17.400    Cfu/CONV_1D/QUANT/op1_i_40_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.149    17.549 r  Cfu/CONV_1D/QUANT/op1_i_15/O
                         net (fo=2, routed)           0.576    18.124    Cfu/CONV_1D/QUANT/op1_i_15_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      4.059    22.183 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.185    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.898 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.900    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.418 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           0.909    26.327    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124    26.451 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.746    27.197    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    27.321 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    27.321    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.871 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.871    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.205 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.735    28.940    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.303    29.243 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_21/O
                         net (fo=1, routed)           0.000    29.243    Cfu/CONV_1D/QUANT/p_1_out_carry_i_21_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.701 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_16/CO[1]
                         net (fo=32, routed)          0.880    30.581    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.332    30.913 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13/O
                         net (fo=1, routed)           0.000    30.913    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_13_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.463 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.577 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.577    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.691 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.691    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.805 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.805    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.919 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.919    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.033 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.033    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.147 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.147    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.460 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.880    33.341    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.306    33.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.647    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.179 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.179    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.513 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.794    35.307    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.303    35.610 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    35.610    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.143 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.143    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.260 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.260    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.377    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.494 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.494    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.611 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.611    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.001    36.729    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.846 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.719    37.565    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124    37.689 r  Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12/O
                         net (fo=1, routed)           0.000    37.689    Cfu/CONV_1D/QUANT/RDBP/ret[2]_i_12_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.202 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.202    Cfu/CONV_1D/QUANT/RDBP/ret_reg[2]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.319 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.319    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.642 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.806    39.447    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306    39.753 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.753    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.303    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.417    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.531    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.645    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.759    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.072 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[3]
                         net (fo=5, routed)           0.725    41.797    Cfu/CONV_1D/RDBP_ret_offseted[31]
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.306    42.103 r  Cfu/CONV_1D/ret[31]_i_34/O
                         net (fo=1, routed)           0.000    42.103    Cfu/CONV_1D/ret[31]_i_34_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.504 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.199    43.704    Cfu/CONV_1D/p_0_in_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124    43.828 r  Cfu/CONV_1D/ret[7]_i_1/O
                         net (fo=1, routed)           0.000    43.828    Cfu/CONV_1D/quanted_acc[7]
    SLICE_X56Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    38.800    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.900 r  clk100_inst/O
                         net (fo=9, routed)           1.380    40.279    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.362 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.280    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.371 r  BUFG/O
                         net (fo=5519, routed)        1.501    43.873    Cfu/CONV_1D/out
    SLICE_X56Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/C
                         clock pessimism              0.781    44.654    
                         clock uncertainty           -0.080    44.574    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)        0.079    44.653    Cfu/CONV_1D/ret_reg[7]
  -------------------------------------------------------------------
                         required time                         44.653    
                         arrival time                         -43.828    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.992ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X71Y89         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     3.944 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.161    storage_reg_0_15_0_5/ADDRD0
    SLICE_X70Y89         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.836     4.808    storage_reg_0_15_0_5/WCLK
    SLICE_X70Y89         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.992     3.816    
    SLICE_X70Y89         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.126    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.164ns (26.165%)  route 0.463ns (73.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.733ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X58Y96         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164     3.967 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.463     4.430    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X60Y101        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.833     4.806    storage_4_reg_0_7_18_21/WCLK
    SLICE_X60Y101        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.733     4.073    
    SLICE_X60Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.383    storage_4_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.164ns (26.165%)  route 0.463ns (73.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.733ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.564     3.803    sys_clk
    SLICE_X58Y96         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164     3.967 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.463     4.430    storage_4_reg_0_7_18_21/ADDRD0
    SLICE_X60Y101        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.833     4.806    storage_4_reg_0_7_18_21/WCLK
    SLICE_X60Y101        RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.733     4.073    
    SLICE_X60Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.383    storage_4_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X1Y25     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y20     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y24     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y17     Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y22     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y19     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y25    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y25    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y24    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y24    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y57    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y57    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y46    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y57    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y57    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.636ns
    Source Clock Delay      (SCD):    11.530ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.718    11.530    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDPE (Prop_fdpe_C_Q)         0.456    11.986 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    12.185    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y69         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     7.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     7.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380     8.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.038 r  BUFG_4/O
                         net (fo=8, routed)           1.598    12.636    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.893    13.530    
                         clock uncertainty           -0.061    13.469    
    SLICE_X86Y69         FDPE (Setup_fdpe_C_D)       -0.047    13.422    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.522ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.522    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478    12.000 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721    12.721    soc_crg_reset_counter[3]
    SLICE_X88Y74         LUT4 (Prop_lut4_I3_O)        0.296    13.017 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.396    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.891    16.522    
                         clock uncertainty           -0.061    16.461    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    16.292    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.292    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.522ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.522    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478    12.000 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721    12.721    soc_crg_reset_counter[3]
    SLICE_X88Y74         LUT4 (Prop_lut4_I3_O)        0.296    13.017 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.396    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.891    16.522    
                         clock uncertainty           -0.061    16.461    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    16.292    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.292    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.522ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.522    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478    12.000 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721    12.721    soc_crg_reset_counter[3]
    SLICE_X88Y74         LUT4 (Prop_lut4_I3_O)        0.296    13.017 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.396    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.891    16.522    
                         clock uncertainty           -0.061    16.461    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    16.292    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.292    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.522ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.522    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478    12.000 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721    12.721    soc_crg_reset_counter[3]
    SLICE_X88Y74         LUT4 (Prop_lut4_I3_O)        0.296    13.017 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.396    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.891    16.522    
                         clock uncertainty           -0.061    16.461    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    16.292    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.292    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.091%)  route 0.847ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.530ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.718    11.530    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDPE (Prop_fdpe_C_Q)         0.419    11.949 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.796    idelay_rst
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.869    16.500    
                         clock uncertainty           -0.061    16.439    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.699    15.740    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.091%)  route 0.847ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.530ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.718    11.530    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDPE (Prop_fdpe_C_Q)         0.419    11.949 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.796    idelay_rst
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.869    16.500    
                         clock uncertainty           -0.061    16.439    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.699    15.740    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.091%)  route 0.847ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.530ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.718    11.530    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDPE (Prop_fdpe_C_Q)         0.419    11.949 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.796    idelay_rst
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.869    16.500    
                         clock uncertainty           -0.061    16.439    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.699    15.740    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.091%)  route 0.847ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.530ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.718    11.530    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDPE (Prop_fdpe_C_Q)         0.419    11.949 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.796    idelay_rst
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.869    16.500    
                         clock uncertainty           -0.061    16.439    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.699    15.740    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.718ns (37.916%)  route 1.176ns (62.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.630ns = ( 15.630 - 5.000 ) 
    Source Clock Delay      (SCD):    11.530ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_4/O
                         net (fo=8, routed)           1.718    11.530    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDPE (Prop_fdpe_C_Q)         0.419    11.949 r  FDPE_9/Q
                         net (fo=5, routed)           1.176    13.125    idelay_rst
    SLICE_X89Y74         LUT6 (Prop_lut6_I5_O)        0.299    13.424 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.424    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044    10.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380    11.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.038 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.630    idelay_clk
    SLICE_X89Y74         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.869    16.500    
                         clock uncertainty           -0.061    16.439    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)        0.029    16.468    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.468    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  3.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    1.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.597     3.836    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDPE (Prop_fdpe_C_Q)         0.141     3.977 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     4.042    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y69         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.867     4.839    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C
                         clock pessimism             -1.003     3.836    
    SLICE_X86Y69         FDPE (Hold_fdpe_C_D)         0.075     3.911    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.911    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     3.995 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.073     4.068    soc_crg_reset_counter[2]
    SLICE_X89Y74         LUT6 (Prop_lut6_I3_O)        0.045     4.113 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.113    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X89Y74         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.989     3.844    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.091     3.935    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.935    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     3.979 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     4.118    soc_crg_reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.103     4.221 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.221    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     3.962    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.221    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     3.979 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     4.118    soc_crg_reset_counter[1]
    SLICE_X88Y74         LUT3 (Prop_lut3_I0_O)        0.099     4.217 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.217    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.121     3.952    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.952    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     3.995 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     4.238    soc_crg_reset_counter[0]
    SLICE_X88Y74         LUT2 (Prop_lut2_I0_O)        0.044     4.282 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.282    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     3.962    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     3.995 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     4.238    soc_crg_reset_counter[0]
    SLICE_X88Y74         LUT1 (Prop_lut1_I0_O)        0.045     4.283 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.283    soc_crg_reset_counter0[0]
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.121     3.952    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.952    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     3.979 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     4.109    soc_crg_reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.099     4.208 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     4.324    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_CE)       -0.016     3.815    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     3.979 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     4.109    soc_crg_reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.099     4.208 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     4.324    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_CE)       -0.016     3.815    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     3.979 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     4.109    soc_crg_reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.099     4.208 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     4.324    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_CE)       -0.016     3.815    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.831    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     3.979 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     4.109    soc_crg_reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.099     4.208 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     4.324    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.833    idelay_clk
    SLICE_X88Y74         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.002     3.831    
    SLICE_X88Y74         FDSE (Hold_fdse_C_CE)       -0.016     3.815    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y69     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y69     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y74     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y69     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.392%)  route 1.014ns (63.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.619    11.431    sys_clk
    SLICE_X65Y80         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           1.014    12.901    soc_basesoc_reset_re
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124    13.025 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    13.025    soc_crg_reset
    SLICE_X64Y80         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.667     7.233    soc_crg_clkin
    SLICE_X64Y80         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.037%)  route 0.171ns (47.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.558     3.797    sys_clk
    SLICE_X65Y80         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     3.938 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.171     4.110    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.045     4.155 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.155    soc_crg_reset
    SLICE_X64Y80         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.967     3.302    soc_crg_clkin
    SLICE_X64Y80         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 0.124ns (2.814%)  route 4.283ns (97.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.741     3.741    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  FDPE_i_1/O
                         net (fo=4, routed)           0.542     4.407    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y68         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.029 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.947    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.038 r  BUFG/O
                         net (fo=5519, routed)        1.599    10.637    sys_clk
    SLICE_X86Y68         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 0.124ns (2.814%)  route 4.283ns (97.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.741     3.741    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  FDPE_i_1/O
                         net (fo=4, routed)           0.542     4.407    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y68         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.029 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.947    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.038 r  BUFG/O
                         net (fo=5519, routed)        1.599    10.637    sys_clk
    SLICE_X86Y68         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.045ns (2.416%)  route 1.818ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.631     1.631    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.676 f  FDPE_i_1/O
                         net (fo=4, routed)           0.187     1.863    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y68         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.868     4.840    sys_clk
    SLICE_X86Y68         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.045ns (2.416%)  route 1.818ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.631     1.631    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.676 f  FDPE_i_1/O
                         net (fo=4, routed)           0.187     1.863    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y68         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.868     4.840    sys_clk
    SLICE_X86Y68         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.537ns
    Source Clock Delay      (SCD):    11.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.621    11.433    sys_clk
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    11.951 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    12.141    soc_builder_regs0
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.029 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.947    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.038 r  BUFG/O
                         net (fo=5519, routed)        1.499    10.537    sys_clk
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.560     3.799    sys_clk
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164     3.963 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     4.019    soc_builder_regs0
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.830     4.802    sys_clk
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 0.124ns (2.727%)  route 4.422ns (97.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.741     3.741    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  FDPE_i_1/O
                         net (fo=4, routed)           0.682     4.546    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y69         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.038 r  BUFG_4/O
                         net (fo=8, routed)           1.598    10.636    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 0.124ns (2.727%)  route 4.422ns (97.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.741     3.741    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  FDPE_i_1/O
                         net (fo=4, routed)           0.682     4.546    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y69         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.029 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.038 r  BUFG_4/O
                         net (fo=8, routed)           1.598    10.636    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.045ns (2.347%)  route 1.872ns (97.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.631     1.631    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.676 f  FDPE_i_1/O
                         net (fo=4, routed)           0.242     1.917    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y69         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.867     4.839    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.045ns (2.347%)  route 1.872ns (97.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.631     1.631    PLLE2_ADV_n_8
    SLICE_X86Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.676 f  FDPE_i_1/O
                         net (fo=4, routed)           0.242     1.917    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y69         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG_4/O
                         net (fo=8, routed)           0.867     4.839    idelay_clk
    SLICE_X86Y69         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295    10.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124    11.021 f  clk100_inst/O
                         net (fo=9, routed)           1.594    12.615    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.703 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.717    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.551 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.556    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 4.442ns (47.724%)  route 4.866ns (52.276%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.620    11.432    sys_clk
    SLICE_X60Y83         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.518    11.950 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.814    12.764    soc_mode
    SLICE_X58Y83         LUT3 (Prop_lut3_I2_O)        0.146    12.910 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.052    16.962    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.778    20.740 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    20.740    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_storage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.157ns (45.492%)  route 4.981ns (54.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.620    11.432    sys_clk
    SLICE_X61Y83         FDRE                                         r  soc_storage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456    11.888 r  soc_storage_reg[3]/Q
                         net (fo=2, routed)           0.983    12.870    soc_storage[3]
    SLICE_X58Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.994 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.998    16.993    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.570 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    20.570    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.402ns (49.175%)  route 4.549ns (50.825%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.620    11.432    sys_clk
    SLICE_X60Y83         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.518    11.950 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.292    13.241    soc_mode
    SLICE_X60Y83         LUT3 (Prop_lut3_I2_O)        0.150    13.391 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.258    16.649    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.734    20.383 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    20.383    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 3.979ns (44.867%)  route 4.889ns (55.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.629    11.441    sys_clk
    SLICE_X67Y89         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDSE (Prop_fdse_C_Q)         0.456    11.897 r  serial_tx_reg/Q
                         net (fo=1, routed)           4.889    16.786    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.308 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.308    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 4.153ns (50.471%)  route 4.075ns (49.529%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.620    11.432    sys_clk
    SLICE_X58Y83         FDRE                                         r  soc_chaser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    11.950 r  soc_chaser_reg[1]/Q
                         net (fo=2, routed)           0.829    12.779    soc_chaser[1]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.124    12.903 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.246    16.149    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    19.660 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.660    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 3.921ns (61.106%)  route 2.496ns (38.894%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.719    11.531    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.456    11.987 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.495    14.482    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.584 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    15.585    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.948 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    17.948    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 3.921ns (61.228%)  route 2.483ns (38.772%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.719    11.531    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.456    11.987 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.482    14.469    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.571 r  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001    15.572    IOBUF_15/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.935 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    17.935    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 3.921ns (62.597%)  route 2.343ns (37.403%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.719    11.531    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.456    11.987 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.342    14.329    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.431 r  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    15.432    IOBUF_13/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.795 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    17.795    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.921ns (62.801%)  route 2.323ns (37.199%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.719    11.531    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.456    11.987 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.322    14.308    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.410 r  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    15.411    IOBUF_11/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.774 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    17.774    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.921ns (64.242%)  route 2.182ns (35.758%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG/O
                         net (fo=5519, routed)        1.719    11.531    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.456    11.987 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.181    14.168    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.270 r  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    15.271    IOBUF_8/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.634 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    17.634    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.096ns  (logic 0.696ns (63.445%)  route 0.401ns (36.555%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.400     4.378    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.728 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.729    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.933 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.933    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.108ns  (logic 0.708ns (63.838%)  route 0.401ns (36.162%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.400     4.378    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.728 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.729    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.945 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.945    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.156ns  (logic 0.687ns (59.433%)  route 0.469ns (40.567%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.468     4.446    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.796 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.797    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.993 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.993    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.692ns (57.330%)  route 0.515ns (42.670%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.514     4.492    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.842 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.843    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     5.044 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     5.044    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.215ns  (logic 0.688ns (56.604%)  route 0.527ns (43.396%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.526     4.504    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.854 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.855    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     5.052 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     5.052    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.236ns  (logic 0.696ns (56.316%)  route 0.540ns (43.684%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.539     4.517    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.867 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.868    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     5.073 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     5.073    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.270ns  (logic 0.676ns (53.284%)  route 0.593ns (46.716%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.592     4.570    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.920 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.921    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     5.107 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.107    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.297ns  (logic 0.689ns (53.096%)  route 0.608ns (46.904%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.607     4.585    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.935 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.936    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     5.134 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     5.134    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.731ns (56.076%)  route 0.572ns (43.924%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.571     4.549    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.899 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.900    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.140 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.140    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.731ns (56.086%)  route 0.572ns (43.914%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG/O
                         net (fo=5519, routed)        0.598     3.837    sys_clk
    SLICE_X79Y94         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     3.978 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.571     4.549    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.899 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.900    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.140 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.140    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295    25.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124    26.021 f  clk100_inst/O
                         net (fo=9, routed)           1.594    27.615    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.703 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.715    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.811 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.826    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.370 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.370    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.994    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.238 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.238    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.547    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.099 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    12.100    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.463 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.463    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.546    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.098 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    12.099    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.462 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.462    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.546    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.098 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    12.099    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.462 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.462    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.545    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.097 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    12.098    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.461 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.461    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.545    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.097 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    12.098    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.461 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.461    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.544    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.096 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    12.097    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.460 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.460    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.544    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.096 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    12.097    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.460 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.460    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.544    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.096 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    12.097    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.460 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.460    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.541    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.093 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    12.094    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.457 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.457    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     5.897    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  clk100_inst/O
                         net (fo=9, routed)           1.594     7.615    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.703 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.715    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.811 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.540    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.092 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    12.093    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.456 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.456    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.835    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.027 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.028    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.214 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.214    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.835    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.027 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.028    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.225 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.225    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.836    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.028 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.029    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.225 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.225    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.836    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.028 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.029    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.226 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.226    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.835    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.027 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.028    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.226 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.226    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.835    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.027 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.028    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.229 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.229    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.835    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.027 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.028    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.233 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.233    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.837    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.029 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.030    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.236 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.236    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.829    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.021 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     4.022    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.246 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.246    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.829    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.021 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.022    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.247 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.247    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     7.981    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.105 r  clk100_inst/O
                         net (fo=9, routed)           1.594     9.698    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.786 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.799    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.895 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.629    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.181 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.182    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.545 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.545    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     7.981    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.105 r  clk100_inst/O
                         net (fo=9, routed)           1.594     9.698    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.786 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.799    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.895 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.629    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.181 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.182    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.544 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.544    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     7.981    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.105 r  clk100_inst/O
                         net (fo=9, routed)           1.594     9.698    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.786 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.799    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.895 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.622    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.174 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.175    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.538 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.538    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     7.981    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.105 r  clk100_inst/O
                         net (fo=9, routed)           1.594     9.698    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.786 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.799    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.895 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.622    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.174 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.175    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.537 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.537    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     3.795    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.840 r  clk100_inst/O
                         net (fo=9, routed)           0.744     4.584    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.634 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.297    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.323 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.918    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.110 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.111    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.316 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.316    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     3.795    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.840 r  clk100_inst/O
                         net (fo=9, routed)           0.744     4.584    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.634 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.297    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.323 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.918    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.110 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.111    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.328 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.328    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     3.795    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.840 r  clk100_inst/O
                         net (fo=9, routed)           0.744     4.584    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.634 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.297    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.323 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.915    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.107 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.108    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.348 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.348    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     3.795    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.840 r  clk100_inst/O
                         net (fo=9, routed)           0.744     4.584    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.634 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.297    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.323 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.915    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.107 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.108    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.348 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.348    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.295     8.397    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.521 f  clk100_inst/O
                         net (fo=9, routed)           1.594    10.115    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088    10.203 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    12.215    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.311 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.720    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.712    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  clk100_inst/O
                         net (fo=9, routed)           0.744     2.501    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.551 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.213    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.239 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.744    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.631ns (36.817%)  route 2.799ns (63.183%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.799     4.307    cpu_reset_IBUF
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.124     4.431 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.431    soc_crg_reset
    SLICE_X64Y80         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.667     7.233    soc_crg_clkin
    SLICE_X64Y80         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.320ns (20.110%)  route 1.270ns (79.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.270     1.545    cpu_reset_IBUF
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.590 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.590    soc_crg_reset
    SLICE_X64Y80         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.967     3.302    soc_crg_clkin
    SLICE_X64Y80         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.526ns (25.650%)  route 4.425ns (74.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           4.425     5.951    serial_rx_IBUF
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     5.466    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.566 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.946    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.029 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.947    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.038 r  BUFG/O
                         net (fo=5519, routed)        1.499    10.537    sys_clk
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.294ns (13.309%)  route 1.914ns (86.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           1.914     2.207    serial_rx_IBUF
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     2.280    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.336 r  clk100_inst/O
                         net (fo=9, routed)           0.839     3.174    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.227 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.943    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.972 r  BUFG/O
                         net (fo=5519, routed)        0.830     4.802    sys_clk
    SLICE_X54Y89         FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.615ns = ( 14.782 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.782    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 14.788 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.788    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 14.788 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.788    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.622ns = ( 14.789 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.789    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.615ns = ( 14.782 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.782    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.612ns = ( 14.779 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.779    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.614ns = ( 14.781 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.781    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.614ns = ( 14.781 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.781    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.627ns = ( 14.794 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.794    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.625ns = ( 14.792 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.044     9.633    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.733 f  clk100_inst/O
                         net (fo=9, routed)           1.380    11.113    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.196 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.205 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.792    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.010 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.010    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.011 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.011    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.011 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.011    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.010 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.010    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.010 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.010    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.010 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.010    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.010 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.010    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.012 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.873     9.012    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.002 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.002    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.002 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.114     6.446    clk100_IBUF_BUFG
    SLICE_X31Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.502 f  clk100_inst/O
                         net (fo=9, routed)           0.839     7.341    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.394 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.110    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.139 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.002    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





