$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#13125
b00000000 "
#13187
b00000000 "
#13188
b00000000 "
#31387
b11000111 "
#31388
b11000111 "
#5071112
b11000111 "
#5071113
b11000111 "
#10111200
b11000111 "
#10111201
b11000111 "
#15153275
b11000111 "
#15153276
b11000111 "
#20191150
b11000111 "
#20191151
b11000111 "
#25231150
b11000111 "
#25231151
b11000111 "
