Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot topleveltb_behav xil_defaultlib.topleveltb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'psoc_reset_raw' might have multiple concurrent drivers [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_4/new/topleveltb.sv:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.host_interface
Compiling module xil_defaultlib.command_queue
Compiling module xil_defaultlib.CMDproc
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.TopLevelInterface
Compiling module xil_defaultlib.topleveltb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topleveltb_behav
