\hypertarget{stm32f4xx__hal__i2s_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+i2s.\+h}
\label{stm32f4xx__hal__i2s_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_i2s.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_i2s.h}}
\mbox{\hyperlink{stm32f4xx__hal__i2s_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{38 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_I2S\_H}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_I2S\_H}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{43  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}  }
\DoxyCodeLine{48 }
\DoxyCodeLine{57 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/} }
\DoxyCodeLine{61 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{62 \{}
\DoxyCodeLine{63   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_abcd2a46537eee4ed23fa1642c5234ea8}{Mode}};         }
\DoxyCodeLine{66   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_a8fc84bad7ae403ab4231b37077f9d99f}{Standard}};     }
\DoxyCodeLine{69   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_aa968e67a06e23282776bd7b615a8c1cc}{DataFormat}};   }
\DoxyCodeLine{72   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_ad0d868889f53bdda32fa5c201efa2a12}{MCLKOutput}};   }
\DoxyCodeLine{75   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_a5c42be6d3eb4713f0d4fc202cae95553}{AudioFreq}};    }
\DoxyCodeLine{78   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_aff339ae5b4099da49e6970dd59c41afe}{CPOL}};         }
\DoxyCodeLine{81   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_a6a0c9c91b9530465cc2347c758a2fdf3}{ClockSource}};  }
\DoxyCodeLine{84   uint32\_t \mbox{\hyperlink{struct_i2_s___init_type_def_a3126fcf92721ac72c91cc870fcef1ffe}{FullDuplexMode}};  }
\DoxyCodeLine{87 \}\mbox{\hyperlink{struct_i2_s___init_type_def}{I2S\_InitTypeDef}};}
\DoxyCodeLine{88 }
\DoxyCodeLine{92 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{93 \{}
\DoxyCodeLine{94   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0a2b69279eb021ef38d711edcdc5c95054}{HAL\_I2S\_STATE\_RESET}}      = 0x00,  }
\DoxyCodeLine{95   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0afb3efb92ef3bcfce6f4d34570b31a602}{HAL\_I2S\_STATE\_READY}}      = 0x01,  }
\DoxyCodeLine{96   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0a0d9faadcd5b6010c6071905345a282e7}{HAL\_I2S\_STATE\_BUSY}}       = 0x02,  }
\DoxyCodeLine{97   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0ab8386636ae24469508b8312e7bfbc4b3}{HAL\_I2S\_STATE\_BUSY\_TX}}    = 0x12,  }
\DoxyCodeLine{98   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0a641d635762b2ebb2e8e16917efc13162}{HAL\_I2S\_STATE\_BUSY\_RX}}    = 0x22,  }
\DoxyCodeLine{99   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0a4135585ed147654154c0b7be15f3807e}{HAL\_I2S\_STATE\_BUSY\_TX\_RX}} = 0x32,  }
\DoxyCodeLine{100   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0a95d3eabfe7ff5d52af473e7fc96f9536}{HAL\_I2S\_STATE\_TIMEOUT}}    = 0x03,  }
\DoxyCodeLine{101   \mbox{\hyperlink{group___i2_s_gga2588a0c71baf7cd6d2c1b9b11120bef0a011e8568b5b81c7074f2cbfa38b8a2d8}{HAL\_I2S\_STATE\_ERROR}}      = 0x04   }
\DoxyCodeLine{103 \}\mbox{\hyperlink{group___i2_s_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\_I2S\_StateTypeDef}};}
\DoxyCodeLine{104 }
\DoxyCodeLine{108 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{109 \{}
\DoxyCodeLine{110   \mbox{\hyperlink{group___i2_s_gga4edd8d1e0ae70e8eaf7235b74f159c1cae1841841d09bac859ee229c88c5a7c66}{HAL\_I2S\_ERROR\_NONE}}      = 0x00,    }
\DoxyCodeLine{111   \mbox{\hyperlink{group___i2_s_gga4edd8d1e0ae70e8eaf7235b74f159c1cab2d5b6e490f69ea8d54249a13b72d9fc}{HAL\_I2S\_ERROR\_UDR}}       = 0x01,    }
\DoxyCodeLine{112   \mbox{\hyperlink{group___i2_s_gga4edd8d1e0ae70e8eaf7235b74f159c1caf2aca8edd9e7b144cc0551fad11a651d}{HAL\_I2S\_ERROR\_OVR}}       = 0x02,    }
\DoxyCodeLine{113   \mbox{\hyperlink{group___i2_s_gga4edd8d1e0ae70e8eaf7235b74f159c1ca9d350f371086ae93b82921308ab53a23}{HAL\_I2SEX\_ERROR\_UDR}}     = 0x04,    }
\DoxyCodeLine{114   \mbox{\hyperlink{group___i2_s_gga4edd8d1e0ae70e8eaf7235b74f159c1ca7524a96d7131a2fd4b33455d0f4051e3}{HAL\_I2SEX\_ERROR\_OVR}}     = 0x08,    }
\DoxyCodeLine{115   \mbox{\hyperlink{group___i2_s_gga4edd8d1e0ae70e8eaf7235b74f159c1ca53cb4e77eadd45cfae55b024703c4361}{HAL\_I2S\_ERROR\_FRE}}       = 0x10,    }
\DoxyCodeLine{116   \mbox{\hyperlink{group___i2_s_gga4edd8d1e0ae70e8eaf7235b74f159c1ca511a7f86226ae6ae893f8e716fcf6eb8}{HAL\_I2S\_ERROR\_DMA}}       = 0x20     }
\DoxyCodeLine{117 \}\mbox{\hyperlink{group___i2_s_ga4edd8d1e0ae70e8eaf7235b74f159c1c}{HAL\_I2S\_ErrorTypeDef}};}
\DoxyCodeLine{118 }
\DoxyCodeLine{122 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{123 \{}
\DoxyCodeLine{124   \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}                *Instance;    \textcolor{comment}{/* I2S registers base address        */}}
\DoxyCodeLine{125 }
\DoxyCodeLine{126   \mbox{\hyperlink{struct_i2_s___init_type_def}{I2S\_InitTypeDef}}            Init;         \textcolor{comment}{/* I2S communication parameters      */}}
\DoxyCodeLine{127   }
\DoxyCodeLine{128   uint16\_t                   *pTxBuffPtr;  \textcolor{comment}{/* Pointer to I2S Tx transfer buffer */}}
\DoxyCodeLine{129   }
\DoxyCodeLine{130   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t              TxXferSize;   \textcolor{comment}{/* I2S Tx transfer size              */}}
\DoxyCodeLine{131   }
\DoxyCodeLine{132   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t              TxXferCount;  \textcolor{comment}{/* I2S Tx transfer Counter           */}}
\DoxyCodeLine{133   }
\DoxyCodeLine{134   uint16\_t                   *pRxBuffPtr;  \textcolor{comment}{/* Pointer to I2S Rx transfer buffer */}}
\DoxyCodeLine{135   }
\DoxyCodeLine{136   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t              RxXferSize;   \textcolor{comment}{/* I2S Rx transfer size              */}}
\DoxyCodeLine{137   }
\DoxyCodeLine{138   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t              RxXferCount;  \textcolor{comment}{/* I2S Rx transfer counter           */}}
\DoxyCodeLine{139 }
\DoxyCodeLine{140   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}          *hdmatx;      \textcolor{comment}{/* I2S Tx DMA handle parameters      */}}
\DoxyCodeLine{141 }
\DoxyCodeLine{142   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}          *hdmarx;      \textcolor{comment}{/* I2S Rx DMA handle parameters      */}}
\DoxyCodeLine{143   }
\DoxyCodeLine{144   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}       Lock;         \textcolor{comment}{/* I2S locking object                */}}
\DoxyCodeLine{145   }
\DoxyCodeLine{146   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___i2_s_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\_I2S\_StateTypeDef}}  State;        \textcolor{comment}{/* I2S communication state           */}}
\DoxyCodeLine{147   }
\DoxyCodeLine{148   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___i2_s_ga4edd8d1e0ae70e8eaf7235b74f159c1c}{HAL\_I2S\_ErrorTypeDef}}  ErrorCode;    \textcolor{comment}{/* I2S Error code                    */}}
\DoxyCodeLine{149 }
\DoxyCodeLine{150 \}\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}};}
\DoxyCodeLine{151 }
\DoxyCodeLine{152 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{153 }
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define I2SxEXT(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == (SPI2)? (SPI\_TypeDef *)(I2S2ext\_BASE): (SPI\_TypeDef *)(I2S3ext\_BASE)) }}
\DoxyCodeLine{158 }
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define I2S\_CLOCK\_PLL                     ((uint32\_t)0x00000000)}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define I2S\_CLOCK\_EXTERNAL                ((uint32\_t)0x00000001)}}
\DoxyCodeLine{164 }
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define IS\_I2S\_CLOCKSOURCE(CLOCK) (((CLOCK) == I2S\_CLOCK\_EXTERNAL) || \(\backslash\)}}
\DoxyCodeLine{166 \textcolor{preprocessor}{                                   ((CLOCK) == I2S\_CLOCK\_PLL))}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define I2S\_MODE\_SLAVE\_TX                ((uint32\_t)0x00000000)}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define I2S\_MODE\_SLAVE\_RX                ((uint32\_t)0x00000100)}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define I2S\_MODE\_MASTER\_TX               ((uint32\_t)0x00000200)}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define I2S\_MODE\_MASTER\_RX               ((uint32\_t)0x00000300)}}
\DoxyCodeLine{178 }
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define IS\_I2S\_MODE(MODE) (((MODE) == I2S\_MODE\_SLAVE\_TX)  || \(\backslash\)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{                           ((MODE) == I2S\_MODE\_SLAVE\_RX)  || \(\backslash\)}}
\DoxyCodeLine{181 \textcolor{preprocessor}{                           ((MODE) == I2S\_MODE\_MASTER\_TX) || \(\backslash\)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{                           ((MODE) == I2S\_MODE\_MASTER\_RX))}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define I2S\_STANDARD\_PHILIPS             ((uint32\_t)0x00000000)}}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define I2S\_STANDARD\_MSB                 ((uint32\_t)0x00000010)}}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define I2S\_STANDARD\_LSB                 ((uint32\_t)0x00000020)}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define I2S\_STANDARD\_PCM\_SHORT           ((uint32\_t)0x00000030)}}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define I2S\_STANDARD\_PCM\_LONG            ((uint32\_t)0x000000B0)}}
\DoxyCodeLine{195 }
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define IS\_I2S\_STANDARD(STANDARD) (((STANDARD) == I2S\_STANDARD\_PHILIPS)  || \(\backslash\)}}
\DoxyCodeLine{197 \textcolor{preprocessor}{                                   ((STANDARD) == I2S\_STANDARD\_MSB)       || \(\backslash\)}}
\DoxyCodeLine{198 \textcolor{preprocessor}{                                   ((STANDARD) == I2S\_STANDARD\_LSB)       || \(\backslash\)}}
\DoxyCodeLine{199 \textcolor{preprocessor}{                                   ((STANDARD) == I2S\_STANDARD\_PCM\_SHORT) || \(\backslash\)}}
\DoxyCodeLine{200 \textcolor{preprocessor}{                                   ((STANDARD) == I2S\_STANDARD\_PCM\_LONG))}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define I2S\_STANDARD\_PHILLIPS      I2S\_STANDARD\_PHILIPS}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define I2S\_DATAFORMAT\_16B               ((uint32\_t)0x00000000)}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define I2S\_DATAFORMAT\_16B\_EXTENDED      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define I2S\_DATAFORMAT\_24B               ((uint32\_t)0x00000003)}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define I2S\_DATAFORMAT\_32B               ((uint32\_t)0x00000005)}}
\DoxyCodeLine{220 }
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define IS\_I2S\_DATA\_FORMAT(FORMAT) (((FORMAT) == I2S\_DATAFORMAT\_16B)          || \(\backslash\)}}
\DoxyCodeLine{222 \textcolor{preprocessor}{                                    ((FORMAT) == I2S\_DATAFORMAT\_16B\_EXTENDED) || \(\backslash\)}}
\DoxyCodeLine{223 \textcolor{preprocessor}{                                    ((FORMAT) == I2S\_DATAFORMAT\_24B)          || \(\backslash\)}}
\DoxyCodeLine{224 \textcolor{preprocessor}{                                    ((FORMAT) == I2S\_DATAFORMAT\_32B))}}
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define I2S\_MCLKOUTPUT\_ENABLE           ((uint32\_t)SPI\_I2SPR\_MCKOE)}}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define I2S\_MCLKOUTPUT\_DISABLE          ((uint32\_t)0x00000000)}}
\DoxyCodeLine{234 }
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define IS\_I2S\_MCLK\_OUTPUT(OUTPUT) (((OUTPUT) == I2S\_MCLKOUTPUT\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{236 \textcolor{preprocessor}{                                    ((OUTPUT) == I2S\_MCLKOUTPUT\_DISABLE))}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_192K               ((uint32\_t)192000)}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_96K                ((uint32\_t)96000)}}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_48K                ((uint32\_t)48000)}}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_44K                ((uint32\_t)44100)}}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_32K                ((uint32\_t)32000)}}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_22K                ((uint32\_t)22050)}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_16K                ((uint32\_t)16000)}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_11K                ((uint32\_t)11025)}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_8K                 ((uint32\_t)8000)}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define I2S\_AUDIOFREQ\_DEFAULT            ((uint32\_t)2)}}
\DoxyCodeLine{254 }
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define IS\_I2S\_AUDIO\_FREQ(FREQ) ((((FREQ) >= I2S\_AUDIOFREQ\_8K) \&\& \(\backslash\)}}
\DoxyCodeLine{256 \textcolor{preprocessor}{                                  ((FREQ) <= I2S\_AUDIOFREQ\_192K)) || \(\backslash\)}}
\DoxyCodeLine{257 \textcolor{preprocessor}{                                  ((FREQ) == I2S\_AUDIOFREQ\_DEFAULT))}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define I2S\_FULLDUPLEXMODE\_DISABLE                   ((uint32\_t)0x00000000)}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define I2S\_FULLDUPLEXMODE\_ENABLE                    ((uint32\_t)0x00000001)}}
\DoxyCodeLine{267 }
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define IS\_I2S\_FULLDUPLEX\_MODE(MODE) (((MODE) == I2S\_FULLDUPLEXMODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{269 \textcolor{preprocessor}{                                      ((MODE) == I2S\_FULLDUPLEXMODE\_ENABLE))}}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define I2S\_CPOL\_LOW                    ((uint32\_t)0x00000000)}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define I2S\_CPOL\_HIGH                   ((uint32\_t)SPI\_I2SCFGR\_CKPOL)}}
\DoxyCodeLine{279 }
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define IS\_I2S\_CPOL(CPOL) (((CPOL) == I2S\_CPOL\_LOW) || \(\backslash\)}}
\DoxyCodeLine{281 \textcolor{preprocessor}{                           ((CPOL) == I2S\_CPOL\_HIGH))}}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define I2S\_IT\_TXE                      SPI\_CR2\_TXEIE}}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define I2S\_IT\_RXNE                     SPI\_CR2\_RXNEIE}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define I2S\_IT\_ERR                      SPI\_CR2\_ERRIE}}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define I2S\_FLAG\_TXE                    SPI\_SR\_TXE}}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define I2S\_FLAG\_RXNE                   SPI\_SR\_RXNE}}
\DoxyCodeLine{301 }
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define I2S\_FLAG\_UDR                    SPI\_SR\_UDR}}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define I2S\_FLAG\_OVR                    SPI\_SR\_OVR}}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define I2S\_FLAG\_FRE                    SPI\_SR\_FRE}}
\DoxyCodeLine{305 }
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define I2S\_FLAG\_CHSIDE                 SPI\_SR\_CHSIDE}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define I2S\_FLAG\_BSY                    SPI\_SR\_BSY}}
\DoxyCodeLine{316 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{317 }
\DoxyCodeLine{318 }
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>State = HAL\_I2S\_STATE\_RESET)}}
\DoxyCodeLine{324 }
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_ENABLE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>I2SCFGR |= SPI\_I2SCFGR\_I2SE)}}
\DoxyCodeLine{330 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_DISABLE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>I2SCFGR \&= \string~SPI\_I2SCFGR\_I2SE)}}
\DoxyCodeLine{331 }
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_ENABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>CR2 |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_DISABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>CR2 \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{343  }
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_GET\_IT\_SOURCE(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_) ((((\_\_HANDLE\_\_)-\/>Instance-\/>CR2 \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_)) ? SET : RESET)}}
\DoxyCodeLine{355 }
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_) ((((\_\_HANDLE\_\_)-\/>Instance-\/>SR) \& (\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{370 }
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_CLEAR\_OVRFLAG(\_\_HANDLE\_\_) do\{(\_\_HANDLE\_\_)-\/>Instance-\/>DR;\(\backslash\)}}
\DoxyCodeLine{376 \textcolor{preprocessor}{                                               (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\}while(0)}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_CLEAR\_UDRFLAG(\_\_HANDLE\_\_)((\_\_HANDLE\_\_)-\/>Instance-\/>SR)}}
\DoxyCodeLine{382 }
\DoxyCodeLine{383 \textcolor{comment}{/* Include I2S Extension module */}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__i2s__ex_8h}{stm32f4xx\_hal\_i2s\_ex.h}}"{}}}
\DoxyCodeLine{385 }
\DoxyCodeLine{386 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{387 }
\DoxyCodeLine{388 \textcolor{comment}{/* Initialization/de-\/initialization functions  **********************************/}}
\DoxyCodeLine{389 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_Init(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{390 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_DeInit (\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{391 \textcolor{keywordtype}{void} HAL\_I2S\_MspInit(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{392 \textcolor{keywordtype}{void} HAL\_I2S\_MspDeInit(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{393 }
\DoxyCodeLine{394 \textcolor{comment}{/* I/O operation functions  *****************************************************/}}
\DoxyCodeLine{395  \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{396 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_Transmit(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s, uint16\_t *pData, uint16\_t Size, uint32\_t Timeout);}
\DoxyCodeLine{397 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_Receive(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s, uint16\_t *pData, uint16\_t Size, uint32\_t Timeout);}
\DoxyCodeLine{398 }
\DoxyCodeLine{399  \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{400 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_Transmit\_IT(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s, uint16\_t *pData, uint16\_t Size);}
\DoxyCodeLine{401 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_Receive\_IT(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s, uint16\_t *pData, uint16\_t Size);}
\DoxyCodeLine{402 \textcolor{keywordtype}{void} HAL\_I2S\_IRQHandler(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{403 }
\DoxyCodeLine{404 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{405 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_Transmit\_DMA(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s, uint16\_t *pData, uint16\_t Size);}
\DoxyCodeLine{406 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_Receive\_DMA(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s, uint16\_t *pData, uint16\_t Size);}
\DoxyCodeLine{407 }
\DoxyCodeLine{408 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_DMAPause(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{409 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_DMAResume(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{410 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_I2S\_DMAStop(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{411 }
\DoxyCodeLine{412 \textcolor{comment}{/* Peripheral Control and State functions  **************************************/}}
\DoxyCodeLine{413 \mbox{\hyperlink{group___i2_s_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\_I2S\_StateTypeDef}} HAL\_I2S\_GetState(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{414 \mbox{\hyperlink{group___i2_s_ga4edd8d1e0ae70e8eaf7235b74f159c1c}{HAL\_I2S\_ErrorTypeDef}} HAL\_I2S\_GetError(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{415 }
\DoxyCodeLine{416 \textcolor{comment}{/* Callbacks used in non blocking modes (Interrupt and DMA) *******************/}}
\DoxyCodeLine{417 \textcolor{keywordtype}{void} HAL\_I2S\_TxHalfCpltCallback(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{418 \textcolor{keywordtype}{void} HAL\_I2S\_TxCpltCallback(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{419 \textcolor{keywordtype}{void} HAL\_I2S\_RxHalfCpltCallback(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{420 \textcolor{keywordtype}{void} HAL\_I2S\_RxCpltCallback(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{421 \textcolor{keywordtype}{void} HAL\_I2S\_ErrorCallback(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s);}
\DoxyCodeLine{422 }
\DoxyCodeLine{423 \textcolor{keywordtype}{void}              I2S\_DMATxCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{424 \textcolor{keywordtype}{void}              I2S\_DMATxHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma); }
\DoxyCodeLine{425 \textcolor{keywordtype}{void}              I2S\_DMARxCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{426 \textcolor{keywordtype}{void}              I2S\_DMARxHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{427 \textcolor{keywordtype}{void}              I2S\_DMAError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{428 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} I2S\_WaitFlagStateUntilTimeout(\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2S\_HandleTypeDef}} *hi2s, uint32\_t Flag, uint32\_t Status, uint32\_t Timeout);}
\DoxyCodeLine{429 }
\DoxyCodeLine{438 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{439 \}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{441 }
\DoxyCodeLine{442 }
\DoxyCodeLine{443 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_I2S\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{444 }
\DoxyCodeLine{445 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
