

================================================================
== Vitis HLS Report for 'fp_conv'
================================================================
* Date:           Fri Dec 13 13:11:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.608 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        1|  222491326|  10.000 ns|  2.225 sec|    1|  222491326|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |- LOOP_FP_CONV_O  |        0|  222491325|      3395|          -|          -|  0 ~ 65535|        no|
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_V = alloca i32 1"   --->   Operation 10 'alloca' 'n_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%win_V_0_0_1_0113 = alloca i32 1"   --->   Operation 11 'alloca' 'win_V_0_0_1_0113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%win_V_0_0_2_0 = alloca i32 1"   --->   Operation 12 'alloca' 'win_V_0_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win_V_0_1_1_0114 = alloca i32 1"   --->   Operation 13 'alloca' 'win_V_0_1_1_0114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win_V_0_1_2_0115 = alloca i32 1"   --->   Operation 14 'alloca' 'win_V_0_1_2_0115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win_V_0_2_1_0116 = alloca i32 1"   --->   Operation 15 'alloca' 'win_V_0_2_1_0116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%win_V_0_2_2_0117 = alloca i32 1"   --->   Operation 16 'alloca' 'win_V_0_2_2_0117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%win_V_1_0_1_0118 = alloca i32 1"   --->   Operation 17 'alloca' 'win_V_1_0_1_0118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win_V_1_0_2_0 = alloca i32 1"   --->   Operation 18 'alloca' 'win_V_1_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win_V_1_1_1_0119 = alloca i32 1"   --->   Operation 19 'alloca' 'win_V_1_1_1_0119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win_V_1_1_2_0120 = alloca i32 1"   --->   Operation 20 'alloca' 'win_V_1_1_2_0120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%win_V_1_2_1_0121 = alloca i32 1"   --->   Operation 21 'alloca' 'win_V_1_2_1_0121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%win_V_1_2_2_0122 = alloca i32 1"   --->   Operation 22 'alloca' 'win_V_1_2_2_0122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%win_V_2_0_1_0123 = alloca i32 1"   --->   Operation 23 'alloca' 'win_V_2_0_1_0123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%win_V_2_0_2_0 = alloca i32 1"   --->   Operation 24 'alloca' 'win_V_2_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%win_V_2_1_1_0124 = alloca i32 1"   --->   Operation 25 'alloca' 'win_V_2_1_1_0124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%win_V_2_1_2_0125 = alloca i32 1"   --->   Operation 26 'alloca' 'win_V_2_1_2_0125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%win_V_2_2_1_0126 = alloca i32 1"   --->   Operation 27 'alloca' 'win_V_2_2_1_0126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%win_V_2_2_2_0127 = alloca i32 1"   --->   Operation 28 'alloca' 'win_V_2_2_2_0127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wtbuf_V_0_0143 = alloca i32 1"   --->   Operation 29 'alloca' 'wtbuf_V_0_0143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%wtbuf_V_1_0144 = alloca i32 1"   --->   Operation 30 'alloca' 'wtbuf_V_1_0144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wtbuf_V_2_0145 = alloca i32 1"   --->   Operation 31 'alloca' 'wtbuf_V_2_0145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%N_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %N"   --->   Operation 32 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%o_index_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %o_index"   --->   Operation 33 'read' 'o_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kh_index_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %kh_index"   --->   Operation 34 'read' 'kh_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_o_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_o_idx"   --->   Operation 35 'read' 'd_o_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_i_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_i_idx"   --->   Operation 36 'read' 'd_i_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%wtbuf_V_0_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'wtbuf_V_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%wtbuf_V_1_1_loc = alloca i64 1"   --->   Operation 38 'alloca' 'wtbuf_V_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%wtbuf_V_2_1_loc = alloca i64 1"   --->   Operation 39 'alloca' 'wtbuf_V_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kh_index_cast = zext i1 %kh_index_read"   --->   Operation 40 'zext' 'kh_index_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lbuf_V_0 = alloca i64 1" [Accel.cpp:473]   --->   Operation 41 'alloca' 'lbuf_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lbuf_V_1 = alloca i64 1" [Accel.cpp:473]   --->   Operation 42 'alloca' 'lbuf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%outwords_V = alloca i64 1" [Accel.cpp:474]   --->   Operation 43 'alloca' 'outwords_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i1 %kh_index_read" [Accel.cpp:482]   --->   Operation 44 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i9 %o_index_read"   --->   Operation 45 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln482 = store i10 0, i10 %n_V" [Accel.cpp:482]   --->   Operation 46 'store' 'store_ln482' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln482 = br void %LOOP_RESET_LINEBUFFERS" [Accel.cpp:482]   --->   Operation 47 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%n_V_1 = load i10 %n_V"   --->   Operation 48 'load' 'n_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i10 %n_V_1"   --->   Operation 49 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_ult  i16 %zext_ln1027, i16 %N_read"   --->   Operation 50 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.72ns)   --->   "%n_V_2 = add i10 %n_V_1, i10 1"   --->   Operation 52 'add' 'n_V_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln1027, void %for.end323.loopexit, void %LOOP_RESET_LINEBUFFERS.split" [Accel.cpp:482]   --->   Operation 53 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i10 %n_V_1"   --->   Operation 54 'trunc' 'trunc_ln1027' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_V = trunc i10 %n_V_1"   --->   Operation 55 'trunc' 'ret_V' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln499)   --->   "%select_ln499 = select i1 %ret_V, i12 2341, i12 0" [Accel.cpp:499]   --->   Operation 56 'select' 'select_ln499' <Predicate = (icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln499)   --->   "%ret_V_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %n_V_1, i32 1, i32 9"   --->   Operation 57 'partselect' 'ret_V_s' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln499)   --->   "%zext_ln499 = zext i9 %ret_V_s" [Accel.cpp:499]   --->   Operation 58 'zext' 'zext_ln499' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln499 = add i12 %select_ln499, i12 %zext_ln499" [Accel.cpp:499]   --->   Operation 59 'add' 'add_ln499' <Predicate = (icmp_ln1027)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i12 %add_ln499" [Accel.cpp:499]   --->   Operation 60 'zext' 'zext_ln499_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr i64 %wt_mem_V, i64 0, i64 %zext_ln499_1" [Accel.cpp:499]   --->   Operation 61 'getelementptr' 'wt_mem_V_addr' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.98ns)   --->   "%wt_word_V = load i13 %wt_mem_V_addr" [Accel.cpp:499]   --->   Operation 62 'load' 'wt_word_V' <Predicate = (icmp_ln1027)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i10 %n_V_1"   --->   Operation 63 'trunc' 'trunc_ln186' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i10 %n_V_1"   --->   Operation 64 'trunc' 'trunc_ln186_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.70ns)   --->   "%idx_V = add i8 %trunc_ln186_1, i8 %kh_index_cast"   --->   Operation 65 'add' 'idx_V' <Predicate = (icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_V_8 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %idx_V, i32 2, i32 7"   --->   Operation 66 'partselect' 'ret_V_8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.43ns)   --->   "%off = add i2 %trunc_ln1027, i2 %zext_ln482"   --->   Operation 67 'add' 'off' <Predicate = (icmp_ln1027)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln583 = ret" [Accel.cpp:583]   --->   Operation 68 'ret' 'ret_ln583' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.75>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%wtbuf_V_0_0143_load = load i9 %wtbuf_V_0_0143"   --->   Operation 69 'load' 'wtbuf_V_0_0143_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%wtbuf_V_1_0144_load = load i9 %wtbuf_V_1_0144"   --->   Operation 70 'load' 'wtbuf_V_1_0144_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%wtbuf_V_2_0145_load = load i9 %wtbuf_V_2_0145"   --->   Operation 71 'load' 'wtbuf_V_2_0145_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS, i20 %lbuf_V_0, i20 %lbuf_V_1"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/2] (2.98ns)   --->   "%wt_word_V = load i13 %wt_mem_V_addr" [Accel.cpp:499]   --->   Operation 73 'load' 'wt_word_V' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_3 : Operation 74 [2/2] (1.77ns)   --->   "%call_ln499 = call void @fp_conv_Pipeline_LOOP_LOAD_WTS, i9 %wtbuf_V_2_0145_load, i9 %wtbuf_V_1_0144_load, i9 %wtbuf_V_0_0143_load, i64 %wt_word_V, i9 %wtbuf_V_2_1_loc, i9 %wtbuf_V_1_1_loc, i9 %wtbuf_V_0_1_loc" [Accel.cpp:499]   --->   Operation 74 'call' 'call_ln499' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS, i20 %lbuf_V_0, i20 %lbuf_V_1"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/2] (0.73ns)   --->   "%call_ln499 = call void @fp_conv_Pipeline_LOOP_LOAD_WTS, i9 %wtbuf_V_2_0145_load, i9 %wtbuf_V_1_0144_load, i9 %wtbuf_V_0_0143_load, i64 %wt_word_V, i9 %wtbuf_V_2_1_loc, i9 %wtbuf_V_1_1_loc, i9 %wtbuf_V_0_1_loc" [Accel.cpp:499]   --->   Operation 76 'call' 'call_ln499' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %ret_V_8"   --->   Operation 77 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr i64 %kh_mem_V, i64 0, i64 %zext_ln541" [./Accel.h:80]   --->   Operation 78 'getelementptr' 'kh_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [./Accel.h:80]   --->   Operation 79 'load' 'kh_word_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln482 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [Accel.cpp:482]   --->   Operation 80 'specloopname' 'specloopname_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%wtbuf_V_2_1_loc_load = load i9 %wtbuf_V_2_1_loc"   --->   Operation 81 'load' 'wtbuf_V_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%wtbuf_V_1_1_loc_load = load i9 %wtbuf_V_1_1_loc"   --->   Operation 82 'load' 'wtbuf_V_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%wtbuf_V_0_1_loc_load = load i9 %wtbuf_V_0_1_loc"   --->   Operation 83 'load' 'wtbuf_V_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_81 = trunc i9 %wtbuf_V_2_1_loc_load"   --->   Operation 84 'trunc' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_82 = trunc i9 %wtbuf_V_1_1_loc_load"   --->   Operation 85 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty_83 = trunc i9 %wtbuf_V_0_1_loc_load"   --->   Operation 86 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [./Accel.h:80]   --->   Operation 87 'load' 'kh_word_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 88 [1/1] (0.34ns)   --->   "%switch_ln82 = switch i2 %off, void %if.else16.i, i2 0, void %if.then.i, i2 1, void %if.then6.i, i2 2, void %if.then12.i" [./Accel.h:82]   --->   Operation 88 'switch' 'switch_ln82' <Predicate = true> <Delay = 0.34>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%nc_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 32, i32 47"   --->   Operation 89 'partselect' 'nc_V_7' <Predicate = (off == 2)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.45ns)   --->   "%br_ln87 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit" [./Accel.h:87]   --->   Operation 90 'br' 'br_ln87' <Predicate = (off == 2)> <Delay = 0.45>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%nc_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 16, i32 31"   --->   Operation 91 'partselect' 'nc_V_6' <Predicate = (off == 1)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.45ns)   --->   "%br_ln85 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit" [./Accel.h:85]   --->   Operation 92 'br' 'br_ln85' <Predicate = (off == 1)> <Delay = 0.45>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%nc_V_5 = trunc i64 %kh_word_V"   --->   Operation 93 'trunc' 'nc_V_5' <Predicate = (off == 0)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.45ns)   --->   "%br_ln83 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit" [./Accel.h:83]   --->   Operation 94 'br' 'br_ln83' <Predicate = (off == 0)> <Delay = 0.45>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%nc_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 48, i32 63"   --->   Operation 95 'partselect' 'nc_V' <Predicate = (off == 3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.45ns)   --->   "%br_ln0 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (off == 3)> <Delay = 0.45>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%win_V_0_0_2_0_load = load i20 %win_V_0_0_2_0"   --->   Operation 97 'load' 'win_V_0_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%win_V_0_1_2_0115_load = load i20 %win_V_0_1_2_0115"   --->   Operation 98 'load' 'win_V_0_1_2_0115_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%win_V_0_2_2_0117_load = load i20 %win_V_0_2_2_0117"   --->   Operation 99 'load' 'win_V_0_2_2_0117_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%win_V_1_0_2_0_load = load i20 %win_V_1_0_2_0"   --->   Operation 100 'load' 'win_V_1_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%win_V_1_1_2_0120_load = load i20 %win_V_1_1_2_0120"   --->   Operation 101 'load' 'win_V_1_1_2_0120_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%win_V_1_2_2_0122_load = load i20 %win_V_1_2_2_0122"   --->   Operation 102 'load' 'win_V_1_2_2_0122_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%win_V_2_0_2_0_load = load i20 %win_V_2_0_2_0"   --->   Operation 103 'load' 'win_V_2_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%win_V_2_1_2_0125_load = load i20 %win_V_2_1_2_0125"   --->   Operation 104 'load' 'win_V_2_1_2_0125_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%win_V_2_2_2_0127_load = load i20 %win_V_2_2_2_0127"   --->   Operation 105 'load' 'win_V_2_2_2_0127_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 8"   --->   Operation 106 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 7"   --->   Operation 107 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 6"   --->   Operation 108 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 5"   --->   Operation 109 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 4"   --->   Operation 110 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 3"   --->   Operation 111 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 2"   --->   Operation 112 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 1"   --->   Operation 113 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 8"   --->   Operation 114 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 7"   --->   Operation 115 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 6"   --->   Operation 116 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 5"   --->   Operation 117 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 4"   --->   Operation 118 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 3"   --->   Operation 119 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 2"   --->   Operation 120 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 1"   --->   Operation 121 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 8"   --->   Operation 122 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 7"   --->   Operation 123 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 6"   --->   Operation 124 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 5"   --->   Operation 125 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 4"   --->   Operation 126 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 3"   --->   Operation 127 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 2"   --->   Operation 128 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 1"   --->   Operation 129 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.71ns)   --->   "%img_idx_V = add i9 %trunc_ln186, i9 %o_index_read"   --->   Operation 130 'add' 'img_idx_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.12ns)   --->   "%ret_V_22 = xor i1 %ret_V, i1 %empty"   --->   Operation 131 'xor' 'ret_V_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%ret_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %img_idx_V, i32 1, i32 8"   --->   Operation 132 'partselect' 'ret_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln482 = store i9 %wtbuf_V_2_1_loc_load, i9 %wtbuf_V_2_0145" [Accel.cpp:482]   --->   Operation 133 'store' 'store_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln482 = store i9 %wtbuf_V_1_1_loc_load, i9 %wtbuf_V_1_0144" [Accel.cpp:482]   --->   Operation 134 'store' 'store_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln482 = store i9 %wtbuf_V_0_1_loc_load, i9 %wtbuf_V_0_0143" [Accel.cpp:482]   --->   Operation 135 'store' 'store_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln482 = store i10 %n_V_2, i10 %n_V" [Accel.cpp:482]   --->   Operation 136 'store' 'store_ln482' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%nc_V_8 = phi i16 %nc_V_5, void %if.then.i, i16 %nc_V_6, void %if.then6.i, i16 %nc_V, void %if.else16.i, i16 %nc_V_7, void %if.then12.i"   --->   Operation 137 'phi' 'nc_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%shl_i_i_i = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %nc_V_8, i6 0"   --->   Operation 138 'bitconcatenate' 'shl_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.12ns)   --->   "%xor_ln779 = xor i1 %tmp, i1 1"   --->   Operation 139 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.12ns)   --->   "%xor_ln779_1 = xor i1 %tmp_31, i1 1"   --->   Operation 140 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.12ns)   --->   "%xor_ln779_2 = xor i1 %tmp_32, i1 1"   --->   Operation 141 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.12ns)   --->   "%xor_ln779_3 = xor i1 %tmp_33, i1 1"   --->   Operation 142 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.12ns)   --->   "%xor_ln779_4 = xor i1 %tmp_34, i1 1"   --->   Operation 143 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.12ns)   --->   "%xor_ln779_5 = xor i1 %tmp_35, i1 1"   --->   Operation 144 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.12ns)   --->   "%xor_ln779_6 = xor i1 %tmp_36, i1 1"   --->   Operation 145 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.12ns)   --->   "%xor_ln779_7 = xor i1 %tmp_37, i1 1"   --->   Operation 146 'xor' 'xor_ln779_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.12ns)   --->   "%xor_ln779_8 = xor i1 %tmp_38, i1 1"   --->   Operation 147 'xor' 'xor_ln779_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.12ns)   --->   "%xor_ln779_9 = xor i1 %tmp_39, i1 1"   --->   Operation 148 'xor' 'xor_ln779_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.12ns)   --->   "%xor_ln779_10 = xor i1 %tmp_40, i1 1"   --->   Operation 149 'xor' 'xor_ln779_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.12ns)   --->   "%xor_ln779_11 = xor i1 %tmp_41, i1 1"   --->   Operation 150 'xor' 'xor_ln779_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.12ns)   --->   "%xor_ln779_12 = xor i1 %tmp_42, i1 1"   --->   Operation 151 'xor' 'xor_ln779_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.12ns)   --->   "%xor_ln779_13 = xor i1 %tmp_43, i1 1"   --->   Operation 152 'xor' 'xor_ln779_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.12ns)   --->   "%xor_ln779_14 = xor i1 %tmp_44, i1 1"   --->   Operation 153 'xor' 'xor_ln779_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.12ns)   --->   "%xor_ln779_15 = xor i1 %tmp_45, i1 1"   --->   Operation 154 'xor' 'xor_ln779_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.12ns)   --->   "%xor_ln779_16 = xor i1 %tmp_46, i1 1"   --->   Operation 155 'xor' 'xor_ln779_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.12ns)   --->   "%xor_ln779_17 = xor i1 %tmp_47, i1 1"   --->   Operation 156 'xor' 'xor_ln779_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.12ns)   --->   "%xor_ln779_18 = xor i1 %tmp_48, i1 1"   --->   Operation 157 'xor' 'xor_ln779_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.12ns)   --->   "%xor_ln779_19 = xor i1 %tmp_49, i1 1"   --->   Operation 158 'xor' 'xor_ln779_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.12ns)   --->   "%xor_ln779_20 = xor i1 %tmp_50, i1 1"   --->   Operation 159 'xor' 'xor_ln779_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.12ns)   --->   "%xor_ln779_21 = xor i1 %tmp_51, i1 1"   --->   Operation 160 'xor' 'xor_ln779_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.12ns)   --->   "%xor_ln779_22 = xor i1 %tmp_52, i1 1"   --->   Operation 161 'xor' 'xor_ln779_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.12ns)   --->   "%xor_ln779_23 = xor i1 %tmp_53, i1 1"   --->   Operation 162 'xor' 'xor_ln779_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [2/2] (1.64ns)   --->   "%call_ln779 = call void @fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS, i20 %win_V_2_2_2_0127_load, i20 %win_V_2_1_2_0125_load, i20 %win_V_2_0_2_0_load, i20 %win_V_1_2_2_0122_load, i20 %win_V_1_1_2_0120_load, i20 %win_V_1_0_2_0_load, i20 %win_V_0_2_2_0117_load, i20 %win_V_0_1_2_0115_load, i20 %win_V_0_0_2_0_load, i20 %lbuf_V_0, i20 %lbuf_V_1, i1 %d_i_idx_read, i1 %xor_ln779, i1 %xor_ln779_1, i1 %xor_ln779_2, i1 %xor_ln779_3, i1 %xor_ln779_4, i1 %xor_ln779_5, i1 %xor_ln779_6, i1 %xor_ln779_7, i1 %empty_83, i1 %xor_ln779_8, i1 %xor_ln779_9, i1 %xor_ln779_10, i1 %xor_ln779_11, i1 %xor_ln779_12, i1 %xor_ln779_13, i1 %xor_ln779_14, i1 %xor_ln779_15, i1 %empty_82, i1 %xor_ln779_16, i1 %xor_ln779_17, i1 %xor_ln779_18, i1 %xor_ln779_19, i1 %xor_ln779_20, i1 %xor_ln779_21, i1 %xor_ln779_22, i1 %xor_ln779_23, i1 %empty_81, i22 %shl_i_i_i, i64 %outwords_V, i20 %win_V_2_2_2_0127, i20 %win_V_2_2_1_0126, i20 %win_V_2_1_2_0125, i20 %win_V_2_1_1_0124, i20 %win_V_2_0_2_0, i20 %win_V_2_0_1_0123, i20 %win_V_1_2_2_0122, i20 %win_V_1_2_1_0121, i20 %win_V_1_1_2_0120, i20 %win_V_1_1_1_0119, i20 %win_V_1_0_2_0, i20 %win_V_1_0_1_0118, i20 %win_V_0_2_2_0117, i20 %win_V_0_2_1_0116, i20 %win_V_0_1_2_0115, i20 %win_V_0_1_1_0114, i20 %win_V_0_0_2_0, i20 %win_V_0_0_1_0113, i64 %dmem_V"   --->   Operation 163 'call' 'call_ln779' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln779 = call void @fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS, i20 %win_V_2_2_2_0127_load, i20 %win_V_2_1_2_0125_load, i20 %win_V_2_0_2_0_load, i20 %win_V_1_2_2_0122_load, i20 %win_V_1_1_2_0120_load, i20 %win_V_1_0_2_0_load, i20 %win_V_0_2_2_0117_load, i20 %win_V_0_1_2_0115_load, i20 %win_V_0_0_2_0_load, i20 %lbuf_V_0, i20 %lbuf_V_1, i1 %d_i_idx_read, i1 %xor_ln779, i1 %xor_ln779_1, i1 %xor_ln779_2, i1 %xor_ln779_3, i1 %xor_ln779_4, i1 %xor_ln779_5, i1 %xor_ln779_6, i1 %xor_ln779_7, i1 %empty_83, i1 %xor_ln779_8, i1 %xor_ln779_9, i1 %xor_ln779_10, i1 %xor_ln779_11, i1 %xor_ln779_12, i1 %xor_ln779_13, i1 %xor_ln779_14, i1 %xor_ln779_15, i1 %empty_82, i1 %xor_ln779_16, i1 %xor_ln779_17, i1 %xor_ln779_18, i1 %xor_ln779_19, i1 %xor_ln779_20, i1 %xor_ln779_21, i1 %xor_ln779_22, i1 %xor_ln779_23, i1 %empty_81, i22 %shl_i_i_i, i64 %outwords_V, i20 %win_V_2_2_2_0127, i20 %win_V_2_2_1_0126, i20 %win_V_2_1_2_0125, i20 %win_V_2_1_1_0124, i20 %win_V_2_0_2_0, i20 %win_V_2_0_1_0123, i20 %win_V_1_2_2_0122, i20 %win_V_1_2_1_0121, i20 %win_V_1_1_2_0120, i20 %win_V_1_1_1_0119, i20 %win_V_1_0_2_0, i20 %win_V_1_0_1_0118, i20 %win_V_0_2_2_0117, i20 %win_V_0_2_1_0116, i20 %win_V_0_1_2_0115, i20 %win_V_0_1_1_0114, i20 %win_V_0_0_2_0, i20 %win_V_0_0_1_0113, i64 %dmem_V"   --->   Operation 164 'call' 'call_ln779' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %d_o_idx_read, i1 %ret_V_22, i10 0" [Accel.cpp:580]   --->   Operation 165 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln186 = call void @fp_conv_Pipeline_LOOP_OUTPUT, i64 %outwords_V, i8 %ret_V_9, i12 %tmp_s, i64 %dmem_V"   --->   Operation 166 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln186 = call void @fp_conv_Pipeline_LOOP_OUTPUT, i64 %outwords_V, i8 %ret_V_9, i12 %tmp_s, i64 %dmem_V"   --->   Operation 167 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln482 = br void %LOOP_RESET_LINEBUFFERS" [Accel.cpp:482]   --->   Operation 168 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('n.V') [9]  (0 ns)
	'store' operation ('store_ln482', Accel.cpp:482) of constant 0 on local variable 'n.V' [45]  (0.387 ns)

 <State 2>: 3.73ns
The critical path consists of the following:
	'load' operation ('n.V') on local variable 'n.V' [48]  (0 ns)
	'add' operation ('add_ln499', Accel.cpp:499) [65]  (0.745 ns)
	'getelementptr' operation ('wt_mem_V_addr', Accel.cpp:499) [67]  (0 ns)
	'load' operation ('wt_word.V', Accel.cpp:499) on array 'wt_mem_V' [68]  (2.98 ns)

 <State 3>: 4.75ns
The critical path consists of the following:
	'load' operation ('wt_word.V', Accel.cpp:499) on array 'wt_mem_V' [68]  (2.98 ns)
	'call' operation ('call_ln499', Accel.cpp:499) to 'fp_conv_Pipeline_LOOP_LOAD_WTS' [69]  (1.77 ns)

 <State 4>: 0.73ns
The critical path consists of the following:
	'call' operation ('call_ln499', Accel.cpp:499) to 'fp_conv_Pipeline_LOOP_LOAD_WTS' [69]  (0.73 ns)

 <State 5>: 0.715ns
The critical path consists of the following:
	'add' operation ('img_idx_V') [158]  (0.715 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'xor' operation ('xor_ln779') [110]  (0.122 ns)
	'call' operation ('call_ln779') to 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS' [157]  (1.65 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
