set_property SRC_FILE_INFO {cfile:D:/ish/verilog/vivadoWS/20240514_blocking_nonblocking/20240514_blocking_nonblocking.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc rfile:../../../20240514_blocking_nonblocking.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U16  IOSTANDARD LVCMOS33 } [get_ports { ledC  }]; #IO_L23N_T3_A02_D18_14        ,Sch=LED0
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U18  IOSTANDARD LVCMOS33 } [get_ports { btnC }]; #IO_L18N_T2_A11_D27_14 ,Sch=BTNC
