//Verilog HDL for "PLL", "divider_d" "functional"


module divider_d ( );

endmodule
