{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733670781003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733670781003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 22:13:00 2024 " "Processing started: Sun Dec  8 22:13:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733670781003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670781003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlightControlUnit -c FlightControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlightControlUnit -c FlightControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670781004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733670781266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733670781266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-Behavioral " "Found design unit 1: trigger-Behavioral" {  } { { "trigger.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/trigger.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786494 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/trigger.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Generator-Behavioral " "Found design unit 1: PWM_Generator-Behavioral" {  } { { "PWM_Generator.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PWM_Generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786495 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator " "Found entity 1: PWM_Generator" {  } { { "PWM_Generator.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PWM_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgeneratormotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmgeneratormotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMGeneratorMotor-Behavioral " "Found design unit 1: PWMGeneratorMotor-Behavioral" {  } { { "PWMGeneratorMOTOR.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PWMGeneratorMOTOR.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786496 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMGeneratorMotor " "Found entity 1: PWMGeneratorMotor" {  } { { "PWMGeneratorMOTOR.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PWMGeneratorMOTOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PID_Controller-Behavioral " "Found design unit 1: PID_Controller-Behavioral" {  } { { "PID_Controller.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PID_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786497 ""} { "Info" "ISGN_ENTITY_NAME" "1 PID_Controller " "Found entity 1: PID_Controller" {  } { { "PID_Controller.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PID_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motorpidcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motorpidcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MotorPIDControl-Behavioral " "Found design unit 1: MotorPIDControl-Behavioral" {  } { { "MotorPIDControl.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/MotorPIDControl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786499 ""} { "Info" "ISGN_ENTITY_NAME" "1 MotorPIDControl " "Found entity 1: MotorPIDControl" {  } { { "MotorPIDControl.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/MotorPIDControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integration-Behavioral " "Found design unit 1: Integration-Behavioral" {  } { { "Integration.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/Integration.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786500 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integration " "Found entity 1: Integration" {  } { { "Integration.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/Integration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flightcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flightcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlightControlUnit-Behavioral " "Found design unit 1: FlightControlUnit-Behavioral" {  } { { "FlightControlUnit.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/FlightControlUnit.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786501 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlightControlUnit " "Found entity 1: FlightControlUnit" {  } { { "FlightControlUnit.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/FlightControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file error_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 error_register-Behavioral " "Found design unit 1: error_register-Behavioral" {  } { { "error_register.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/error_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786502 ""} { "Info" "ISGN_ENTITY_NAME" "1 error_register " "Found entity 1: error_register" {  } { { "error_register.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/error_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analogconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file analogconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AnalogConverter-Behavioral " "Found design unit 1: AnalogConverter-Behavioral" {  } { { "AnalogConverter.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/AnalogConverter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786503 ""} { "Info" "ISGN_ENTITY_NAME" "1 AnalogConverter " "Found entity 1: AnalogConverter" {  } { { "AnalogConverter.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/AnalogConverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733670786503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786503 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "Error PID_Controller.vhd(96) " "VHDL Association List error at PID_Controller.vhd(96): formal \"Error\" does not exist" {  } { { "PID_Controller.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PID_Controller.vhd" 96 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1733670786503 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Error_in PID_Controller.vhd(94) " "VHDL error at PID_Controller.vhd(94): formal port or parameter \"Error_in\" must have actual or default value" {  } { { "PID_Controller.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PID_Controller.vhd" 94 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1733670786503 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Error_in PID_Controller.vhd(86) " "HDL error at PID_Controller.vhd(86): see declaration for object \"Error_in\"" {  } { { "PID_Controller.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PID_Controller.vhd" 86 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733670786503 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "trig PID_Controller.vhd(94) " "VHDL error at PID_Controller.vhd(94): formal port or parameter \"trig\" must have actual or default value" {  } { { "PID_Controller.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PID_Controller.vhd" 94 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1733670786503 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "trig PID_Controller.vhd(88) " "HDL error at PID_Controller.vhd(88): see declaration for object \"trig\"" {  } { { "PID_Controller.vhd" "" { Text "C:/Users/vinen/Documents/File Semester/Semester 3/PSD/PSD-Praktikum/FinalProject/FlightControlUnit_ProyekAkhirPSD/RTL Synthesis from Quartus/PID_Controller.vhd" 88 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733670786503 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733670786596 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  8 22:13:06 2024 " "Processing ended: Sun Dec  8 22:13:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733670786596 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733670786596 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733670786596 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670786596 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733670787194 ""}
