# Verilog AND Gate Project

Verilog AND Gate æ¨¡æ“¬å°ˆæ¡ˆ  
This is a basic project that simulates an AND gate using Verilog HDL and ModelSim.

---

## ğŸ“ å°ˆæ¡ˆå…§å®¹ | Project Contents

- `src/and_gate.v`ï¼šAND Gate æ¨¡çµ„ | The AND gate module  
- `tb/and_gate_tb.v`ï¼šæ¸¬è©¦å¹³å° | The testbench for simulation  
- `monitor_log.txt`ï¼šæ¨¡æ“¬è¼¸å‡ºè¨˜éŒ„ | Output log of the simulation  
- `and_gate.vcd`ï¼šæ³¢å½¢æª” | VCD waveform file for ModelSim viewer

---

## ğŸ› ï¸ ä½¿ç”¨å·¥å…· | Tools Used

- Verilog HDL  
- ModelSim 10.5b  

---

## â–¶ï¸ æ¨¡æ“¬æ­¥é©Ÿ (ModelSim) | Simulation Steps (ModelSim)

```shell
vlog src/and_gate.v tb/and_gate_tb.v
vsim work.and_gate_tb
add wave *
run -all
```

ğŸ“¤ æ¨¡æ“¬è¼¸å‡º | Simulation Output
å…§å®¹å°‡å¯«å…¥ monitor_log.txtï¼Œå¦‚ä¸‹æ‰€ç¤ºï¼š
Output is recorded in monitor_log.txt, like this:

a=0, b=0, y=0 @ 10000 ns  
a=0, b=1, y=0 @ 20000 ns  
a=1, b=0, y=0 @ 30000 ns  
a=1, b=1, y=1 @ 40000 ns  

ğŸ“· æ¨¡æ“¬æ³¢å½¢åœ– | Waveform Screenshot
![Waveform of AND Gate Simulation](./waveform_and_gate.png)

ğŸ“Œ ä½œè€… | Author: Huiching Chang
https://github.com/Huichingchang/verilog-and-gate-project
