--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y86.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.554ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.519ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.DQ      Tcklo                 0.732   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X47Y80.D5      net (fanout=1)        0.370   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X47Y80.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X47Y80.C6      net (fanout=3)        0.150   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X47Y80.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X35Y86.D4      net (fanout=1)        0.895   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.104ns logic, 1.415ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X47Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.717ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.DQ      Tcklo                 0.732   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X47Y80.D5      net (fanout=1)        0.370   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X47Y80.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X47Y79.AX      net (fanout=3)        0.494   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X47Y79.CLK     Tdick                -0.008   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (0.818ns logic, 0.864ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X46Y80.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.709ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.DQ      Tcklo                 0.732   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X47Y80.D5      net (fanout=1)        0.370   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X47Y80.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y80.BX      net (fanout=3)        0.489   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y80.CLK     Tdick                -0.011   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (0.815ns logic, 0.859ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X46Y80.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.286ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.DQ      Tcklo                 0.674   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X47Y80.D5      net (fanout=1)        0.341   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X47Y80.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y80.BX      net (fanout=3)        0.450   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y80.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.530ns logic, 0.791ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X47Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.292ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.DQ      Tcklo                 0.674   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X47Y80.D5      net (fanout=1)        0.341   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X47Y80.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X47Y79.AX      net (fanout=3)        0.454   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X47Y79.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.532ns logic, 0.795ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y86.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.063ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.098ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.DQ      Tcklo                 0.674   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X47Y80.D5      net (fanout=1)        0.341   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X47Y80.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X47Y80.C6      net (fanout=3)        0.138   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X47Y80.C       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X35Y86.D4      net (fanout=1)        0.823   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X35Y86.CLK     Tah         (-Th)     0.052   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.796ns logic, 1.302ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X44Y80.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.314ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.314ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.CQ      Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X33Y74.A2      net (fanout=9)        1.059   icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X33Y74.A       Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X32Y74.C1      net (fanout=1)        0.729   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X32Y74.C       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X44Y80.CLK     net (fanout=5)        0.888   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.638ns logic, 2.676ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.065ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.065ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y80.DQ      Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X32Y80.A2      net (fanout=4)        0.655   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X32Y80.A       Tilo                  0.094   chipscope_control<20>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y74.C4      net (fanout=9)        0.884   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y74.C       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X44Y80.CLK     net (fanout=5)        0.888   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (0.638ns logic, 2.427ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.055ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y80.CQ      Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X32Y80.A3      net (fanout=4)        0.645   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X32Y80.A       Tilo                  0.094   chipscope_control<20>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y74.C4      net (fanout=9)        0.884   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y74.C       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X44Y80.CLK     net (fanout=5)        0.888   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.638ns logic, 2.417ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4058 paths analyzed, 1624 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.529ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X35Y82.B6), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.494ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y12.DOADOL0 Trcko_DOA             2.190   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
    SLICE_X36Y62.A1      net (fanout=1)        2.015   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<20>
    SLICE_X36Y62.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X29Y85.C1      net (fanout=1)        2.216   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X29Y85.CMUX    Tilo                  0.392   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X28Y91.A3      net (fanout=1)        0.967   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X28Y91.A       Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X35Y82.A1      net (fanout=1)        1.270   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X35Y82.A       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X35Y82.B6      net (fanout=1)        0.135   chipscope_control<3>
    SLICE_X35Y82.CLK     Tas                   0.027   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.494ns (2.891ns logic, 6.603ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.486ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADOL0 Trcko_DOA             2.190   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
    SLICE_X43Y58.D3      net (fanout=1)        2.256   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<26>
    SLICE_X43Y58.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X29Y85.C2      net (fanout=1)        1.967   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X29Y85.CMUX    Tilo                  0.392   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X28Y91.A3      net (fanout=1)        0.967   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X28Y91.A       Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X35Y82.A1      net (fanout=1)        1.270   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X35Y82.A       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X35Y82.B6      net (fanout=1)        0.135   chipscope_control<3>
    SLICE_X35Y82.CLK     Tas                   0.027   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (2.891ns logic, 6.595ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.484ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y12.DOADOL0 Trcko_DOWA            2.180   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
    SLICE_X36Y62.A1      net (fanout=1)        2.015   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<20>
    SLICE_X36Y62.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X29Y85.C1      net (fanout=1)        2.216   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X29Y85.CMUX    Tilo                  0.392   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X28Y91.A3      net (fanout=1)        0.967   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X28Y91.A       Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X35Y82.A1      net (fanout=1)        1.270   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X35Y82.A       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X35Y82.B6      net (fanout=1)        0.135   chipscope_control<3>
    SLICE_X35Y82.CLK     Tas                   0.027   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.484ns (2.881ns logic, 6.603ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y19.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.682ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y19.ENARDENL   net (fanout=87)       4.048   chipscope_control<6>
    RAMB36_X2Y19.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.682ns (1.052ns logic, 5.630ns route)
                                                          (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.562ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y19.ENARDENL   net (fanout=87)       4.048   chipscope_control<6>
    RAMB36_X2Y19.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.562ns (1.052ns logic, 5.510ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.545ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y19.ENARDENL   net (fanout=87)       4.048   chipscope_control<6>
    RAMB36_X2Y19.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.545ns (1.052ns logic, 5.493ns route)
                                                          (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y19.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.682ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y19.ENAU       net (fanout=87)       4.048   chipscope_control<6>
    RAMB36_X2Y19.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.682ns (1.052ns logic, 5.630ns route)
                                                          (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.562ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y19.ENAU       net (fanout=87)       4.048   chipscope_control<6>
    RAMB36_X2Y19.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.562ns (1.052ns logic, 5.510ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.545ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y19.ENAU       net (fanout=87)       4.048   chipscope_control<6>
    RAMB36_X2Y19.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.545ns (1.052ns logic, 5.493ns route)
                                                          (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAMB36_X1Y27.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.469ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y27.ENARDENL   net (fanout=87)       3.835   chipscope_control<6>
    RAMB36_X1Y27.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.469ns (1.052ns logic, 5.417ns route)
                                                          (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y27.ENARDENL   net (fanout=87)       3.835   chipscope_control<6>
    RAMB36_X1Y27.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.349ns (1.052ns logic, 5.297ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y27.ENARDENL   net (fanout=87)       3.835   chipscope_control<6>
    RAMB36_X1Y27.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.332ns (1.052ns logic, 5.280ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAMB36_X1Y27.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.469ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y27.ENAU       net (fanout=87)       3.835   chipscope_control<6>
    RAMB36_X1Y27.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.469ns (1.052ns logic, 5.417ns route)
                                                          (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y27.ENAU       net (fanout=87)       3.835   chipscope_control<6>
    RAMB36_X1Y27.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.349ns (1.052ns logic, 5.297ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y27.ENAU       net (fanout=87)       3.835   chipscope_control<6>
    RAMB36_X1Y27.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.332ns (1.052ns logic, 5.280ns route)
                                                          (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAMB36_X2Y22.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y22.ENARDENL   net (fanout=87)       3.673   chipscope_control<6>
    RAMB36_X2Y22.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.307ns (1.052ns logic, 5.255ns route)
                                                          (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y22.ENARDENL   net (fanout=87)       3.673   chipscope_control<6>
    RAMB36_X2Y22.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.187ns (1.052ns logic, 5.135ns route)
                                                          (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y22.ENARDENL   net (fanout=87)       3.673   chipscope_control<6>
    RAMB36_X2Y22.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.170ns (1.052ns logic, 5.118ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAMB36_X2Y22.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y22.ENAU       net (fanout=87)       3.673   chipscope_control<6>
    RAMB36_X2Y22.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.307ns (1.052ns logic, 5.255ns route)
                                                          (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y22.ENAU       net (fanout=87)       3.673   chipscope_control<6>
    RAMB36_X2Y22.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.187ns (1.052ns logic, 5.135ns route)
                                                          (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y22.ENAU       net (fanout=87)       3.673   chipscope_control<6>
    RAMB36_X2Y22.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.170ns (1.052ns logic, 5.118ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAMB36_X0Y25.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.255ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y25.ENARDENL   net (fanout=87)       3.621   chipscope_control<6>
    RAMB36_X0Y25.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.255ns (1.052ns logic, 5.203ns route)
                                                          (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y25.ENARDENL   net (fanout=87)       3.621   chipscope_control<6>
    RAMB36_X0Y25.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.135ns (1.052ns logic, 5.083ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y25.ENARDENL   net (fanout=87)       3.621   chipscope_control<6>
    RAMB36_X0Y25.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.118ns (1.052ns logic, 5.066ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAMB36_X0Y25.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.255ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y25.ENAU       net (fanout=87)       3.621   chipscope_control<6>
    RAMB36_X0Y25.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.255ns (1.052ns logic, 5.203ns route)
                                                          (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y25.ENAU       net (fanout=87)       3.621   chipscope_control<6>
    RAMB36_X0Y25.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.135ns (1.052ns logic, 5.083ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y25.ENAU       net (fanout=87)       3.621   chipscope_control<6>
    RAMB36_X0Y25.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.118ns (1.052ns logic, 5.066ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 (RAMB36_X1Y28.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.147ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y79.BQ         Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y80.A4         net (fanout=4)        0.700   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y80.A          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y80.B1         net (fanout=8)        0.882   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y28.ENARDENL   net (fanout=87)       3.513   chipscope_control<6>
    RAMB36_X1Y28.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.147ns (1.052ns logic, 5.095ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y77.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X30Y80.A3         net (fanout=9)        0.894   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X30Y80.A          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y80.B3         net (fanout=1)        0.568   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y28.ENARDENL   net (fanout=87)       3.513   chipscope_control<6>
    RAMB36_X1Y28.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.027ns (1.052ns logic, 4.975ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y75.CQ         Tcko                  0.450   icon/U0/U_ICON/iSYNC
                                                          icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y76.B6         net (fanout=2)        0.303   icon/U0/U_ICON/iSYNC
    SLICE_X38Y76.B          Tilo                  0.094   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y80.B2         net (fanout=9)        1.142   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y80.B          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y28.ENARDENL   net (fanout=87)       3.513   chipscope_control<6>
    RAMB36_X1Y28.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.010ns (1.052ns logic, 4.958ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X55Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X55Y77.AX      net (fanout=1)        0.148   ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X55Y77.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X23Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X23Y80.BX      net (fanout=2)        0.289   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X23Y80.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X17Y93.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X17Y93.BX      net (fanout=2)        0.290   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X17Y93.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.183ns logic, 0.290ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X21Y91.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X21Y91.BX      net (fanout=2)        0.291   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X21Y91.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.183ns logic, 0.291ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X41Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.BQ      Tcko                  0.414   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    SLICE_X41Y75.AX      net (fanout=2)        0.291   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
    SLICE_X41Y75.CLK     Tckdi       (-Th)     0.229   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.185ns logic, 0.291ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X30Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y101.AQ     Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X30Y101.BX     net (fanout=2)        0.292   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X30Y101.CLK    Tckdi       (-Th)     0.242   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.191ns logic, 0.292ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (SLICE_X24Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.BQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE
    SLICE_X24Y83.BX      net (fanout=3)        0.293   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<1>
    SLICE_X24Y83.CLK     Tckdi       (-Th)     0.242   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.191ns logic, 0.293ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X23Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X23Y80.DX      net (fanout=2)        0.290   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X23Y80.CLK     Tckdi       (-Th)     0.219   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.195ns logic, 0.290ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X17Y93.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X17Y93.DX      net (fanout=2)        0.291   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X17Y93.CLK     Tckdi       (-Th)     0.219   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.195ns logic, 0.291ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X21Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X21Y91.DX      net (fanout=2)        0.293   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X21Y91.CLK     Tckdi       (-Th)     0.219   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.195ns logic, 0.293ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X1Y29.CLKARDCLKL
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X1Y29.CLKARDCLKU
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X1Y28.CLKARDCLKL
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.525ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X35Y79.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.888   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.094   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X35Y79.CE      net (fanout=3)        0.829   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y79.CLK     Tceck                 0.229   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.773ns logic, 1.717ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X35Y79.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.888   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.094   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X35Y79.CE      net (fanout=3)        0.829   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y79.CLK     Tceck                 0.229   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.773ns logic, 1.717ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X33Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.888   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.094   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y80.CE      net (fanout=3)        0.828   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y80.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (0.773ns logic, 1.716ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X33Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.888   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.094   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y80.CE      net (fanout=3)        0.828   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y80.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (0.773ns logic, 1.716ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X33Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.888   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.094   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y80.CE      net (fanout=3)        0.828   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y80.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (0.773ns logic, 1.716ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X33Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.888   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.094   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y80.CE      net (fanout=3)        0.828   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y80.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (0.773ns logic, 1.716ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X38Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.734   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X38Y75.SR      net (fanout=3)        0.493   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X38Y75.CLK     Tsrck                 0.547   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (1.091ns logic, 1.227ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X40Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.734   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y75.SR      net (fanout=3)        0.438   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y75.CLK     Tsrck                 0.547   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.091ns logic, 1.172ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X41Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.734   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y75.SR      net (fanout=3)        0.438   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y75.CLK     Tsrck                 0.547   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.091ns logic, 1.172ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X41Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.734   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y75.SR      net (fanout=3)        0.438   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y75.CLK     Tsrck                 0.547   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.091ns logic, 1.172ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X40Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.675   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y75.SR      net (fanout=3)        0.403   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y75.CLK     Tcksr       (-Th)    -0.200   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.701ns logic, 1.078ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X40Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.675   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y75.SR      net (fanout=3)        0.403   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y75.CLK     Tcksr       (-Th)    -0.203   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.704ns logic, 1.078ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X40Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.675   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y75.SR      net (fanout=3)        0.403   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y75.CLK     Tcksr       (-Th)    -0.204   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.705ns logic, 1.078ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X40Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.785ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.675   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y75.SR      net (fanout=3)        0.403   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y75.CLK     Tcksr       (-Th)    -0.206   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.707ns logic, 1.078ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X41Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.675   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y75.SR      net (fanout=3)        0.403   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y75.CLK     Tcksr       (-Th)    -0.207   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.708ns logic, 1.078ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X41Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.787ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.675   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y75.SR      net (fanout=3)        0.403   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y75.CLK     Tcksr       (-Th)    -0.208   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (0.709ns logic, 1.078ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X41Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.787ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y75.A4      net (fanout=3)        0.675   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y75.SR      net (fanout=3)        0.403   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y75.CLK     Tcksr       (-Th)    -0.208   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (0.709ns logic, 1.078ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X34Y77.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.817   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.087   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y77.CE      net (fanout=3)        0.452   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y77.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.547ns logic, 1.269ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X34Y77.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.817   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.087   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y77.CE      net (fanout=3)        0.452   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y77.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.547ns logic, 1.269ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X34Y77.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X38Y75.A4      net (fanout=3)        0.817   icon/U0/U_ICON/iDATA_CMD
    SLICE_X38Y75.A       Tilo                  0.087   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y77.CE      net (fanout=3)        0.452   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y77.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.547ns logic, 1.269ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.890ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y71.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y71.A4      net (fanout=3)        0.379   icon/U0/U_ICON/iDATA_CMD
    SLICE_X46Y71.CLK     Tas                   0.026   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.476ns logic, 0.379ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y71.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y71.A4      net (fanout=3)        0.349   icon/U0/U_ICON/iDATA_CMD
    SLICE_X46Y71.CLK     Tah         (-Th)     0.197   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 92 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE (SLICE_X22Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.161ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE (FF)
  Data Path Delay:      3.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X22Y97.SR      net (fanout=4)        0.864   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y97.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (2.262ns logic, 0.864ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE (SLICE_X22Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.161ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE (FF)
  Data Path Delay:      3.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X22Y97.SR      net (fanout=4)        0.864   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y97.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (2.262ns logic, 0.864ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X22Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.159ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      3.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X22Y95.SR      net (fanout=4)        0.862   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y95.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (2.262ns logic, 0.862ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X22Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.159ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      3.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X22Y95.SR      net (fanout=4)        0.862   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y95.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (2.262ns logic, 0.862ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X22Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.159ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      3.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X22Y95.SR      net (fanout=4)        0.862   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y95.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (2.262ns logic, 0.862ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (SLICE_X22Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.159ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Data Path Delay:      3.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X22Y97.SR      net (fanout=4)        0.864   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y97.CLK     Tsrck                 0.545   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (2.260ns logic, 0.864ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X22Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.157ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      3.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X22Y95.SR      net (fanout=4)        0.862   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y95.CLK     Tsrck                 0.545   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (2.260ns logic, 0.862ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (SLICE_X22Y97.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.086ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Data Path Delay:      3.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.C       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X22Y97.CE      net (fanout=5)        1.107   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
    SLICE_X22Y97.CLK     Tceck                 0.229   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.944ns logic, 1.107ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE (SLICE_X22Y97.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.086ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE (FF)
  Data Path Delay:      3.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.C       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X22Y97.CE      net (fanout=5)        1.107   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
    SLICE_X22Y97.CLK     Tceck                 0.229   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.944ns logic, 1.107ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE (SLICE_X22Y97.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.086ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE (FF)
  Data Path Delay:      3.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.C       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X22Y97.CE      net (fanout=5)        1.107   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
    SLICE_X22Y97.CLK     Tceck                 0.229   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.944ns logic, 1.107ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR (SLICE_X20Y93.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.454ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR (FF)
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X20Y93.C6      net (fanout=2)        0.292   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X20Y93.CLK     Tah         (-Th)     0.217   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.197ns logic, 0.292ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X45Y81.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.454ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y81.AQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X45Y81.AX      net (fanout=1)        0.285   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X45Y81.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.204ns logic, 0.285ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (SLICE_X21Y92.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.587ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (FF)
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    SLICE_X21Y92.D6      net (fanout=2)        0.403   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
    SLICE_X21Y92.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.219ns logic, 0.403ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X56Y63.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.607ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.642ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.DQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X56Y63.AX      net (fanout=1)        0.445   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X56Y63.CLK     Tckdi       (-Th)     0.236   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.197ns logic, 0.445ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X30Y72.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.631ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y72.BQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X30Y72.AX      net (fanout=1)        0.469   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X30Y72.CLK     Tckdi       (-Th)     0.236   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.197ns logic, 0.469ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X21Y92.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.679ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Data Path Delay:      0.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X21Y92.C5      net (fanout=2)        0.495   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X21Y92.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.219ns logic, 0.495ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_iCAP_ADDR (SLICE_X20Y93.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.727ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_iCAP_ADDR (FF)
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.BQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    SLICE_X20Y93.B6      net (fanout=2)        0.570   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
    SLICE_X20Y93.CLK     Tah         (-Th)     0.222   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.192ns logic, 0.570ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X21Y92.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.790ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X21Y92.A4      net (fanout=2)        0.608   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X21Y92.CLK     Tah         (-Th)     0.197   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.217ns logic, 0.608ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X32Y94.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.796ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y101.CQ     Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X32Y94.C6      net (fanout=2)        0.615   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X32Y94.CLK     Tah         (-Th)     0.217   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.216ns logic, 0.615ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X22Y90.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.826ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.861ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X22Y90.C6      net (fanout=2)        0.642   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X22Y90.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.219ns logic, 0.642ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 123 paths analyzed, 104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y86.D4), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.090ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y79.AQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X47Y80.C1      net (fanout=1)        1.411   ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X47Y80.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X35Y86.D4      net (fanout=1)        0.895   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.749ns logic, 2.306ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.508ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.473ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X47Y80.C3      net (fanout=2)        0.850   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X47Y80.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X35Y86.D4      net (fanout=1)        0.895   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.728ns logic, 1.745ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y86.D6), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.901ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y90.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X34Y90.A1      net (fanout=1)        0.898   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X34Y90.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X35Y86.B2      net (fanout=1)        0.882   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X35Y86.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X35Y86.D6      net (fanout=1)        0.264   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.822ns logic, 2.044ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.798ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.763ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y92.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X34Y92.D2      net (fanout=1)        0.641   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X34Y92.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
    SLICE_X35Y86.B1      net (fanout=1)        1.036   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
    SLICE_X35Y86.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X35Y86.D6      net (fanout=1)        0.264   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.822ns logic, 1.941ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.647ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[12].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.612ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[12].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<14>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[12].U_NSQ
    SLICE_X35Y89.A1      net (fanout=1)        0.992   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<12>
    SLICE_X35Y89.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12
    SLICE_X35Y86.B5      net (fanout=1)        0.534   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12
    SLICE_X35Y86.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X35Y86.D6      net (fanout=1)        0.264   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.822ns logic, 1.790ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X35Y86.D2), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.744ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.709ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y87.AQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X33Y86.B3      net (fanout=2)        0.754   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X33Y86.AMUX    Topba                 0.371   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X35Y86.D2      net (fanout=1)        0.929   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (1.026ns logic, 1.683ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.565ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.530ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y85.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X33Y86.A3      net (fanout=2)        0.593   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X33Y86.AMUX    Tilo                  0.374   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X35Y86.D2      net (fanout=1)        0.929   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.008ns logic, 1.522ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.483ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    SLICE_X33Y86.B4      net (fanout=2)        0.514   ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X33Y86.AMUX    Topba                 0.371   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X35Y86.D2      net (fanout=1)        0.929   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X35Y86.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (1.005ns logic, 1.443ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X36Y101.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.448ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      2.448ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y101.B4     net (fanout=13)       1.998   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.450ns logic, 1.998ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X36Y101.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.445ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      2.445ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y101.A4     net (fanout=13)       1.995   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.450ns logic, 1.995ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X36Y98.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.308ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.308ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y98.C4      net (fanout=13)       1.858   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.450ns logic, 1.858ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X36Y98.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.149ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.149ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y98.B4      net (fanout=13)       1.699   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.450ns logic, 1.699ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X36Y98.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.146ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.146ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y98.A4      net (fanout=13)       1.696   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (0.450ns logic, 1.696ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X28Y98.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.009ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.009ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X28Y98.C4      net (fanout=13)       1.559   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.450ns logic, 1.559ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (SLICE_X28Y98.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.850ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      1.850ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X28Y98.B4      net (fanout=13)       1.400   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.450ns logic, 1.400ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 381613093 paths analyzed, 7173 endpoints analyzed, 394 failing endpoints
 394 timing errors detected. (394 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.413ns.
--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_17 (SLICE_X35Y26.C6), 97336046 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.000ns (Levels of Logic = 12)
  Clock Path Skew:      -0.378ns (1.366 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A17       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.DMUX    Tbxd                  0.569   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.DX      net (fanout=2)        0.597   Wgen/dataOut_addsub0005<15>
    SLICE_X36Y26.COUT    Tdxcy                 0.259   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.BMUX    Tcinb                 0.342   Wgen/gen6/dataIn_mux0000<15>1973
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X35Y26.C6      net (fanout=1)        0.418   datain_rnm0<17>
    SLICE_X35Y26.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     14.000ns (8.656ns logic, 5.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.000ns (Levels of Logic = 12)
  Clock Path Skew:      -0.378ns (1.366 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A19       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.DMUX    Tbxd                  0.569   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.DX      net (fanout=2)        0.597   Wgen/dataOut_addsub0005<15>
    SLICE_X36Y26.COUT    Tdxcy                 0.259   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.BMUX    Tcinb                 0.342   Wgen/gen6/dataIn_mux0000<15>1973
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X35Y26.C6      net (fanout=1)        0.418   datain_rnm0<17>
    SLICE_X35Y26.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     14.000ns (8.656ns logic, 5.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.000ns (Levels of Logic = 12)
  Clock Path Skew:      -0.378ns (1.366 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A18       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.DMUX    Tbxd                  0.569   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.DX      net (fanout=2)        0.597   Wgen/dataOut_addsub0005<15>
    SLICE_X36Y26.COUT    Tdxcy                 0.259   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.BMUX    Tcinb                 0.342   Wgen/gen6/dataIn_mux0000<15>1973
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X35Y26.C6      net (fanout=1)        0.418   datain_rnm0<17>
    SLICE_X35Y26.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     14.000ns (8.656ns logic, 5.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_16 (SLICE_X35Y26.B6), 75616398 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.944ns (Levels of Logic = 12)
  Clock Path Skew:      -0.378ns (1.366 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A17       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.DMUX    Tbxd                  0.569   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.DX      net (fanout=2)        0.597   Wgen/dataOut_addsub0005<15>
    SLICE_X36Y26.COUT    Tdxcy                 0.259   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.AMUX    Tcina                 0.274   Wgen/gen6/dataIn_mux0000<15>1973
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X35Y26.B6      net (fanout=1)        0.432   datain_rnm0<16>
    SLICE_X35Y26.CLK     Tas                   0.027   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     13.944ns (8.586ns logic, 5.358ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.944ns (Levels of Logic = 12)
  Clock Path Skew:      -0.378ns (1.366 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A19       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.DMUX    Tbxd                  0.569   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.DX      net (fanout=2)        0.597   Wgen/dataOut_addsub0005<15>
    SLICE_X36Y26.COUT    Tdxcy                 0.259   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.AMUX    Tcina                 0.274   Wgen/gen6/dataIn_mux0000<15>1973
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X35Y26.B6      net (fanout=1)        0.432   datain_rnm0<16>
    SLICE_X35Y26.CLK     Tas                   0.027   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     13.944ns (8.586ns logic, 5.358ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.944ns (Levels of Logic = 12)
  Clock Path Skew:      -0.378ns (1.366 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A18       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.DMUX    Tbxd                  0.569   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.DX      net (fanout=2)        0.597   Wgen/dataOut_addsub0005<15>
    SLICE_X36Y26.COUT    Tdxcy                 0.259   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y27.AMUX    Tcina                 0.274   Wgen/gen6/dataIn_mux0000<15>1973
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X35Y26.B6      net (fanout=1)        0.432   datain_rnm0<16>
    SLICE_X35Y26.CLK     Tas                   0.027   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     13.944ns (8.586ns logic, 5.358ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/count_7 (SLICE_X32Y6.D5), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.D1       net (fanout=4)        1.078   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Topdc                 0.389   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_F
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y6.D5       net (fanout=10)       0.459   Wgen/gen4/count_or0000
    SLICE_X32Y6.CLK      Tas                   0.010   Wgen/gen4/count<7>
                                                       Wgen/gen4/count_7_rstpot
                                                       Wgen/gen4/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (9.965ns logic, 3.920ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y6.D5       net (fanout=10)       0.459   Wgen/gen4/count_or0000
    SLICE_X32Y6.CLK      Tas                   0.010   Wgen/gen4/count<7>
                                                       Wgen/gen4/count_7_rstpot
                                                       Wgen/gen4/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (9.968ns logic, 3.917ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.879ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A17       net (fanout=8)        0.843   Wgen/gen4/dataOutInt1<17>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y6.D5       net (fanout=10)       0.459   Wgen/gen4/count_or0000
    SLICE_X32Y6.CLK      Tas                   0.010   Wgen/gen4/count<7>
                                                       Wgen/gen4/count_7_rstpot
                                                       Wgen/gen4/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.879ns (9.968ns logic, 3.911ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/count_3 (SLICE_X33Y6.D5), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.879ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.D1       net (fanout=4)        1.078   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Topdc                 0.389   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_F
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X33Y6.D5       net (fanout=10)       0.435   Wgen/gen4/count_or0000
    SLICE_X33Y6.CLK      Tas                   0.028   Wgen/gen4/count<3>
                                                       Wgen/gen4/count_3_rstpot
                                                       Wgen/gen4/count_3
    -------------------------------------------------  ---------------------------
    Total                                     13.879ns (9.983ns logic, 3.896ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.879ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X33Y6.D5       net (fanout=10)       0.435   Wgen/gen4/count_or0000
    SLICE_X33Y6.CLK      Tas                   0.028   Wgen/gen4/count<3>
                                                       Wgen/gen4/count_3_rstpot
                                                       Wgen/gen4/count_3
    -------------------------------------------------  ---------------------------
    Total                                     13.879ns (9.986ns logic, 3.893ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.873ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A17       net (fanout=8)        0.843   Wgen/gen4/dataOutInt1<17>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X33Y6.D5       net (fanout=10)       0.435   Wgen/gen4/count_or0000
    SLICE_X33Y6.CLK      Tas                   0.028   Wgen/gen4/count<3>
                                                       Wgen/gen4/count_3_rstpot
                                                       Wgen/gen4/count_3
    -------------------------------------------------  ---------------------------
    Total                                     13.873ns (9.986ns logic, 3.887ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/count_2 (SLICE_X33Y6.C5), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.876ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.D1       net (fanout=4)        1.078   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Topdc                 0.389   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_F
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X33Y6.C5       net (fanout=10)       0.431   Wgen/gen4/count_or0000
    SLICE_X33Y6.CLK      Tas                   0.029   Wgen/gen4/count<3>
                                                       Wgen/gen4/count_2_rstpot
                                                       Wgen/gen4/count_2
    -------------------------------------------------  ---------------------------
    Total                                     13.876ns (9.984ns logic, 3.892ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.876ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X33Y6.C5       net (fanout=10)       0.431   Wgen/gen4/count_or0000
    SLICE_X33Y6.CLK      Tas                   0.029   Wgen/gen4/count<3>
                                                       Wgen/gen4/count_2_rstpot
                                                       Wgen/gen4/count_2
    -------------------------------------------------  ---------------------------
    Total                                     13.876ns (9.987ns logic, 3.889ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.870ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A17       net (fanout=8)        0.843   Wgen/gen4/dataOutInt1<17>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X33Y6.C5       net (fanout=10)       0.431   Wgen/gen4/count_or0000
    SLICE_X33Y6.CLK      Tas                   0.029   Wgen/gen4/count<3>
                                                       Wgen/gen4/count_2_rstpot
                                                       Wgen/gen4/count_2
    -------------------------------------------------  ---------------------------
    Total                                     13.870ns (9.987ns logic, 3.883ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/count_6 (SLICE_X32Y6.C5), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.871ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.D1       net (fanout=4)        1.078   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Topdc                 0.389   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_F
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y6.C5       net (fanout=10)       0.446   Wgen/gen4/count_or0000
    SLICE_X32Y6.CLK      Tas                   0.009   Wgen/gen4/count<7>
                                                       Wgen/gen4/count_6_rstpot
                                                       Wgen/gen4/count_6
    -------------------------------------------------  ---------------------------
    Total                                     13.871ns (9.964ns logic, 3.907ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.871ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y6.C5       net (fanout=10)       0.446   Wgen/gen4/count_or0000
    SLICE_X32Y6.CLK      Tas                   0.009   Wgen/gen4/count<7>
                                                       Wgen/gen4/count_6_rstpot
                                                       Wgen/gen4/count_6
    -------------------------------------------------  ---------------------------
    Total                                     13.871ns (9.967ns logic, 3.904ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.865ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.289ns (1.443 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A17       net (fanout=8)        0.843   Wgen/gen4/dataOutInt1<17>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y6.C5       net (fanout=10)       0.446   Wgen/gen4/count_or0000
    SLICE_X32Y6.CLK      Tas                   0.009   Wgen/gen4/count<7>
                                                       Wgen/gen4/count_6_rstpot
                                                       Wgen/gen4/count_6
    -------------------------------------------------  ---------------------------
    Total                                     13.865ns (9.967ns logic, 3.898ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/count_8 (SLICE_X32Y7.C5), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.845ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.294ns (1.438 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.D1       net (fanout=4)        1.078   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Topdc                 0.389   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_F
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y7.C5       net (fanout=10)       0.420   Wgen/gen4/count_or0000
    SLICE_X32Y7.CLK      Tas                   0.009   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_8_rstpot
                                                       Wgen/gen4/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (9.964ns logic, 3.881ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.845ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.294ns (1.438 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A14       net (fanout=1)        0.849   Wgen/gen4/dataOutInt1<14>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y7.C5       net (fanout=10)       0.420   Wgen/gen4/count_or0000
    SLICE_X32Y7.CLK      Tas                   0.009   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_8_rstpot
                                                       Wgen/gen4/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (9.967ns logic, 3.878ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen4/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.839ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.294ns (1.438 - 1.732)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen4/RAM2/Mram_ram_ren to Wgen/gen4/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen4/RAM2/Mram_ram_ren
    DSP48_X0Y9.A17       net (fanout=8)        0.843   Wgen/gen4/dataOutInt1<17>
    DSP48_X0Y9.P15       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_dataOutInt2
                                                       Wgen/gen4/Mmult_dataOutInt2
    DSP48_X0Y3.A8        net (fanout=6)        1.379   Wgen/dataOut4<8>
    DSP48_X0Y3.P24       Tdspdo_AP_M           3.646   Wgen/gen4/Mmult_newData
                                                       Wgen/gen4/Mmult_newData
    SLICE_X33Y7.C1       net (fanout=4)        1.075   Wgen/gen4/newData<24>
    SLICE_X33Y7.CMUX     Tilo                  0.392   Wgen/gen4/count_or000079
                                                       Wgen/gen4/count_or000079_G
                                                       Wgen/gen4/count_or000079
    SLICE_X32Y7.B6       net (fanout=1)        0.155   Wgen/gen4/count_or000079
    SLICE_X32Y7.B        Tilo                  0.094   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_or0000146
    SLICE_X32Y7.C5       net (fanout=10)       0.420   Wgen/gen4/count_or0000
    SLICE_X32Y7.CLK      Tas                   0.009   Wgen/gen4/count<8>
                                                       Wgen/gen4/count_8_rstpot
                                                       Wgen/gen4/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.839ns (9.967ns logic, 3.872ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen2/count_4 (SLICE_X39Y14.A5), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen2/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.797ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.309ns (1.417 - 1.726)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen2/RAM2/Mram_ram_ren to Wgen/gen2/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU6  Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen2/RAM2/Mram_ram_ren
    DSP48_X0Y8.A6        net (fanout=1)        0.863   Wgen/gen2/dataOutInt1<6>
    DSP48_X0Y8.P17       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_dataOutInt2
                                                       Wgen/gen2/Mmult_dataOutInt2
    DSP48_X0Y6.A10       net (fanout=3)        0.931   Wgen/dataOut2<10>
    DSP48_X0Y6.P23       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_newData
                                                       Wgen/gen2/Mmult_newData
    SLICE_X33Y15.D2      net (fanout=3)        1.009   Wgen/gen2/newData<23>
    SLICE_X33Y15.CMUX    Topdc                 0.389   Wgen/gen2/count_or000079
                                                       Wgen/gen2/count_or000079_F
                                                       Wgen/gen2/count_or000079
    SLICE_X37Y14.B6      net (fanout=1)        0.433   Wgen/gen2/count_or000079
    SLICE_X37Y14.B       Tilo                  0.094   Wgen/gen2/count<8>
                                                       Wgen/gen2/count_or0000146
    SLICE_X39Y14.A5      net (fanout=10)       0.580   Wgen/gen2/count_or0000
    SLICE_X39Y14.CLK     Tas                   0.026   Wgen/gen2/count<7>
                                                       Wgen/gen2/count_4_rstpot
                                                       Wgen/gen2/count_4
    -------------------------------------------------  ---------------------------
    Total                                     13.797ns (9.981ns logic, 3.816ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen2/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.796ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.309ns (1.417 - 1.726)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen2/RAM2/Mram_ram_ren to Wgen/gen2/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU6  Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen2/RAM2/Mram_ram_ren
    DSP48_X0Y8.A6        net (fanout=1)        0.863   Wgen/gen2/dataOutInt1<6>
    DSP48_X0Y8.P17       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_dataOutInt2
                                                       Wgen/gen2/Mmult_dataOutInt2
    DSP48_X0Y6.A10       net (fanout=3)        0.931   Wgen/dataOut2<10>
    DSP48_X0Y6.P23       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_newData
                                                       Wgen/gen2/Mmult_newData
    SLICE_X33Y15.C2      net (fanout=3)        1.005   Wgen/gen2/newData<23>
    SLICE_X33Y15.CMUX    Tilo                  0.392   Wgen/gen2/count_or000079
                                                       Wgen/gen2/count_or000079_G
                                                       Wgen/gen2/count_or000079
    SLICE_X37Y14.B6      net (fanout=1)        0.433   Wgen/gen2/count_or000079
    SLICE_X37Y14.B       Tilo                  0.094   Wgen/gen2/count<8>
                                                       Wgen/gen2/count_or0000146
    SLICE_X39Y14.A5      net (fanout=10)       0.580   Wgen/gen2/count_or0000
    SLICE_X39Y14.CLK     Tas                   0.026   Wgen/gen2/count<7>
                                                       Wgen/gen2/count_4_rstpot
                                                       Wgen/gen2/count_4
    -------------------------------------------------  ---------------------------
    Total                                     13.796ns (9.984ns logic, 3.812ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen2/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.791ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.309ns (1.417 - 1.726)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen2/RAM2/Mram_ram_ren to Wgen/gen2/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU0  Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen2/RAM2/Mram_ram_ren
    DSP48_X0Y8.A0        net (fanout=1)        0.857   Wgen/gen2/dataOutInt1<0>
    DSP48_X0Y8.P17       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_dataOutInt2
                                                       Wgen/gen2/Mmult_dataOutInt2
    DSP48_X0Y6.A10       net (fanout=3)        0.931   Wgen/dataOut2<10>
    DSP48_X0Y6.P23       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_newData
                                                       Wgen/gen2/Mmult_newData
    SLICE_X33Y15.D2      net (fanout=3)        1.009   Wgen/gen2/newData<23>
    SLICE_X33Y15.CMUX    Topdc                 0.389   Wgen/gen2/count_or000079
                                                       Wgen/gen2/count_or000079_F
                                                       Wgen/gen2/count_or000079
    SLICE_X37Y14.B6      net (fanout=1)        0.433   Wgen/gen2/count_or000079
    SLICE_X37Y14.B       Tilo                  0.094   Wgen/gen2/count<8>
                                                       Wgen/gen2/count_or0000146
    SLICE_X39Y14.A5      net (fanout=10)       0.580   Wgen/gen2/count_or0000
    SLICE_X39Y14.CLK     Tas                   0.026   Wgen/gen2/count<7>
                                                       Wgen/gen2/count_4_rstpot
                                                       Wgen/gen2/count_4
    -------------------------------------------------  ---------------------------
    Total                                     13.791ns (9.981ns logic, 3.810ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen2/count_5 (SLICE_X39Y14.B5), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen2/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.795ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.309ns (1.417 - 1.726)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen2/RAM2/Mram_ram_ren to Wgen/gen2/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU6  Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen2/RAM2/Mram_ram_ren
    DSP48_X0Y8.A6        net (fanout=1)        0.863   Wgen/gen2/dataOutInt1<6>
    DSP48_X0Y8.P17       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_dataOutInt2
                                                       Wgen/gen2/Mmult_dataOutInt2
    DSP48_X0Y6.A10       net (fanout=3)        0.931   Wgen/dataOut2<10>
    DSP48_X0Y6.P23       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_newData
                                                       Wgen/gen2/Mmult_newData
    SLICE_X33Y15.D2      net (fanout=3)        1.009   Wgen/gen2/newData<23>
    SLICE_X33Y15.CMUX    Topdc                 0.389   Wgen/gen2/count_or000079
                                                       Wgen/gen2/count_or000079_F
                                                       Wgen/gen2/count_or000079
    SLICE_X37Y14.B6      net (fanout=1)        0.433   Wgen/gen2/count_or000079
    SLICE_X37Y14.B       Tilo                  0.094   Wgen/gen2/count<8>
                                                       Wgen/gen2/count_or0000146
    SLICE_X39Y14.B5      net (fanout=10)       0.577   Wgen/gen2/count_or0000
    SLICE_X39Y14.CLK     Tas                   0.027   Wgen/gen2/count<7>
                                                       Wgen/gen2/count_5_rstpot
                                                       Wgen/gen2/count_5
    -------------------------------------------------  ---------------------------
    Total                                     13.795ns (9.982ns logic, 3.813ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen2/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.794ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.309ns (1.417 - 1.726)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen2/RAM2/Mram_ram_ren to Wgen/gen2/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU6  Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen2/RAM2/Mram_ram_ren
    DSP48_X0Y8.A6        net (fanout=1)        0.863   Wgen/gen2/dataOutInt1<6>
    DSP48_X0Y8.P17       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_dataOutInt2
                                                       Wgen/gen2/Mmult_dataOutInt2
    DSP48_X0Y6.A10       net (fanout=3)        0.931   Wgen/dataOut2<10>
    DSP48_X0Y6.P23       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_newData
                                                       Wgen/gen2/Mmult_newData
    SLICE_X33Y15.C2      net (fanout=3)        1.005   Wgen/gen2/newData<23>
    SLICE_X33Y15.CMUX    Tilo                  0.392   Wgen/gen2/count_or000079
                                                       Wgen/gen2/count_or000079_G
                                                       Wgen/gen2/count_or000079
    SLICE_X37Y14.B6      net (fanout=1)        0.433   Wgen/gen2/count_or000079
    SLICE_X37Y14.B       Tilo                  0.094   Wgen/gen2/count<8>
                                                       Wgen/gen2/count_or0000146
    SLICE_X39Y14.B5      net (fanout=10)       0.577   Wgen/gen2/count_or0000
    SLICE_X39Y14.CLK     Tas                   0.027   Wgen/gen2/count<7>
                                                       Wgen/gen2/count_5_rstpot
                                                       Wgen/gen2/count_5
    -------------------------------------------------  ---------------------------
    Total                                     13.794ns (9.985ns logic, 3.809ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen2/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.789ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.309ns (1.417 - 1.726)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen2/RAM2/Mram_ram_ren to Wgen/gen2/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU0  Trcko_DOWB            2.180   Wgen/gen4/RAM2/Mram_ram_ren
                                                       Wgen/gen2/RAM2/Mram_ram_ren
    DSP48_X0Y8.A0        net (fanout=1)        0.857   Wgen/gen2/dataOutInt1<0>
    DSP48_X0Y8.P17       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_dataOutInt2
                                                       Wgen/gen2/Mmult_dataOutInt2
    DSP48_X0Y6.A10       net (fanout=3)        0.931   Wgen/dataOut2<10>
    DSP48_X0Y6.P23       Tdspdo_AP_M           3.646   Wgen/gen2/Mmult_newData
                                                       Wgen/gen2/Mmult_newData
    SLICE_X33Y15.D2      net (fanout=3)        1.009   Wgen/gen2/newData<23>
    SLICE_X33Y15.CMUX    Topdc                 0.389   Wgen/gen2/count_or000079
                                                       Wgen/gen2/count_or000079_F
                                                       Wgen/gen2/count_or000079
    SLICE_X37Y14.B6      net (fanout=1)        0.433   Wgen/gen2/count_or000079
    SLICE_X37Y14.B       Tilo                  0.094   Wgen/gen2/count<8>
                                                       Wgen/gen2/count_or0000146
    SLICE_X39Y14.B5      net (fanout=10)       0.577   Wgen/gen2/count_or0000
    SLICE_X39Y14.CLK     Tas                   0.027   Wgen/gen2/count<7>
                                                       Wgen/gen2/count_5_rstpot
                                                       Wgen/gen2/count_5
    -------------------------------------------------  ---------------------------
    Total                                     13.789ns (9.982ns logic, 3.807ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_15 (SLICE_X37Y27.D5), 57787640 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.684ns (Levels of Logic = 11)
  Clock Path Skew:      -0.389ns (1.355 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A17       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.CMUX    Taxd                  0.528   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.C6      net (fanout=2)        0.477   Wgen/dataOut_addsub0005<14>
    SLICE_X36Y26.DMUX    Topcd                 0.486   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y27.D5      net (fanout=1)        0.379   datain_rnm0<15>
    SLICE_X37Y27.CLK     Tas                   0.028   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     13.684ns (8.499ns logic, 5.185ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.684ns (Levels of Logic = 11)
  Clock Path Skew:      -0.389ns (1.355 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A19       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.CMUX    Taxd                  0.528   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.C6      net (fanout=2)        0.477   Wgen/dataOut_addsub0005<14>
    SLICE_X36Y26.DMUX    Topcd                 0.486   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y27.D5      net (fanout=1)        0.379   datain_rnm0<15>
    SLICE_X37Y27.CLK     Tas                   0.028   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     13.684ns (8.499ns logic, 5.185ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.684ns (Levels of Logic = 11)
  Clock Path Skew:      -0.389ns (1.355 - 1.744)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y5.A18       net (fanout=8)        0.843   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y5.P10       Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X33Y19.A4      net (fanout=3)        0.964   Wgen/dataOut3<3>
    SLICE_X33Y19.A       Tilo                  0.094   Wgen/data2<6>
                                                       Wgen/Madd_dataOut_addsub0001C21
    SLICE_X32Y21.A6      net (fanout=2)        0.440   Wgen/Madd_dataOut_addsub0001C2
    SLICE_X32Y21.COUT    Topcya                0.499   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<4>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y22.CMUX    Tcinc                 0.337   Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<11>
    SLICE_X39Y24.A6      net (fanout=3)        0.763   Wgen/dataOut_addsub0001<10>
    SLICE_X39Y24.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0003C91
    SLICE_X35Y23.DX      net (fanout=1)        0.318   Wgen/Madd_dataOut_addsub0003C9
    SLICE_X35Y23.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y24.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<15>
    SLICE_X39Y24.D6      net (fanout=3)        0.303   Wgen/dataOut_addsub0003<12>
    SLICE_X39Y24.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C111
    SLICE_X34Y26.BX      net (fanout=1)        0.698   Wgen/Madd_dataOut_addsub0005C11
    SLICE_X34Y26.CMUX    Taxd                  0.528   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X36Y26.C6      net (fanout=2)        0.477   Wgen/dataOut_addsub0005<14>
    SLICE_X36Y26.DMUX    Topcd                 0.486   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y27.D5      net (fanout=1)        0.379   datain_rnm0<15>
    SLICE_X37Y27.CLK     Tas                   0.028   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     13.684ns (8.499ns logic, 5.185ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Wgen/gen3/RAM2/Mram_ram_ren (RAMB36_X1Y2.DIADIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen3/dataIn_6 (FF)
  Destination:          Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.766 - 0.544)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen3/dataIn_6 to Wgen/gen3/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y10.CQ        Tcko                  0.414   Wgen/gen3/dataIn<6>
                                                         Wgen/gen3/dataIn_6
    RAMB36_X1Y2.DIADIL6    net (fanout=1)        0.383   Wgen/gen3/dataIn<6>
    RAMB36_X1Y2.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen3/RAM2/Mram_ram_ren
                                                         Wgen/gen3/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.511ns (0.128ns logic, 0.383ns route)
                                                         (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen8/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIADIL15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen8/dataIn_15 (FF)
  Destination:          Wgen/gen8/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 0)
  Clock Path Skew:      0.214ns (0.795 - 0.581)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen8/dataIn_15 to Wgen/gen8/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y41.CQ        Tcko                  0.414   Wgen/gen8/dataIn<15>
                                                         Wgen/gen8/dataIn_15
    RAMB36_X1Y8.DIADIL15   net (fanout=1)        0.377   Wgen/gen8/dataIn<15>
    RAMB36_X1Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen8/RAM2/Mram_ram_ren
                                                         Wgen/gen8/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.505ns (0.128ns logic, 0.377ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen8/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIPADIPL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen8/dataIn_17 (FF)
  Destination:          Wgen/gen8/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.214ns (0.795 - 0.581)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen8/dataIn_17 to Wgen/gen8/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y41.CQ        Tcko                  0.433   Wgen/gen8/dataIn<17>
                                                         Wgen/gen8/dataIn_17
    RAMB36_X1Y8.DIPADIPL1  net (fanout=1)        0.379   Wgen/gen8/dataIn<17>
    RAMB36_X1Y8.CLKARDCLKL Trckd_DIPA  (-Th)     0.286   Wgen/gen8/RAM2/Mram_ram_ren
                                                         Wgen/gen8/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.526ns (0.147ns logic, 0.379ns route)
                                                         (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (SLICE_X33Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM to ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    SLICE_X33Y87.AX      net (fanout=2)        0.154   ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X33Y87.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.185ns logic, 0.154ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (SLICE_X33Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y85.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X33Y85.AX      net (fanout=2)        0.155   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X33Y85.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (SLICE_X49Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR to ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X49Y80.AX      net (fanout=2)        0.155   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X49Y80.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (SLICE_X30Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y87.AQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X30Y87.AX      net (fanout=2)        0.158   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X30Y87.CLK     Tckdi       (-Th)     0.236   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.197ns logic, 0.158ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X29Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.135 - 0.125)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT to ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y72.DQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    SLICE_X29Y72.CX      net (fanout=2)        0.157   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
    SLICE_X29Y72.CLK     Tckdi       (-Th)     0.218   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.215ns logic, 0.157ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAMB36_X1Y15.DIBDIL0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.790 - 0.603)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y75.CQ         Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<9>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF
    RAMB36_X1Y15.DIBDIL0    net (fanout=2)        0.431   ila/U0/I_YES_D.U_ILA/iDATA<9>
    RAMB36_X1Y15.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.578ns (0.147ns logic, 0.431ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.786 - 0.603)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y75.CQ         Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<9>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF
    RAMB36_X1Y15.DIBDIL0    net (fanout=2)        0.431   ila/U0/I_YES_D.U_ILA/iDATA<9>
    RAMB36_X1Y15.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.578ns (0.147ns logic, 0.431ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAMB36_X1Y15.DIBDIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.790 - 0.603)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y75.CQ         Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<9>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF
    RAMB36_X1Y15.DIBDIU0    net (fanout=2)        0.431   ila/U0/I_YES_D.U_ILA/iDATA<9>
    RAMB36_X1Y15.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.578ns (0.147ns logic, 0.431ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Wgen/gen8/RAM2/Mram_ram_ren/CLKAL
  Logical resource: Wgen/gen8/RAM2/Mram_ram_ren/CLKAL
  Location pin: RAMB36_X1Y8.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: Wgen/gen8/RAM2/Mram_ram_ren/CLKBL
  Logical resource: Wgen/gen8/RAM2/Mram_ram_ren/CLKBL
  Location pin: RAMB36_X1Y8.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Wgen/gen8/RAM2/Mram_ram_ren/REGCLKAL
  Logical resource: Wgen/gen8/RAM2/Mram_ram_ren/REGCLKAL
  Location pin: RAMB36_X1Y8.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   14.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 394  Score: 857227  (Setup/Max: 857227, Hold: 0)

Constraints cover 381617399 paths, 0 nets, and 25412 connections

Design statistics:
   Minimum period:  14.413ns{1}   (Maximum frequency:  69.382MHz)
   Maximum path delay from/to any node:   2.525ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May  2 19:18:51 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 693 MB



