# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2643 camera_controller.v : (93, 23): Decimal number (10) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (101, 17): Decimal number (9) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (102, 17): Decimal number (8) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (103, 17): Decimal number (7) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (104, 17): Decimal number (6) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (105, 17): Decimal number (5) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (106, 17): Decimal number (4) too large for the declared number of bits (2).
# Warning: VCP2905 camera_controller.v : (101, 1): Expression '2'd9' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (102, 1): Expression '2'd8' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (103, 1): Expression '2'd7' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (104, 1): Expression '2'd6' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (105, 1): Expression '2'd5' yields a value that is a duplicate of another case item expression.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 12 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2643 camera_controller.v : (93, 23): Decimal number (10) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (101, 17): Decimal number (9) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (102, 17): Decimal number (8) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (103, 17): Decimal number (7) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (104, 17): Decimal number (6) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (105, 17): Decimal number (5) too large for the declared number of bits (2).
# Warning: VCP2643 camera_controller.v : (106, 17): Decimal number (4) too large for the declared number of bits (2).
# Warning: VCP2905 camera_controller.v : (101, 1): Expression '2'd9' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (102, 1): Expression '2'd8' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (103, 1): Expression '2'd7' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (104, 1): Expression '2'd6' yields a value that is a duplicate of another case item expression.
# Warning: VCP2905 camera_controller.v : (105, 1): Expression '2'd5' yields a value that is a duplicate of another case item expression.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 12 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +accb +accr +access +r testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5517 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:12, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (61): $finish called.
# KERNEL: Time: 74 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 74 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5517 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:14, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (61): $finish called.
# KERNEL: Time: 74 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 74 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5517 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:17, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 2.8 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:18, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (63): $finish called.
# KERNEL: Time: 75 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 75 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:29, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 2.9 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:29, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (63): $finish called.
# KERNEL: Time: 75 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 75 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:31, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 3.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:31, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (63): $finish called.
# KERNEL: Time: 75 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 75 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:33, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 2.8 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:33, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (63): $finish called.
# KERNEL: Time: 75 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 75 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +accb +accr +access +r testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:35, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (63): $finish called.
# KERNEL: Time: 75 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 75 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
run
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:35, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:35, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:36, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (63): $finish called.
# KERNEL: Time: 75 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 75 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:44, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 3.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:44, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (63): $finish called.
# KERNEL: Time: 75 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 75 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:46, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 3.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:47, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (64): $finish called.
# KERNEL: Time: 130 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 130 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 3.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  13:51, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (64): $finish called.
# KERNEL: Time: 130 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 130 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v $dsn/src/camera_controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 3.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:04, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (67): $finish called.
# KERNEL: Time: 84 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 84 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:05, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +accb +accr +access +r testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:05, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (67): $finish called.
# KERNEL: Time: 82 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 82 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +accb +accr +access +r testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:06, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (67): $finish called.
# KERNEL: Time: 84 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 84 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0291 Signal '/testbench/rst' has already been traced.
# 0 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:11, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 testbench.v : (57, 11): Undeclared identifier: reset.
# Error: VCP5103 testbench.v : (59, 11): Undeclared identifier: reset.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:11, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (67): $finish called.
# KERNEL: Time: 84 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 84 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +accb +accr +access +r testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 2.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:12, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/testbench/rst' has already been traced.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (67): $finish called.
# KERNEL: Time: 53 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 53 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:13, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:13, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (71): $finish called.
# KERNEL: Time: 59 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 59 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 3.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:18, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (73): $finish called.
# KERNEL: Time: 60 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 60 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 2.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:20, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (74): $finish called.
# KERNEL: Time: 54 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 54 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work camera_controller $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module camera_controller found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 23 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4105 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Sigurd\OneDrive - NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\wave.asdb
#  14:21, Tuesday, 10 November, 2020
#  Simulation has been initialized
# Waveform file 'C:/Users/Sigurd/OneDrive-NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/waveform1.awc' connected to 'C:/Users/Sigurd/OneDrive - NTNU/elsys/semester5/ic/ic_project/verilog/camera_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (74): $finish called.
# KERNEL: Time: 56 ms,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#45_0@.
# KERNEL: stopped at time: 56 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# Adding file C:\Users\Sigurd\OneDrive-NTNU\elsys\semester5\ic\ic_project\verilog\camera_controller\src\waveform1.awc ... Done
