Project Information              e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/12/2002 17:56:36

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


NXNMULT


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

nxnmult   EPM7032SLC44-5   8        8        0      32      5           100%

User Pins:                 8        8        0  



Project Information              e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt

** FILE HIERARCHY **



|fulladder:add00|
|fulladder:add0j|
|fulladder:add0j~177|
|fulladder:add0wm1|
|fulladder:addi0|
|fulladder:addij|
|fulladder:addij~270|
|fulladder:addiwm1|
|fulladder:addi0~316|
|fulladder:addij~336|
|fulladder:addij~359|
|fulladder:addiwm1~382|


Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

***** Logic for device 'nxnmult' compiled without errors.




Device: EPM7032SLC44-5

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff



Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** ERROR SUMMARY **

Info: Chip 'nxnmult' in device 'EPM7032SLC44-5' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                         R  R  
                                         E  E  
                                         S  S  
                                         E  E  
                                         R  R  
                       V  G  G  G  G  G  V  V  
              b  b  a  C  N  N  N  N  N  E  E  
              2  3  0  C  D  D  D  D  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    #TDI |  7                                39 | RESERVED 
      b1 |  8                                38 | #TDO 
      b0 |  9                                37 | RESERVED 
     GND | 10                                36 | RESERVED 
      a3 | 11                                35 | VCC 
RESERVED | 12         EPM7032SLC44-5         34 | prod1 
    #TMS | 13                                33 | prod4 
      a1 | 14                                32 | #TCK 
     VCC | 15                                31 | prod7 
   prod0 | 16                                30 | GND 
   prod3 | 17                                29 | prod2 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              p  p  a  R  G  V  R  R  R  R  R  
              r  r  2  E  N  C  E  E  E  E  E  
              o  o     S  D  C  S  S  S  S  S  
              d  d     E        E  E  E  E  E  
              5  6     R        R  R  R  R  R  
                       V        V  V  V  V  V  
                       E        E  E  E  E  E  
                       D        D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)  14/16( 87%)  16/16(100%)  24/36( 66%) 
B:    LC17 - LC32    16/16(100%)   6/16( 37%)  16/16(100%)  16/36( 44%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            20/32     ( 62%)
Total logic cells used:                         32/32     (100%)
Total shareable expanders used:                  5/32     ( 15%)
Total Turbo logic cells used:                   32/32     (100%)
Total shareable expanders not available (n/a):  27/32     ( 84%)
Average fan-in:                                  7.96
Total fan-in:                                   255

Total input pins required:                       8
Total fast input logic cells required:           0
Total output pins required:                      8
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     32
Total flipflops required:                        0
Total product terms required:                  153
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           5

Synthesized logic cells:                        24/  32   ( 75%)



Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0    6   23  a0
  14   (10)  (A)      INPUT               0      0   0    0    0    6   24  a1
  20   (15)  (A)      INPUT               0      0   0    0    0    5   24  a2
  11    (7)  (A)      INPUT               0      0   0    0    0    4   23  a3
   9    (6)  (A)      INPUT               0      0   0    0    0    7   23  b0
   8    (5)  (A)      INPUT               0      0   0    0    0    6   24  b1
   6    (3)  (A)      INPUT               0      0   0    0    0    5   24  b2
   5    (2)  (A)      INPUT               0      0   0    0    0    4   23  b3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  16     11    A     OUTPUT      t        0      0   0    2    0    0    0  prod0
  34     23    B     OUTPUT      t        0      0   0    4    0    0    0  prod1
  29     27    B     OUTPUT      t        3      2   1    6    1    0    0  prod2
  17     12    A     OUTPUT      t        3      0   1    7    5    0    0  prod3
  33     24    B     OUTPUT      t        2      0   1    8    7    0    0  prod4
  18     13    A     OUTPUT      t        0      0   0    0    7    0    0  prod5
  19     14    A     OUTPUT      t        1      0   1    8    4    0    0  prod6
  31     26    B     OUTPUT      t        3      2   1    8    0    0    0  prod7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  (7)     4    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~336|~10~1
 (12)     8    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~336|~10~2
 (21)    16    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~336|~10~3
  (4)     1    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~336|~10~4
  (5)     2    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~336|~10~5
  (6)     3    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~336|~10~6
  (8)     5    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~336|~10~7
  (9)     6    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~359|~10~1
 (11)     7    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~359|~10~2
 (20)    15    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~359|~10~3
 (13)     9    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~359|~10~4
 (14)    10    A       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addij~359|~10~5
 (24)    32    B       SOFT    s t        1      0   1    7    0    1    0  |fulladder:addij~359|~10~6
 (25)    31    B       SOFT    s t        0      0   0    8    0    1    0  |fulladder:addij~359|~10~7
 (26)    30    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addiwm1~382|~10~1
 (28)    28    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addiwm1~382|~10~2
 (32)    25    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addiwm1~382|~10~3
 (27)    29    B       SOFT    s t        1      0   1    7    0    1    0  |fulladder:addiwm1~382|~10~4
 (41)    17    B       SOFT    s t        0      0   0    6    0    1    0  |fulladder:addi0|~10~1
 (40)    18    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addi0~316|~10~1
 (39)    19    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addi0~316|~10~2
 (38)    20    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addi0~316|~10~3
 (37)    21    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addi0~316|~10~4
 (36)    22    B       SOFT    s t        1      0   1    8    0    1    0  |fulladder:addi0~316|~10~5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC4 |fulladder:addij~336|~10~1
        | +----------------------------- LC8 |fulladder:addij~336|~10~2
        | | +--------------------------- LC16 |fulladder:addij~336|~10~3
        | | | +------------------------- LC1 |fulladder:addij~336|~10~4
        | | | | +----------------------- LC2 |fulladder:addij~336|~10~5
        | | | | | +--------------------- LC3 |fulladder:addij~336|~10~6
        | | | | | | +------------------- LC5 |fulladder:addij~336|~10~7
        | | | | | | | +----------------- LC6 |fulladder:addij~359|~10~1
        | | | | | | | | +--------------- LC7 |fulladder:addij~359|~10~2
        | | | | | | | | | +------------- LC15 |fulladder:addij~359|~10~3
        | | | | | | | | | | +----------- LC9 |fulladder:addij~359|~10~4
        | | | | | | | | | | | +--------- LC10 |fulladder:addij~359|~10~5
        | | | | | | | | | | | | +------- LC11 prod0
        | | | | | | | | | | | | | +----- LC12 prod3
        | | | | | | | | | | | | | | +--- LC13 prod5
        | | | | | | | | | | | | | | | +- LC14 prod6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC6  -> - - - - - - - - - - - - - - * - | * - | <-- |fulladder:addij~359|~10~1
LC7  -> - - - - - - - - - - - - - - * - | * - | <-- |fulladder:addij~359|~10~2
LC15 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladder:addij~359|~10~3
LC9  -> - - - - - - - - - - - - - - * - | * - | <-- |fulladder:addij~359|~10~4
LC10 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladder:addij~359|~10~5

Pin
4    -> * * * * * * * * * * * * * - - * | * * | <-- a0
14   -> * * * * * * * * * * * * - * - * | * * | <-- a1
20   -> * * * * * * * * * * * * - * - * | * * | <-- a2
11   -> * * * * * * * * * * * * - * - * | * * | <-- a3
9    -> * * * * * * * * * * * * * * - * | * * | <-- b0
8    -> * * * * * * * * * * * * - * - * | * * | <-- b1
6    -> * * * * * * * * * * * * - * - * | * * | <-- b2
5    -> * * * * * * * * * * * * - * - * | * * | <-- b3
LC32 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladder:addij~359|~10~6
LC31 -> - - - - - - - - - - - - - - * - | * - | <-- |fulladder:addij~359|~10~7
LC30 -> - - - - - - - - - - - - - - - * | * - | <-- |fulladder:addiwm1~382|~10~1
LC28 -> - - - - - - - - - - - - - - - * | * - | <-- |fulladder:addiwm1~382|~10~2
LC25 -> - - - - - - - - - - - - - - - * | * - | <-- |fulladder:addiwm1~382|~10~3
LC29 -> - - - - - - - - - - - - - - - * | * - | <-- |fulladder:addiwm1~382|~10~4
LC18 -> - - - - - - - - - - - - - * - - | * - | <-- |fulladder:addi0~316|~10~1
LC19 -> - - - - - - - - - - - - - * - - | * - | <-- |fulladder:addi0~316|~10~2
LC20 -> - - - - - - - - - - - - - * - - | * - | <-- |fulladder:addi0~316|~10~3
LC21 -> - - - - - - - - - - - - - * - - | * - | <-- |fulladder:addi0~316|~10~4
LC22 -> - - - - - - - - - - - - - * - - | * - | <-- |fulladder:addi0~316|~10~5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC32 |fulladder:addij~359|~10~6
        | +----------------------------- LC31 |fulladder:addij~359|~10~7
        | | +--------------------------- LC30 |fulladder:addiwm1~382|~10~1
        | | | +------------------------- LC28 |fulladder:addiwm1~382|~10~2
        | | | | +----------------------- LC25 |fulladder:addiwm1~382|~10~3
        | | | | | +--------------------- LC29 |fulladder:addiwm1~382|~10~4
        | | | | | | +------------------- LC17 |fulladder:addi0|~10~1
        | | | | | | | +----------------- LC18 |fulladder:addi0~316|~10~1
        | | | | | | | | +--------------- LC19 |fulladder:addi0~316|~10~2
        | | | | | | | | | +------------- LC20 |fulladder:addi0~316|~10~3
        | | | | | | | | | | +----------- LC21 |fulladder:addi0~316|~10~4
        | | | | | | | | | | | +--------- LC22 |fulladder:addi0~316|~10~5
        | | | | | | | | | | | | +------- LC23 prod1
        | | | | | | | | | | | | | +----- LC27 prod2
        | | | | | | | | | | | | | | +--- LC24 prod4
        | | | | | | | | | | | | | | | +- LC26 prod7
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC17 -> - - - - - - - - - - - - - * - - | - * | <-- |fulladder:addi0|~10~1

Pin
4    -> * * * * * - * * * * * * * * * * | * * | <-- a0
14   -> * * * * * * * * * * * * * * * * | * * | <-- a1
20   -> * * * * * * * * * * * * - * * * | * * | <-- a2
11   -> * * * * * * - * * * * * - - * * | * * | <-- a3
9    -> - * * * * * * * * * * * * * * * | * * | <-- b0
8    -> * * * * * * * * * * * * * * * * | * * | <-- b1
6    -> * * * * * * * * * * * * - * * * | * * | <-- b2
5    -> * * * * * * - * * * * * - - * * | * * | <-- b3
LC4  -> - - - - - - - - - - - - - - * - | - * | <-- |fulladder:addij~336|~10~1
LC8  -> - - - - - - - - - - - - - - * - | - * | <-- |fulladder:addij~336|~10~2
LC16 -> - - - - - - - - - - - - - - * - | - * | <-- |fulladder:addij~336|~10~3
LC1  -> - - - - - - - - - - - - - - * - | - * | <-- |fulladder:addij~336|~10~4
LC2  -> - - - - - - - - - - - - - - * - | - * | <-- |fulladder:addij~336|~10~5
LC3  -> - - - - - - - - - - - - - - * - | - * | <-- |fulladder:addij~336|~10~6
LC5  -> - - - - - - - - - - - - - - * - | - * | <-- |fulladder:addij~336|~10~7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:     e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt
nxnmult

** EQUATIONS **

a0       : INPUT;
a1       : INPUT;
a2       : INPUT;
a3       : INPUT;
b0       : INPUT;
b1       : INPUT;
b2       : INPUT;
b3       : INPUT;

-- Node name is 'prod0' 
-- Equation name is 'prod0', location is LC011, type is output.
 prod0   = LCELL( _EQ001 $  GND);
  _EQ001 =  a0 &  b0;

-- Node name is 'prod1' 
-- Equation name is 'prod1', location is LC023, type is output.
 prod1   = LCELL( _EQ002 $  GND);
  _EQ002 = !a0 &  a1 &  b0
         #  a1 &  b0 & !b1
         #  a0 & !a1 &  b1
         #  a0 & !b0 &  b1;

-- Node name is 'prod2' 
-- Equation name is 'prod2', location is LC027, type is output.
 prod2   = LCELL( _EQ003 $  _EQ004);
  _EQ003 = !a0 &  a1 &  a2 &  b0 &  b1 & !_LC017 &  _X001 &  _X002
         #  a0 &  a1 & !b0 &  b1 &  b2 & !_LC017 &  _X001 &  _X002
         #  a0 &  a2 &  b0 &  b2 & !_LC017 &  _X001 &  _X002
         #  a0 & !a2 &  b0 & !b2 & !_LC017 &  _X001 &  _X002;
  _X001  = EXP(!a0 & !b0 & !b1);
  _X002  = EXP(!a0 & !a1 & !b0);
  _EQ004 = !_LC017 &  _X001 &  _X002;
  _X001  = EXP(!a0 & !b0 & !b1);
  _X002  = EXP(!a0 & !a1 & !b0);

-- Node name is 'prod3' 
-- Equation name is 'prod3', location is LC012, type is output.
 prod3   = LCELL( _EQ005 $  _EQ006);
  _EQ005 = !a1 &  a2 &  a3 &  b0 &  b1 & !b2 & !b3 & !_LC018 & !_LC019 & 
             !_LC020 & !_LC021 & !_LC022 &  _X003 &  _X004
         #  a1 & !a2 &  a3 &  b0 & !b1 &  b2 & !b3 & !_LC018 & !_LC019 & 
             !_LC020 & !_LC021 & !_LC022 &  _X003 &  _X004
         #  a1 & !a2 & !a3 &  b0 &  b1 & !b2 &  b3 & !_LC018 & !_LC019 & 
             !_LC020 & !_LC021 & !_LC022 &  _X003 &  _X004
         # !a1 &  a2 & !a3 &  b0 & !b1 &  b2 &  b3 & !_LC018 & !_LC019 & 
             !_LC020 & !_LC021 & !_LC022 &  _X003 &  _X004;
  _X003  = EXP(!b0 & !b1 & !b2 & !b3);
  _X004  = EXP(!a1 & !b0 & !b1 & !b3);
  _EQ006 = !_LC018 & !_LC019 & !_LC020 & !_LC021 & !_LC022 &  _X003 &  _X004;
  _X003  = EXP(!b0 & !b1 & !b2 & !b3);
  _X004  = EXP(!a1 & !b0 & !b1 & !b3);

-- Node name is 'prod4' 
-- Equation name is 'prod4', location is LC024, type is output.
 prod4   = LCELL( _EQ007 $  _EQ008);
  _EQ007 = !a0 &  a1 &  a2 &  a3 & !b0 &  b2 &  b3 & !_LC001 & !_LC002 & 
             !_LC003 & !_LC004 & !_LC005 & !_LC008 & !_LC016 &  _X005
         #  a0 &  a1 & !a2 &  a3 &  b1 &  b2 & !b3 & !_LC001 & !_LC002 & 
             !_LC003 & !_LC004 & !_LC005 & !_LC008 & !_LC016 &  _X005
         #  a1 & !a2 &  a3 &  b0 & !b1 &  b2 &  b3 & !_LC001 & !_LC002 & 
             !_LC003 & !_LC004 & !_LC005 & !_LC008 & !_LC016 &  _X005
         #  a1 &  a2 & !a3 &  b0 &  b1 & !b2 &  b3 & !_LC001 & !_LC002 & 
             !_LC003 & !_LC004 & !_LC005 & !_LC008 & !_LC016 &  _X005;
  _X005  = EXP(!b1 & !b2 & !b3);
  _EQ008 = !_LC001 & !_LC002 & !_LC003 & !_LC004 & !_LC005 & !_LC008 & 
             !_LC016 &  _X005;
  _X005  = EXP(!b1 & !b2 & !b3);

-- Node name is 'prod5' 
-- Equation name is 'prod5', location is LC013, type is output.
 prod5   = LCELL( _EQ009 $  VCC);
  _EQ009 = !_LC006 & !_LC007 & !_LC009 & !_LC010 & !_LC015 & !_LC031 & 
             !_LC032;

-- Node name is 'prod6' 
-- Equation name is 'prod6', location is LC014, type is output.
 prod6   = LCELL( _EQ010 $  _EQ011);
  _EQ010 =  a0 &  a1 &  a2 &  b0 & !b1 & !b2 & !_LC025 & !_LC028 & !_LC029 & 
             !_LC030
         #  a0 & !a1 & !a2 &  b0 &  b1 &  b2 & !_LC025 & !_LC028 & !_LC029 & 
             !_LC030
         # !a1 &  a2 &  a3 & !b0 &  b2 &  b3 & !_LC025 & !_LC028 & !_LC029 & 
             !_LC030
         # !a0 &  a2 &  a3 & !b1 &  b2 &  b3 & !_LC025 & !_LC028 & !_LC029 & 
             !_LC030;
  _EQ011 = !_LC025 & !_LC028 & !_LC029 & !_LC030;

-- Node name is 'prod7' 
-- Equation name is 'prod7', location is LC026, type is output.
 prod7   = LCELL( _EQ012 $  GND);
  _EQ012 =  a0 &  a1 &  a2 &  a3 &  b0 &  b3
         #  a0 &  a3 &  b0 &  b1 &  b2 &  b3
         #  a2 &  a3 &  b1 &  b3 &  _X002
         #  a1 &  a3 &  b2 &  b3 &  _X001
         #  a2 &  a3 &  b2 &  b3;
  _X002  = EXP(!a0 & !a1 & !b0);
  _X001  = EXP(!a0 & !b0 & !b1);

-- Node name is '|fulladder:addij~336|~10~1' 
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ013 $  GND);
  _EQ013 = !a0 &  a2 &  a3 & !b0 &  b1 &  b2 &  b3
         #  a0 & !a1 &  a2 &  a3 & !b0 & !b2 &  b3
         # !a0 &  a1 & !a2 &  a3 &  b1 & !b2 &  b3
         # !a0 &  a1 &  a2 & !a3 & !b1 &  b2 &  b3
         #  a1 & !a2 &  a3 & !b0 &  b1 & !b2 &  b3;

-- Node name is '|fulladder:addij~336|~10~2' 
-- Equation name is '_LC008', type is buried 
-- synthesized logic cell 
_LC008   = LCELL( _EQ014 $  GND);
  _EQ014 = !a1 &  a2 &  a3 & !b0 &  b1 &  b2 & !b3
         #  a0 &  a2 &  a3 &  b0 &  b1 & !b2
         #  a0 &  a2 &  a3 &  b0 & !b1 &  b2
         #  a1 &  a3 &  b0 &  b1 &  b2 & !b3
         #  a0 &  a1 &  a2 & !a3 & !b0 &  b1;

-- Node name is '|fulladder:addij~336|~10~3' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ015 $  GND);
  _EQ015 =  a0 &  a1 &  a3 &  b0 & !b1 & !b2
         #  a0 &  a1 &  a2 &  b0 & !b1 & !b3
         #  a0 & !a1 & !a2 &  b0 &  b1 &  b3
         #  a0 &  a1 &  a3 &  b0 & !b2 & !b3
         # !a0 &  a1 &  a3 & !b0 &  b1 &  b3;

-- Node name is '|fulladder:addij~336|~10~4' 
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ016 $  GND);
  _EQ016 =  a0 & !a2 & !a3 &  b0 &  b1 & !b2
         # !a0 &  a1 & !a3 &  b1 &  b2 & !b3
         #  a0 & !a1 & !a3 &  b0 & !b1 &  b3
         #  a0 & !a1 & !a3 &  b0 &  b1 & !b3
         #  a0 & !a1 &  a3 &  b0 & !b1 & !b3;

-- Node name is '|fulladder:addij~336|~10~5' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ017 $  GND);
  _EQ017 =  a0 &  a1 &  a2 &  a3 &  b0
         #  a0 &  b0 &  b1 &  b2 &  b3
         #  a1 &  a2 &  a3 &  b0 & !b3
         #  a0 & !a3 &  b1 &  b2 &  b3
         #  a0 & !a2 & !a3 & !b1 &  b2;

-- Node name is '|fulladder:addij~336|~10~6' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ018 $  GND);
  _EQ018 =  a0 & !a2 & !b0 & !b1 &  b2
         # !a0 & !a1 &  a2 &  b0 & !b2
         # !a2 & !a3 & !b1 & !b3
         # !a2 & !a3 & !b2 & !b3
         # !a3 & !b0 & !b2 & !b3;

-- Node name is '|fulladder:addij~336|~10~7' 
-- Equation name is '_LC005', type is buried 
-- synthesized logic cell 
_LC005   = LCELL( _EQ019 $  GND);
  _EQ019 = !a2 & !b0 & !b1 & !b3
         # !a1 & !b0 & !b1 & !b2
         # !a0 & !a1 & !a3 & !b2
         # !a0 & !a1 & !a2 & !b1
         # !a1 & !a2 & !a3;

-- Node name is '|fulladder:addij~359|~10~1' 
-- Equation name is '_LC006', type is buried 
-- synthesized logic cell 
_LC006   = LCELL( _EQ020 $  GND);
  _EQ020 =  a0 & !a2 &  a3 &  b0 &  b1 & !b2 &  b3
         #  a0 & !a1 &  a2 &  a3 &  b0 & !b1 &  b3
         #  a0 &  a1 & !a2 &  a3 &  b0 & !b2 &  b3
         #  a0 &  a2 & !a3 &  b0 &  b1 &  b2 & !b3
         #  a0 &  a1 &  a2 & !a3 &  b0 &  b2 & !b3;

-- Node name is '|fulladder:addij~359|~10~2' 
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ021 $  GND);
  _EQ021 =  a0 &  a1 &  a2 &  a3 &  b0 &  b1
         #  a1 &  a2 &  a3 &  b0 &  b1 & !b3
         #  a0 &  a1 &  a3 &  b0 &  b1 & !b2
         #  a0 &  a1 &  a2 & !a3 &  b1 &  b2
         #  a0 &  a1 & !a2 &  b0 &  b1 &  b3;

-- Node name is '|fulladder:addij~359|~10~3' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ022 $  GND);
  _EQ022 =  a2 &  a3 &  b0 &  b1 & !b2 & !b3
         # !a1 &  a3 & !b0 &  b1 &  b2 &  b3
         # !a0 & !a1 &  a3 &  b1 &  b2 &  b3
         #  a1 & !a2 &  a3 &  b1 & !b2 &  b3
         #  a1 &  a2 &  a3 & !b0 & !b1 &  b2;

-- Node name is '|fulladder:addij~359|~10~4' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ023 $  GND);
  _EQ023 = !a0 &  a1 &  a2 &  a3 & !b1 &  b3
         #  a1 &  a2 & !a3 &  b1 &  b2 & !b3
         #  a0 &  a1 & !a2 & !a3 &  b2 &  b3
         # !a0 &  a1 &  a3 & !b0 & !b1 &  b2
         # !a0 & !a1 &  a2 & !b0 &  b1 &  b3;

-- Node name is '|fulladder:addij~359|~10~5' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ024 $  GND);
  _EQ024 = !a0 & !a1 &  a3 & !b1 &  b2 & !b3
         # !a0 & !a2 &  a3 & !b0 &  b2 & !b3
         # !a1 &  a2 & !a3 & !b0 & !b1 &  b3
         # !a0 &  a2 & !a3 & !b0 & !b2 &  b3
         #  a3 & !b0 & !b1 &  b2 & !b3;

-- Node name is '|fulladder:addij~359|~10~6' 
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ025 $  GND);
  _EQ025 = !a1 & !a2 &  a3 & !b1 &  b2
         # !a2 &  a3 & !b1 &  b2 & !b3
         # !a1 & !a2 &  a3 &  b2 & !b3
         #  a2 & !a3 & !b1 & !b2 &  b3
         # !a0 &  a2 & !b1 & !b2 &  b3;

-- Node name is '|fulladder:addij~359|~10~7' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ026 $  GND);
  _EQ026 =  a2 & !b0 & !b1 & !b2 &  b3
         # !a1 &  a2 & !a3 & !b2 &  b3
         # !a0 & !a1 &  a2 & !a3 &  b3;

-- Node name is '|fulladder:addiwm1~382|~10~1' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ027 $  GND);
  _EQ027 = !a1 &  a2 &  a3 & !b1 &  b2 &  b3
         # !a0 &  a1 &  a2 & !b0 &  b1 & !b2
         # !a0 &  a1 & !a2 & !b0 &  b1 &  b2
         #  a1 &  a2 &  a3 &  b1 & !b2
         #  a0 &  a1 & !a2 &  b2 &  b3;

-- Node name is '|fulladder:addiwm1~382|~10~2' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ028 $  GND);
  _EQ028 =  a1 & !a2 &  b0 &  b2 &  b3
         #  a2 &  a3 & !b0 & !b1 &  b2
         # !a1 &  a2 &  b0 &  b1 & !b2
         #  a0 & !a1 &  a2 &  b1 & !b2
         #  a1 & !a2 &  b0 & !b1 &  b2;

-- Node name is '|fulladder:addiwm1~382|~10~3' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ029 $  GND);
  _EQ029 = !a0 & !a1 &  a2 &  b2 &  b3
         # !a1 &  a2 & !b0 & !b1 &  b2
         # !a0 & !a1 &  a2 & !b1 &  b2
         # !a0 & !a1 & !a3
         # !a3 & !b1 & !b2;

-- Node name is '|fulladder:addiwm1~382|~10~4' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ030 $  GND);
  _EQ030 = !a1 & !a2 & !b3
         # !b0 & !b1 & !b3
         # !a2 & !a3
         # !b2 & !b3
         # !a3 & !b3;

-- Node name is '|fulladder:addi0|~10~1' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ031 $  GND);
  _EQ031 = !a0 & !a1 & !a2
         # !a0 & !a2 & !b1
         # !a1 & !b0 & !b2
         # !b0 & !b1 & !b2;

-- Node name is '|fulladder:addi0~316|~10~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ032 $  GND);
  _EQ032 =  a0 &  a1 &  a2 &  a3 &  b0 &  b3
         #  a0 &  a3 &  b0 &  b1 &  b2 &  b3
         #  a0 &  a1 & !a2 &  a3 &  b1 & !b2 & !b3
         #  a0 & !a1 &  a2 & !a3 &  b1 & !b2 &  b3
         #  a0 & !a1 &  a2 &  a3 & !b1 &  b2 & !b3;

-- Node name is '|fulladder:addi0~316|~10~2' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ033 $  GND);
  _EQ033 =  a0 &  a1 & !a2 & !a3 & !b1 &  b2 &  b3
         # !a0 & !a1 &  a2 &  a3 &  b0 &  b1
         #  a0 & !a1 & !a2 &  a3 &  b0 &  b3
         #  a0 &  a3 &  b0 & !b1 & !b2 &  b3
         #  a0 & !a3 &  b0 &  b1 &  b2 & !b3;

-- Node name is '|fulladder:addi0~316|~10~3' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ034 $  GND);
  _EQ034 =  a0 &  a1 &  a2 & !a3 &  b0 & !b3
         # !a0 &  a1 &  a2 & !b0 &  b1 &  b2
         #  a0 &  a1 & !b0 & !b1 &  b2 &  b3
         # !a0 &  a1 &  a3 &  b0 &  b2
         #  a0 &  a2 & !b0 &  b1 &  b3;

-- Node name is '|fulladder:addi0~316|~10~4' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ035 $  GND);
  _EQ035 = !a0 &  a1 & !a3 &  b0 & !b2
         #  a0 & !a2 & !b0 &  b1 & !b3
         # !a0 & !a1 & !a2 & !a3
         # !a0 & !a1 & !a2 & !b0
         # !a0 & !a1 & !a3 & !b1;

-- Node name is '|fulladder:addi0~316|~10~5' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ036 $  GND);
  _EQ036 = !a0 & !a2 & !b0 & !b2
         # !a0 & !a1 & !b0 & !b1
         # !a0 & !b0 & !b1 & !b2
         # !a1 & !a2 & !a3 & !b3
         # !a3 & !b1 & !b2 & !b3;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information              e:\vhdldesigns\ee231\oldlabs\mult\nxnmult.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,257K
