Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 14 09:36:43 2019
| Host         : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.713        0.000                      0                   53        0.182        0.000                      0                   53        2.208        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.208}      10.417          95.997          
  clk_out2_clk_wiz_0  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0  {0.000 5.208}      10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 2.208        0.000                       0                     1  
  clk_out2_clk_wiz_0       34.713        0.000                      0                   53        0.182        0.000                      0                   53       19.365        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                    8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.209       2.209      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.713ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.090ns (24.594%)  route 3.342ns (75.406%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 37.771 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.257ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.870    -1.257    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.419    -0.838 f  VGA_inst/VGA_driver_inst/HTeller_reg[1]/Q
                         net (fo=9, routed)           1.274     0.437    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[1]
    SLICE_X109Y33        LUT5 (Prop_lut5_I0_O)        0.299     0.736 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=13, routed)          0.201     0.936    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X109Y33        LUT6 (Prop_lut6_I5_O)        0.124     1.060 r  VGA_inst/VGA_driver_inst/VTeller[0]_i_2/O
                         net (fo=7, routed)           0.676     1.736    VGA_inst/VGA_driver_inst/VTeller[0]_i_2_n_0
    SLICE_X109Y34        LUT3 (Prop_lut3_I1_O)        0.124     1.860 r  VGA_inst/VGA_driver_inst/Vsync_i_3/O
                         net (fo=2, routed)           0.610     2.470    VGA_inst/VGA_driver_inst/Vsync_i_3_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.594 r  VGA_inst/VGA_driver_inst/Vsync_i_1/O
                         net (fo=1, routed)           0.581     3.175    VGA_inst/VGA_driver_inst/Vsync_i_1_n_0
    SLICE_X110Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.692    37.771    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.640    38.410    
                         clock uncertainty           -0.093    38.317    
    SLICE_X110Y33        FDRE (Setup_fdre_C_R)       -0.429    37.888    VGA_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                         37.888    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                 34.713    

Slack (MET) :             34.833ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.376ns (29.313%)  route 3.318ns (70.687%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 37.772 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.254ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.873    -1.254    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.478    -0.776 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          1.174     0.398    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y34        LUT3 (Prop_lut3_I1_O)        0.322     0.720 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.440     1.160    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.328     1.488 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.302     1.790    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I1_O)        0.124     1.914 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.810     2.724    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=9, routed)           0.592     3.441    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X112Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.693    37.772    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_6/C
                         clock pessimism              0.640    38.411    
                         clock uncertainty           -0.093    38.318    
    SLICE_X112Y34        FDRE (Setup_fdre_C_D)       -0.045    38.273    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                 34.833    

Slack (MET) :             34.835ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.376ns (29.313%)  route 3.318ns (70.687%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 37.772 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.254ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.873    -1.254    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.478    -0.776 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          1.174     0.398    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y34        LUT3 (Prop_lut3_I1_O)        0.322     0.720 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.440     1.160    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.328     1.488 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.302     1.790    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I1_O)        0.124     1.914 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.810     2.724    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=9, routed)           0.592     3.441    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.693    37.772    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_3/C
                         clock pessimism              0.640    38.411    
                         clock uncertainty           -0.093    38.318    
    SLICE_X113Y34        FDRE (Setup_fdre_C_D)       -0.043    38.275    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                 34.835    

Slack (MET) :             34.864ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.376ns (29.640%)  route 3.266ns (70.360%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 37.772 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.254ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.873    -1.254    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.478    -0.776 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          1.174     0.398    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y34        LUT3 (Prop_lut3_I1_O)        0.322     0.720 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.440     1.160    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.328     1.488 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.302     1.790    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I1_O)        0.124     1.914 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.810     2.724    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=9, routed)           0.541     3.389    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.693    37.772    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/C
                         clock pessimism              0.640    38.411    
                         clock uncertainty           -0.093    38.318    
    SLICE_X113Y34        FDRE (Setup_fdre_C_D)       -0.066    38.252    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                 34.864    

Slack (MET) :             34.876ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.376ns (29.640%)  route 3.266ns (70.360%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 37.772 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.254ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.873    -1.254    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.478    -0.776 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          1.174     0.398    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y34        LUT3 (Prop_lut3_I1_O)        0.322     0.720 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.440     1.160    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.328     1.488 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.302     1.790    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I1_O)        0.124     1.914 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.810     2.724    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=9, routed)           0.541     3.389    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.693    37.772    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_4/C
                         clock pessimism              0.640    38.411    
                         clock uncertainty           -0.093    38.318    
    SLICE_X113Y34        FDRE (Setup_fdre_C_D)       -0.054    38.264    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                 34.876    

Slack (MET) :             34.987ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.555ns (33.384%)  route 3.103ns (66.616%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 37.770 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.257ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.870    -1.257    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.419    -0.838 r  VGA_inst/VGA_driver_inst/HTeller_reg[1]/Q
                         net (fo=9, routed)           1.274     0.437    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[1]
    SLICE_X109Y33        LUT5 (Prop_lut5_I0_O)        0.299     0.736 f  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=13, routed)          0.960     1.696    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y34        LUT4 (Prop_lut4_I2_O)        0.149     1.845 f  VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_6/O
                         net (fo=2, routed)           0.600     2.445    VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_6_n_0
    SLICE_X109Y34        LUT5 (Prop_lut5_I3_O)        0.361     2.806 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_2/O
                         net (fo=1, routed)           0.268     3.074    VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_2_n_0
    SLICE_X109Y34        LUT6 (Prop_lut6_I0_O)        0.327     3.401 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_1/O
                         net (fo=1, routed)           0.000     3.401    VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_1_n_0
    SLICE_X109Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.691    37.770    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
                         clock pessimism              0.681    38.450    
                         clock uncertainty           -0.093    38.357    
    SLICE_X109Y34        FDRE (Setup_fdre_C_D)        0.031    38.388    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                 34.987    

Slack (MET) :             35.005ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.376ns (30.545%)  route 3.129ns (69.455%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 37.772 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.254ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.873    -1.254    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.478    -0.776 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          1.174     0.398    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y34        LUT3 (Prop_lut3_I1_O)        0.322     0.720 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.440     1.160    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.328     1.488 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.302     1.790    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I1_O)        0.124     1.914 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.810     2.724    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=9, routed)           0.403     3.251    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.693    37.772    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X113Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/C
                         clock pessimism              0.640    38.411    
                         clock uncertainty           -0.093    38.318    
    SLICE_X113Y34        FDRE (Setup_fdre_C_D)       -0.062    38.256    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 35.005    

Slack (MET) :             35.091ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.376ns (30.900%)  route 3.077ns (69.100%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 37.772 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.254ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.873    -1.254    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.478    -0.776 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          1.174     0.398    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y34        LUT3 (Prop_lut3_I1_O)        0.322     0.720 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.440     1.160    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.328     1.488 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.302     1.790    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I1_O)        0.124     1.914 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.810     2.724    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=9, routed)           0.351     3.199    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X112Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.693    37.772    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_7/C
                         clock pessimism              0.640    38.411    
                         clock uncertainty           -0.093    38.318    
    SLICE_X112Y34        FDRE (Setup_fdre_C_D)       -0.028    38.290    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                 35.091    

Slack (MET) :             35.091ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.376ns (30.900%)  route 3.077ns (69.100%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 37.772 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.254ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.873    -1.254    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.478    -0.776 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          1.174     0.398    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y34        LUT3 (Prop_lut3_I1_O)        0.322     0.720 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.440     1.160    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I3_O)        0.328     1.488 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.302     1.790    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I1_O)        0.124     1.914 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.810     2.724    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=9, routed)           0.351     3.199    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X112Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.693    37.772    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y34        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_8/C
                         clock pessimism              0.640    38.411    
                         clock uncertainty           -0.093    38.318    
    SLICE_X112Y34        FDRE (Setup_fdre_C_D)       -0.028    38.290    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                 35.091    

Slack (MET) :             35.155ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 1.090ns (24.005%)  route 3.451ns (75.995%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 37.769 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.257ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.870    -1.257    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.419    -0.838 f  VGA_inst/VGA_driver_inst/HTeller_reg[1]/Q
                         net (fo=9, routed)           1.274     0.437    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[1]
    SLICE_X109Y33        LUT5 (Prop_lut5_I0_O)        0.299     0.736 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=13, routed)          0.201     0.936    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X109Y33        LUT6 (Prop_lut6_I5_O)        0.124     1.060 f  VGA_inst/VGA_driver_inst/VTeller[0]_i_2/O
                         net (fo=7, routed)           0.865     1.925    VGA_inst/VGA_driver_inst/VTeller[0]_i_2_n_0
    SLICE_X108Y32        LUT3 (Prop_lut3_I0_O)        0.124     2.049 f  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=3, routed)           1.111     3.160    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I0_O)        0.124     3.284 r  VGA_inst/VGA_driver_inst/VTeller[3]_i_1/O
                         net (fo=1, routed)           0.000     3.284    VGA_inst/VGA_driver_inst/VTeller[3]
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.690    37.769    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[3]/C
                         clock pessimism              0.683    38.451    
                         clock uncertainty           -0.093    38.358    
    SLICE_X108Y33        FDRE (Setup_fdre_C_D)        0.081    38.439    VGA_inst/VGA_driver_inst/VTeller_reg[3]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                 35.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.984%)  route 0.100ns (35.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.635    -0.598    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X106Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/Q
                         net (fo=20, routed)          0.100    -0.356    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[5]
    SLICE_X107Y34        LUT6 (Prop_lut6_I2_O)        0.045    -0.311 r  VGA_inst/VGA_driver_inst/VTeller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    VGA_inst/VGA_driver_inst/VTeller[8]
    SLICE_X107Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.904    -0.834    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X107Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[8]/C
                         clock pessimism              0.249    -0.585    
    SLICE_X107Y34        FDRE (Hold_fdre_C_D)         0.091    -0.494    VGA_inst/VGA_driver_inst/VTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.011%)  route 0.218ns (53.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.635    -0.598    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X106Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  VGA_inst/VGA_driver_inst/VTeller_reg[5]/Q
                         net (fo=20, routed)          0.218    -0.238    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[5]
    SLICE_X108Y35        LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  VGA_inst/VGA_driver_inst/VTeller[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    VGA_inst/VGA_driver_inst/VTeller[1]
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.905    -0.833    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[1]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X108Y35        FDRE (Hold_fdre_C_D)         0.120    -0.463    VGA_inst/VGA_driver_inst/VTeller_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.635    -0.598    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/Q
                         net (fo=17, routed)          0.204    -0.253    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[5]
    SLICE_X111Y33        LUT5 (Prop_lut5_I1_O)        0.042    -0.211 r  VGA_inst/VGA_driver_inst/HTeller[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA_inst/VGA_driver_inst/HTeller[6]
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.904    -0.834    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[6]/C
                         clock pessimism              0.236    -0.598    
    SLICE_X111Y33        FDRE (Hold_fdre_C_D)         0.107    -0.491    VGA_inst/VGA_driver_inst/HTeller_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.635    -0.598    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X106Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  VGA_inst/VGA_driver_inst/VTeller_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.272    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[0]
    SLICE_X106Y34        LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  VGA_inst/VGA_driver_inst/VTeller[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    VGA_inst/VGA_driver_inst/VTeller[0]
    SLICE_X106Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.904    -0.834    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X106Y34        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[0]/C
                         clock pessimism              0.236    -0.598    
    SLICE_X106Y34        FDRE (Hold_fdre_C_D)         0.091    -0.507    VGA_inst/VGA_driver_inst/VTeller_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.207%)  route 0.199ns (48.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  VGA_inst/VGA_driver_inst/VTeller_reg[3]/Q
                         net (fo=11, routed)          0.199    -0.236    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[3]
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  VGA_inst/VGA_driver_inst/Vsync_i_2/O
                         net (fo=1, routed)           0.000    -0.191    VGA_inst/VGA_driver_inst/Vsync_i_2_n_0
    SLICE_X110Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.904    -0.834    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.272    -0.562    
    SLICE_X110Y33        FDRE (Hold_fdre_C_D)         0.091    -0.471    VGA_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.804%)  route 0.219ns (51.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/Q
                         net (fo=11, routed)          0.219    -0.215    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[2]
    SLICE_X108Y35        LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  VGA_inst/VGA_driver_inst/VTeller[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    VGA_inst/VGA_driver_inst/VTeller[4]
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.905    -0.833    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X108Y35        FDRE (Hold_fdre_C_D)         0.121    -0.462    VGA_inst/VGA_driver_inst/VTeller_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.635    -0.598    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/Q
                         net (fo=17, routed)          0.204    -0.253    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[5]
    SLICE_X111Y33        LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  VGA_inst/VGA_driver_inst/HTeller[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    VGA_inst/VGA_driver_inst/HTeller[5]
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.904    -0.834    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
                         clock pessimism              0.236    -0.598    
    SLICE_X111Y33        FDRE (Hold_fdre_C_D)         0.091    -0.507    VGA_inst/VGA_driver_inst/HTeller_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/Q
                         net (fo=11, routed)          0.223    -0.212    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[2]
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  VGA_inst/VGA_driver_inst/VTeller[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    VGA_inst/VGA_driver_inst/VTeller[3]
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.903    -0.835    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[3]/C
                         clock pessimism              0.236    -0.599    
    SLICE_X108Y33        FDRE (Hold_fdre_C_D)         0.121    -0.478    VGA_inst/VGA_driver_inst/VTeller_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.635    -0.598    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  VGA_inst/VGA_driver_inst/VTeller_reg[6]/Q
                         net (fo=11, routed)          0.233    -0.200    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[6]
    SLICE_X108Y35        LUT5 (Prop_lut5_I2_O)        0.045    -0.155 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    VGA_inst/VGA_driver_inst/VTeller[7]
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.905    -0.833    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y35        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.235    -0.598    
    SLICE_X108Y35        FDRE (Hold_fdre_C_D)         0.131    -0.467    VGA_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/Q
                         net (fo=11, routed)          0.223    -0.212    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[2]
    SLICE_X108Y33        LUT6 (Prop_lut6_I4_O)        0.045    -0.167 r  VGA_inst/VGA_driver_inst/VTeller[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    VGA_inst/VGA_driver_inst/VTeller[2]
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.903    -0.835    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
                         clock pessimism              0.236    -0.599    
    SLICE_X108Y33        FDRE (Hold_fdre_C_D)         0.120    -0.479    VGA_inst/VGA_driver_inst/VTeller_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0    clk_deler/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.730      38.481     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.730      173.630    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y34    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_6/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y1    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



