// Seed: 4016047429
module module_0;
  logic id_1 = id_1 != -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    input tri id_9,
    output wire id_10
);
  wire id_12;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd40
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  logic id_4;
  ;
  buf primCall (id_2, id_3);
endmodule
