
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.020269                       # Number of seconds simulated
sim_ticks                                 20269074001                       # Number of ticks simulated
final_tick                                20269074001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 428676                       # Simulator instruction rate (inst/s)
host_op_rate                                   429642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              525035324                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649084                       # Number of bytes of host memory used
host_seconds                                    38.61                       # Real time elapsed on the host
sim_insts                                    16549112                       # Number of instructions simulated
sim_ops                                      16586410                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           34560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          113472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              148032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          34560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4032                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4032                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              540                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1773                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2313                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            63                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  63                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1705061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5598282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7303343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1705061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1705061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          198924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                198924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          198924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1705061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5598282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7502267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       540.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1773.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.039853590524                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             2                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             2                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4755                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  30                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2313                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          63                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        63                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  148032                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     2048                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   148032                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  4032                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                231                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 70                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 90                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                196                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               138                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    20268931793                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2313                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    63                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2193                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      110                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          285                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     520.982456                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    344.064757                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    391.851855                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            47     16.49%     16.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           54     18.95%     35.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           36     12.63%     48.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           20      7.02%     55.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      5.26%     60.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      3.86%     64.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      2.81%     67.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.05%     68.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           91     31.93%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           285                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1113.500000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     342.552186                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1498.359269                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2175            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              2                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              2                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        34560                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       113472                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1705060.625773774227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5598282.387957225554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 101040.629675482924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          540                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1773                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           63                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     19336027                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     54567186                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  40556959736                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35807.46                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30776.75                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 643761265.65                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      30534463                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 73903213                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11565000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13201.24                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31951.24                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          7.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        2.03                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2026                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       29                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  87.59                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 46.03                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     8530695.20                       # Average gap between requests
system.mem_ctrl.pageHitRate                     86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1113840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7397040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  167040                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16708410                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                863040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         81574980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         14451840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        4804934820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              4947456330                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             244.088917                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           20229784248                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1144441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8320000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   20013658044                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     37631246                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       29441214                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    178879056                       # Time in different power states
system.mem_ctrl_1.actEnergy                    956760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    504735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  9117780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              19860510                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1605120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         96906270                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         18013920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4793068860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              4964004915                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             244.905362                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           20221260946                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2575899                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       10140000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   19961916879                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     46910858                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       35027889                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    212502476                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  427692                       # Number of BP lookups
system.cpu.branchPred.condPredicted            417455                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7050                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               424795                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  420880                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.078379                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2429                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                242                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         18243991                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    16549112                       # Number of instructions committed
system.cpu.committedOps                      16586410                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         21229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.102415                       # CPI: cycles per instruction
system.cpu.ipc                               0.907099                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 8256351     49.78%     49.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                     10      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                6631973     39.98%     89.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1698060     10.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 16586410                       # Class of committed instruction
system.cpu.tickCycles                        17575149                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          668842                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions            7901041                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions           6699690                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1672634                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.357963                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7961234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2339.475169                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.357963                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31854879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31854879                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6263132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6263132                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1694535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1694535                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           82                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           82                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      7957667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7957667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7957667                       # number of overall hits
system.cpu.dcache.overall_hits::total         7957667                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1776                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1776                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3262                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         5038                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5038                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5038                       # number of overall misses
system.cpu.dcache.overall_misses::total          5038                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     82591740                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     82591740                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    395296022                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    395296022                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    477887762                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    477887762                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    477887762                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    477887762                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6264908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6264908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1697797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1697797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7962705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7962705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7962705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7962705                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001921                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000633                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000633                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46504.358108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46504.358108                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121182.103617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121182.103617                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94856.641921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94856.641921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94856.641921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94856.641921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2783                       # number of writebacks
system.cpu.dcache.writebacks::total              2783                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1617                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1617                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1758                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1645                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3403                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     76489017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     76489017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    195923739                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    195923739                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    272412756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    272412756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    272412756                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    272412756                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000427                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43509.110922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43509.110922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119102.576900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119102.576900                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80050.765795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80050.765795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80050.765795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80050.765795                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2891                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           303.284570                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2242100                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               597                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3755.611390                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   303.284570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.592353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.592353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4484799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4484799                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2241503                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2241503                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2241503                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2241503                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2241503                       # number of overall hits
system.cpu.icache.overall_hits::total         2241503                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          598                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           598                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          598                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          598                       # number of overall misses
system.cpu.icache.overall_misses::total           598                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71192880                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71192880                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71192880                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71192880                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71192880                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71192880                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2242101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2242101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2242101                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2242101                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2242101                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2242101                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000267                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000267                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000267                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000267                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000267                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000267                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 119051.638796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 119051.638796                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 119051.638796                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 119051.638796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 119051.638796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 119051.638796                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69866346                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69866346                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69866346                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69866346                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69866346                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69866346                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000267                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000267                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000267                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000267                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 116833.354515                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 116833.354515                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 116833.354515                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 116833.354515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 116833.354515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 116833.354515                       # average overall mshr miss latency
system.cpu.icache.replacements                    201                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1909.973652                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               6772                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             2313                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             2.927799                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   238.417754                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  1671.555898                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.116415                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.816189                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.932604                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1987                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1730                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.970215                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            56585                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           56585                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks         2783                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         2783                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data           18                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           57                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data         1601                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         1658                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           57                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data         1619                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            1676                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           57                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data         1619                       # number of overall hits
system.cpu.l2cache.overall_hits::total           1676                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data         1627                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         1627                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          541                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          157                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          698                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          541                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         1784                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          2325                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          541                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         1784                       # number of overall misses
system.cpu.l2cache.overall_misses::total         2325                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    188031195                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    188031195                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     65341243                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     18762568                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     84103811                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     65341243                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    206793763                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    272135006                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     65341243                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    206793763                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    272135006                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks         2783                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         2783                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data         1645                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         1645                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          598                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data         1758                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         2356                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          598                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         3403                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         4001                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          598                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         3403                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         4001                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.989058                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.989058                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.904682                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.089306                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.296265                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.904682                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.524243                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.581105                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.904682                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.524243                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.581105                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 115569.265519                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 115569.265519                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 120778.637708                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119506.802548                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 120492.565903                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 120778.637708                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 115915.786435                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 117047.314409                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 120778.637708                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 115915.786435                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 117047.314409                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks           63                       # number of writebacks
system.cpu.l2cache.writebacks::total               63                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data         1627                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         1627                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          541                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          146                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          687                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          541                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         1773                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         2314                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          541                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         1773                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         2314                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    151879255                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    151879255                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     53342443                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14381895                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     67724338                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     53342443                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    166261150                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    219603593                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     53342443                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    166261150                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    219603593                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.989058                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.989058                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.904682                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083049                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.291596                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.904682                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.521011                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.578355                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.904682                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.521011                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.578355                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 93349.265519                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 93349.265519                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 98599.709797                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98506.130137                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98579.822416                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 98599.709797                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 93773.914270                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 94902.157736                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 98599.709797                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 93773.914270                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 94902.157736                       # average overall mshr miss latency
system.cpu.l2cache.replacements                   326                       # number of replacements
system.l2bus.snoop_filter.tot_requests           7093                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           49                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              162                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          161                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2355                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2846                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               572                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1645                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1645                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2356                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1396                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9697                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   11093                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        38208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       395904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   434112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               326                       # Total snoops (count)
system.l2bus.snoopTraffic                        4032                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4327                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054541                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.228124                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4092     94.57%     94.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                      234      5.41%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4327                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             20247975                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3316335                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            18916985                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          2477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  20269074001                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           63                       # Transaction distribution
system.membus.trans_dist::CleanEvict              101                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1627                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           686                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         4790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       152064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2313                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3031919                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           14572794                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
