LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '7678' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 20:12:33 2022
  
---------------------------------------------------------------------------------
|                    LVS detail routing verification report                     |
|-------------------------------------------------------------------------------|
|                   | Total nets Open nets Open  Float Tail Loop Pillar Warning | 
|-------------------------------------------------------------------------------|
| Signal nets       | 12586      7678      16076 0     0    0    -      -       | 
| Logic nets        | 2          1         4     0     0    0    -      -       | 
| Shield nets       | 0          0         0     0     0    0    -      -       | 
| Power/Ground nets | -          -         -     -     -    -    -      -       | 
| DontRoute nets    | 13         0         0     0     0    0    -      -       | 
---------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------
|                     LVS open distance distribution (micron)                      |
|----------------------------------------------------------------------------------|
|        | Total: 56500.05 11.75 23.49 35.24 46.98 58.73 70.47 82.22 105.71 117.46 | 
|----------------------------------------------------------------------------------|
| % open | 100             94.11 4.48  0.75  0.35  0.21  0.06  0.01  0.02   0.02   | 
| # open | 16076           15129 720   121   56    33    9     1     3      4      | 
------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 501M, CVMEM - 2371M, PVMEM - 3059M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Thu Dec 22 20:12:33 2022
  
--------------------------------------------------------------------------------------------------------
|                                       DRC verification report                                        |
|------------------------------------------------------------------------------------------------------|
|                       | TOTAL metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10 | 
|------------------------------------------------------------------------------------------------------|
| Grid                  | 0     0      0      0      0      0      0      0      0      0      0       | 
| Width                 | 0     0      0      0      0      0      0      0      0      0      0       | 
| Minimum samenet space | 0     0      0      0      0      0      0      0      0      0      0       | 
| Fat samenet space     | 0     -      0      0      0      0      0      0      0      0      0       | 
| Minimum diffnet space | 0     0      0      0      0      0      0      0      0      0      0       | 
| Fat diffnet space     | 0     -      0      0      0      0      0      0      0      0      0       | 
| Diffnet short         | 0     0      0      0      0      0      0      0      0      0      0       | 
| Prohibited routing    | 0     0      0      0      0      0      0      0      0      0      0       | 
|                       | TOTAL CO     via1   via2   via3   via4   via5   via6   via7   via8   via9    | 
| Grid                  | 0     0      0      0      0      0      0      0      0      0      0       | 
| Size                  | 0     -      0      0      0      0      0      0      0      0      0       | 
| Minimum space         | 0     0      0      0      0      0      0      0      0      0      0       | 
--------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 503M, CVMEM - 2340M, PVMEM - 3059M)
info CHK10: Checking placement...
info Found 7484 movable and 140 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------
|                                           Placement Errors                                           |
|------------------------------------------------------------------------------------------------------|
| Name                   Count Status Description                                                      | 
|------------------------------------------------------------------------------------------------------|
| not_placed             0     Passed Cell is not placed                                               | 
| macro_not_fixed        0     Passed Macro cell is not fixed                                          | 
| cannot_be_legalized    0     Passed Cell can't be legalized                                          | 
| outside_region         0     Passed Cell is placed outside of its hard region or inside a prohibited | 
|                                     hard region                                                      | 
| outside_partition      0     Passed Cell is placed outside partition                                 | 
| close_to_boundary      0     Passed Cell is close to partition boundary                              | 
| close_to_macro         0     Passed Cell is close to macro blockages                                 | 
| macro_overlap          0     Passed Macros are overlapping each other                                | 
| macro_boundary_overlap 0     Passed Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 503M, CVMEM - 2371M, PVMEM - 3059M)
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'Region_Utilization': Region Utilization Report
Generated on Thu Dec 22 20:12:34 2022
  
------------------------------------------------------------------------------------------------------------------
|                                           Report Region Utilization                                            |
|----------------------------------------------------------------------------------------------------------------|
|   | Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) | 
|----------------------------------------------------------------------------------------------------------------|
| 0 | integrationMult  -  -   8900.36   16417.3        8900.36      54.2135               49.9                   | 
------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 503M, CVMEM - 2371M, PVMEM - 3059M)
