{"vcs1":{"timestamp_begin":1684352483.510651917, "rt":1.32, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684352484.923354671, "rt":1.22, "ut":0.44, "st":0.19}}
{"link":{"timestamp_begin":1684352486.215354696, "rt":0.55, "ut":0.24, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684352482.857675953}
{"VCS_COMP_START_TIME": 1684352482.857675953}
{"VCS_COMP_END_TIME": 1684352489.167317878}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330260}}
{"stitch_vcselab": {"peak_mem": 228280}}
