INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/40g-udp-parser-fsm/40g-udp-parser-fsm.srcs/sources_1/new/udp-parser-top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_parser_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/40g-udp-parser-fsm/40g-udp-parser-fsm.srcs/sim_1/new/upd_parser_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upd_parser_tb
