{
  "design": {
    "design_info": {
      "boundary_crc": "0xE44AF6B6E44AF6B6",
      "device": "xc7a35tcpg236-1",
      "name": "test_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "test_0": ""
    },
    "ports": {
      "a_0": {
        "direction": "I"
      },
      "b_0": {
        "direction": "O"
      }
    },
    "components": {
      "test_0": {
        "vlnv": "xilinx.com:module_ref:test:1.0",
        "xci_name": "test_1_test_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "test",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "a_0",
          "test_0/a"
        ]
      },
      "test_0_b": {
        "ports": [
          "test_0/b",
          "b_0"
        ]
      }
    }
  }
}