{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 24 16:15:21 2012 " "Info: Processing started: Fri Aug 24 16:15:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decod7seg -c decod7seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decod7seg -c decod7seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IQCU_SHOW_NUM_THREADS" "4 " "Info: Parallel compilation will use up to 4 processor(s)" {  } {  } 0 0 "Parallel compilation will use up to %1!i! processor(s)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[0\] s4\[5\] 39.456 ns Longest " "Info: Longest tpd from source pin \"a\[0\]\" to destination pin \"s4\[5\]\" is 39.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns a\[0\] 1 PIN PIN_U4 379 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 379; PIN Node = 'a\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.048 ns) + CELL(0.378 ns) 7.258 ns Equal82~91 2 COMB LCCOMB_X25_Y16_N24 46 " "Info: 2: + IC(6.048 ns) + CELL(0.378 ns) = 7.258 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 46; COMB Node = 'Equal82~91'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.426 ns" { a[0] Equal82~91 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.580 ns) + CELL(0.275 ns) 11.113 ns Equal0~78 3 COMB LCCOMB_X28_Y23_N22 12 " "Info: 3: + IC(3.580 ns) + CELL(0.275 ns) = 11.113 ns; Loc. = LCCOMB_X28_Y23_N22; Fanout = 12; COMB Node = 'Equal0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { Equal82~91 Equal0~78 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.192 ns) + CELL(0.438 ns) 17.743 ns Equal0~80 4 COMB LCCOMB_X34_Y11_N18 3 " "Info: 4: + IC(6.192 ns) + CELL(0.438 ns) = 17.743 ns; Loc. = LCCOMB_X34_Y11_N18; Fanout = 3; COMB Node = 'Equal0~80'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { Equal0~78 Equal0~80 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.389 ns) 19.391 ns WideOr2~7360 5 COMB LCCOMB_X29_Y14_N10 1 " "Info: 5: + IC(1.259 ns) + CELL(0.389 ns) = 19.391 ns; Loc. = LCCOMB_X29_Y14_N10; Fanout = 1; COMB Node = 'WideOr2~7360'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Equal0~80 WideOr2~7360 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 19.780 ns WideOr2~7361 6 COMB LCCOMB_X29_Y14_N12 1 " "Info: 6: + IC(0.239 ns) + CELL(0.150 ns) = 19.780 ns; Loc. = LCCOMB_X29_Y14_N12; Fanout = 1; COMB Node = 'WideOr2~7361'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { WideOr2~7360 WideOr2~7361 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.150 ns) 21.552 ns WideOr2~7362 7 COMB LCCOMB_X32_Y24_N24 1 " "Info: 7: + IC(1.622 ns) + CELL(0.150 ns) = 21.552 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 1; COMB Node = 'WideOr2~7362'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { WideOr2~7361 WideOr2~7362 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.393 ns) 23.987 ns WideOr2~7376 8 COMB LCCOMB_X25_Y14_N30 1 " "Info: 8: + IC(2.042 ns) + CELL(0.393 ns) = 23.987 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 1; COMB Node = 'WideOr2~7376'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { WideOr2~7362 WideOr2~7376 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.275 ns) 25.604 ns WideOr2~7377 9 COMB LCCOMB_X23_Y21_N16 2 " "Info: 9: + IC(1.342 ns) + CELL(0.275 ns) = 25.604 ns; Loc. = LCCOMB_X23_Y21_N16; Fanout = 2; COMB Node = 'WideOr2~7377'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { WideOr2~7376 WideOr2~7377 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.664 ns) + CELL(0.410 ns) 29.678 ns WideOr2~7382 10 COMB LCCOMB_X37_Y12_N18 2 " "Info: 10: + IC(3.664 ns) + CELL(0.410 ns) = 29.678 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 2; COMB Node = 'WideOr2~7382'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { WideOr2~7377 WideOr2~7382 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 30.344 ns WideOr2~7466 11 COMB LCCOMB_X37_Y12_N26 7 " "Info: 11: + IC(0.273 ns) + CELL(0.393 ns) = 30.344 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 7; COMB Node = 'WideOr2~7466'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { WideOr2~7382 WideOr2~7466 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.419 ns) 31.062 ns WideOr12~2622 12 COMB LCCOMB_X37_Y12_N20 1 " "Info: 12: + IC(0.299 ns) + CELL(0.419 ns) = 31.062 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 1; COMB Node = 'WideOr12~2622'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { WideOr2~7466 WideOr12~2622 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.150 ns) 32.994 ns WideOr19 13 COMB LCCOMB_X29_Y18_N8 1 " "Info: 13: + IC(1.782 ns) + CELL(0.150 ns) = 32.994 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 1; COMB Node = 'WideOr19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { WideOr12~2622 WideOr19 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.810 ns) + CELL(2.652 ns) 39.456 ns s4\[5\] 14 PIN PIN_AA25 0 " "Info: 14: + IC(3.810 ns) + CELL(2.652 ns) = 39.456 ns; Loc. = PIN_AA25; Fanout = 0; PIN Node = 's4\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { WideOr19 s4[5] } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.304 ns ( 18.51 % ) " "Info: Total cell delay = 7.304 ns ( 18.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "32.152 ns ( 81.49 % ) " "Info: Total interconnect delay = 32.152 ns ( 81.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "39.456 ns" { a[0] Equal82~91 Equal0~78 Equal0~80 WideOr2~7360 WideOr2~7361 WideOr2~7362 WideOr2~7376 WideOr2~7377 WideOr2~7382 WideOr2~7466 WideOr12~2622 WideOr19 s4[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "39.456 ns" { a[0] {} a[0]~combout {} Equal82~91 {} Equal0~78 {} Equal0~80 {} WideOr2~7360 {} WideOr2~7361 {} WideOr2~7362 {} WideOr2~7376 {} WideOr2~7377 {} WideOr2~7382 {} WideOr2~7466 {} WideOr12~2622 {} WideOr19 {} s4[5] {} } { 0.000ns 0.000ns 6.048ns 3.580ns 6.192ns 1.259ns 0.239ns 1.622ns 2.042ns 1.342ns 3.664ns 0.273ns 0.299ns 1.782ns 3.810ns } { 0.000ns 0.832ns 0.378ns 0.275ns 0.438ns 0.389ns 0.150ns 0.150ns 0.393ns 0.275ns 0.410ns 0.393ns 0.419ns 0.150ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQCU_MULTITHREAD_RESULT" "1.0 1 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 1 processor(s) on your system out of 4 processor(s) allowed" { { "Info" "IQCU_MULTITHREAD_SUB_RESULT" "100 1  " "Info: 100% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processor(s) on your system out of %3!i! processor(s) allowed" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Allocated 182 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 24 16:15:23 2012 " "Info: Processing ended: Fri Aug 24 16:15:23 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
