- ğŸ‘‹ Hi, Iâ€™m @adit006
- ğŸ‘€ Iâ€™m interested in design verification 
- ğŸŒ± Iâ€™m currently learning coding in system verilog 
- ğŸ’ï¸ Iâ€™m looking to collaborate on project which related to SOC/IP verification 


<!---
adit006/adit006 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
