// Seed: 4080147796
module module_0 (
    output supply1 id_0,
    output tri1 id_1
);
  reg id_4;
  assign id_1 = id_3;
  wire id_5;
  logic [7:0] id_6;
  always @(id_3) begin : LABEL_0
    assign id_1 = id_4;
  end
  assign module_1.id_3 = 0;
  assign id_6[1-1] = 1;
  wire id_7;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output wor   id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output wand  id_7,
    output uwire id_8
);
  assign id_7 = 1 + 1'h0;
  wire id_10 = "" * 1;
  wire id_11;
  tri  id_12 = 1;
  module_0 modCall_1 (
      id_7,
      id_3
  );
  wire id_13;
endmodule
