#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 21 11:17:30 2024
# Process ID: 60594
# Current directory: /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new
# Command line: vivado
# Log file: /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/vivado.log
# Journal file: /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/vivado.jou
# Running On: fasic-beast1.fnal.gov, OS: Linux, CPU Frequency: 1283.020 MHz, CPU Physical cores: 32, Host memory: 540748 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1 -part xczu9eg-ffvb1156-2-e
set_property board_part xilinx.com:zcu102:part0:3.4 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
create_bd_port -dir I ConfigOut_0
create_bd_port -dir O SuperpixSel_0
create_bd_port -dir O ConfigClk_0
create_bd_port -dir O Reset_not_0
create_bd_port -dir O ConfigIn_0
create_bd_port -dir O ConfigLoad_0
save_bd_design
open_bd_design {/asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins rst_ps8_0_99M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps8_0_99M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
validate_bd_design
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
save_bd_design
validate_bd_design
make_wrapper -files [get_files /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
add_files -norecurse -scan_for_includes {/asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface_top.v}
import_files -norecurse {/asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface_top.v}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {/asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_slave_interface.sv /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/axi4lite_interface/mem_regs.sv /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv}
import_files -norecurse {/asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_slave_interface.sv /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/axi4lite_interface/mem_regs.sv /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference configReg_interface_top configReg_interface_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/configReg_interface_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins configReg_interface_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins configReg_interface_0/ConfigOut]
endgroup
undo
connect_bd_net [get_bd_ports ConfigOut_0] [get_bd_pins configReg_interface_0/ConfigOut]
startgroup
set_property location {468 -237} [get_bd_ports SuperpixSel_0]
set_property location {478 -217} [get_bd_ports ConfigClk_0]
set_property location {498 123} [get_bd_ports ConfigIn_0]
set_property location {498 73} [get_bd_ports ConfigLoad_0]
set_property location {498 153} [get_bd_ports Reset_not_0]
endgroup
undo
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/configReg_interface_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins configReg_interface_0/S_AXI]
startgroup
connect_bd_net [get_bd_ports ConfigClk_0] [get_bd_pins configReg_interface_0/ConfigClk]
endgroup
connect_bd_net [get_bd_ports SuperpixSel_0] [get_bd_pins configReg_interface_0/SuperpixSel]
connect_bd_net [get_bd_ports ConfigLoad_0] [get_bd_pins configReg_interface_0/ConfigLoad]
connect_bd_net [get_bd_ports ConfigIn_0] [get_bd_pins configReg_interface_0/ConfigIn]
connect_bd_net [get_bd_ports Reset_not_0] [get_bd_pins configReg_interface_0/Reset_not]
connect_bd_net [get_bd_ports ConfigOut_0] [get_bd_pins configReg_interface_0/ConfigOut]
save_bd_design
validate_bd_design
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
file mkdir /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1/project_1.srcs/constrs_1
add_files -fileset constrs_1 -norecurse /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.srcs/constrs_1/new/configReg_interface.xdc
import_files -fileset constrs_1 /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado/configReg_interface/configReg_interface.srcs/constrs_1/new/configReg_interface.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
open_bd_design {/asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /asic/projects/C/CMS_PIX_28/nehak/spacely/spacely-caribou-common-blocks/configReg_interface/vivado_new/project_1/design_1_wrapper.xsa
