
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003267    0.025256    0.165472    0.317474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025256    0.000192    0.317666 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009485    0.057752    0.377818    0.695484 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057752    0.000400    0.695883 ^ fanout73/A (sg13g2_buf_8)
     7    0.044374    0.035479    0.091310    0.787193 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035743    0.001673    0.788866 ^ _128_/A (sg13g2_inv_2)
     5    0.022356    0.042508    0.048310    0.837176 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042584    0.001493    0.838669 v _293_/D (sg13g2_dfrbpq_1)
                                              0.838669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402002   clock uncertainty
                                  0.000000    0.402002   clock reconvergence pessimism
                                 -0.040708    0.361293   library hold time
                                              0.361293   data required time
---------------------------------------------------------------------------------------------
                                              0.361293   data required time
                                             -0.838669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477376   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003267    0.025256    0.165472    0.317474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025256    0.000192    0.317666 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009485    0.057752    0.377818    0.695484 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057752    0.000400    0.695883 ^ fanout73/A (sg13g2_buf_8)
     7    0.044374    0.035479    0.091310    0.787193 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035629    0.000661    0.787854 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001799    0.027428    0.058163    0.846017 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027428    0.000068    0.846085 v _294_/D (sg13g2_dfrbpq_1)
                                              0.846085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401898   clock uncertainty
                                  0.000000    0.401898   clock reconvergence pessimism
                                 -0.035905    0.365993   library hold time
                                              0.365993   data required time
---------------------------------------------------------------------------------------------
                                              0.365993   data required time
                                             -0.846085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480091   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001995    0.020724    0.161792    0.313326 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020724    0.000077    0.313403 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012564    0.069759    0.386086    0.699489 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.069761    0.000478    0.699967 ^ fanout52/A (sg13g2_buf_8)
     8    0.044044    0.035776    0.096872    0.796839 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.036153    0.002206    0.799045 ^ _195_/B (sg13g2_xor2_1)
     2    0.009490    0.044923    0.082466    0.881511 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044932    0.000624    0.882134 v _196_/B (sg13g2_xor2_1)
     1    0.002021    0.025260    0.053470    0.935605 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025260    0.000133    0.935737 v _295_/D (sg13g2_dfrbpq_2)
                                              0.935737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399965   clock uncertainty
                                  0.000000    0.399965   clock reconvergence pessimism
                                 -0.035611    0.364354   library hold time
                                              0.364354   data required time
---------------------------------------------------------------------------------------------
                                              0.364354   data required time
                                             -0.935737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571383   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001995    0.020724    0.161792    0.313326 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020724    0.000077    0.313403 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012564    0.069759    0.386086    0.699489 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.069761    0.000478    0.699967 ^ fanout52/A (sg13g2_buf_8)
     8    0.044044    0.035776    0.096872    0.796839 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.036154    0.002213    0.799052 ^ _199_/B (sg13g2_xnor2_1)
     2    0.009285    0.065674    0.083335    0.882387 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065706    0.000586    0.882973 v _200_/B (sg13g2_xor2_1)
     1    0.001642    0.023906    0.059716    0.942689 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023907    0.000064    0.942752 v _296_/D (sg13g2_dfrbpq_1)
                                              0.942752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399964   clock uncertainty
                                  0.000000    0.399964   clock reconvergence pessimism
                                 -0.035149    0.364815   library hold time
                                              0.364815   data required time
---------------------------------------------------------------------------------------------
                                              0.364815   data required time
                                             -0.942752   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577937   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006842    0.038131    0.174929    0.324893 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038135    0.000374    0.325267 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008851    0.055349    0.382343    0.707611 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.055349    0.000358    0.707969 ^ fanout66/A (sg13g2_buf_8)
     8    0.046305    0.036351    0.090219    0.798188 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.036722    0.002723    0.800911 ^ _198_/A (sg13g2_nand2_1)
     1    0.003477    0.034634    0.046267    0.847178 v _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.034634    0.000139    0.847317 v _203_/B1 (sg13g2_o21ai_1)
     2    0.009865    0.059639    0.063165    0.910482 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.059647    0.000570    0.911052 ^ _204_/B (sg13g2_xor2_1)
     1    0.002579    0.026475    0.061643    0.972695 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026475    0.000173    0.972868 v _297_/D (sg13g2_dfrbpq_2)
                                              0.972868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.400103   clock uncertainty
                                  0.000000    0.400103   clock reconvergence pessimism
                                 -0.036002    0.364101   library hold time
                                              0.364101   data required time
---------------------------------------------------------------------------------------------
                                              0.364101   data required time
                                             -0.972868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608767   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029850    0.003095    0.411113 v fanout56/A (sg13g2_buf_2)
     6    0.029599    0.057364    0.103580    0.514693 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057377    0.000867    0.515560 v _210_/B (sg13g2_xnor2_1)
     1    0.006330    0.050295    0.078375    0.593935 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.050296    0.000262    0.594197 v _211_/B (sg13g2_xnor2_1)
     1    0.002278    0.029359    0.057873    0.652070 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029361    0.000087    0.652157 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002195    0.034733    0.369036    1.021193 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.034733    0.000083    1.021277 v _299_/D (sg13g2_dfrbpq_1)
                                              1.021277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400412   clock uncertainty
                                  0.000000    0.400412   clock reconvergence pessimism
                                 -0.038580    0.361832   library hold time
                                              0.361832   data required time
---------------------------------------------------------------------------------------------
                                              0.361832   data required time
                                             -1.021277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.659445   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064747    0.000393    0.708405 v fanout53/A (sg13g2_buf_1)
     5    0.026024    0.086930    0.133419    0.841825 v fanout53/X (sg13g2_buf_1)
                                                         net53 (net)
                      0.086942    0.001044    0.842869 v _206_/B (sg13g2_xnor2_1)
     2    0.010859    0.075123    0.109974    0.952842 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.075128    0.000701    0.953543 v _208_/A (sg13g2_xor2_1)
     1    0.004668    0.032223    0.081701    1.035244 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.032223    0.000358    1.035603 v _298_/D (sg13g2_dfrbpq_2)
                                              1.035603   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401401   clock uncertainty
                                  0.000000    0.401401   clock reconvergence pessimism
                                 -0.037494    0.363907   library hold time
                                              0.363907   data required time
---------------------------------------------------------------------------------------------
                                              0.363907   data required time
                                             -1.035603   data arrival time
---------------------------------------------------------------------------------------------
                                              0.671696   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040389    0.000981    0.474734 v _144_/A (sg13g2_nand2_1)
     2    0.008196    0.045386    0.050894    0.525628 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045394    0.000467    0.526095 ^ _212_/B (sg13g2_nor2_1)
     2    0.010106    0.042068    0.053528    0.579623 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042086    0.000344    0.579967 v _213_/C (sg13g2_nand3_1)
     2    0.012656    0.063916    0.075798    0.655765 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.063933    0.000844    0.656609 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002020    0.028875    0.061316    0.717924 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028875    0.000136    0.718061 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002165    0.034649    0.368664    1.086725 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034649    0.000081    1.086807 v _300_/D (sg13g2_dfrbpq_2)
                                              1.086807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401951   clock uncertainty
                                  0.000000    0.401951   clock reconvergence pessimism
                                 -0.038273    0.363678   library hold time
                                              0.363678   data required time
---------------------------------------------------------------------------------------------
                                              0.363678   data required time
                                             -1.086807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723128   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029850    0.003095    0.411113 v fanout56/A (sg13g2_buf_2)
     6    0.029599    0.057364    0.103580    0.514693 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057397    0.001294    0.515987 v _182_/B (sg13g2_nand2_1)
     1    0.005721    0.041028    0.054405    0.570392 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.041034    0.000452    0.570844 ^ _217_/A (sg13g2_nor3_1)
     1    0.006242    0.035511    0.049560    0.620404 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.035515    0.000639    0.621043 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003165    0.046370    0.080209    0.701253 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046370    0.000216    0.701469 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003014    0.034619    0.366489    1.067957 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.034619    0.000120    1.068078 ^ _219_/A (sg13g2_inv_1)
     1    0.002121    0.016323    0.026802    1.094880 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016324    0.000135    1.095016 v _301_/D (sg13g2_dfrbpq_1)
                                              1.095016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401534   clock uncertainty
                                  0.000000    0.401534   clock reconvergence pessimism
                                 -0.032387    0.369147   library hold time
                                              0.369147   data required time
---------------------------------------------------------------------------------------------
                                              0.369147   data required time
                                             -1.095016   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725869   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047620    0.000834    5.084230 v _290_/A (sg13g2_inv_1)
     1    0.005618    0.035212    0.042673    5.126904 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.035213    0.000229    5.127132 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400412   clock uncertainty
                                  0.000000    0.400412   clock reconvergence pessimism
                                 -0.104765    0.295647   library removal time
                                              0.295647   data required time
---------------------------------------------------------------------------------------------
                                              0.295647   data required time
                                             -5.127132   data arrival time
---------------------------------------------------------------------------------------------
                                              4.831486   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029824    0.000274    5.174109 v _288_/A (sg13g2_inv_1)
     1    0.005393    0.031016    0.036407    5.210516 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031025    0.000424    5.210941 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.210941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.400103   clock uncertainty
                                  0.000000    0.400103   clock reconvergence pessimism
                                 -0.103450    0.296653   library removal time
                                              0.296653   data required time
---------------------------------------------------------------------------------------------
                                              0.296653   data required time
                                             -5.210941   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914288   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029825    0.000315    5.174150 v _287_/A (sg13g2_inv_1)
     1    0.005468    0.031287    0.036732    5.210883 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031300    0.000220    5.211103 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399964   clock uncertainty
                                  0.000000    0.399964   clock reconvergence pessimism
                                 -0.103594    0.296370   library removal time
                                              0.296370   data required time
---------------------------------------------------------------------------------------------
                                              0.296370   data required time
                                             -5.211103   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914733   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030063    0.002235    5.176070 v _289_/A (sg13g2_inv_1)
     1    0.005502    0.031458    0.036903    5.212974 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031471    0.000224    5.213198 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.213198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401401   clock uncertainty
                                  0.000000    0.401401   clock reconvergence pessimism
                                 -0.103364    0.298036   library removal time
                                              0.298036   data required time
---------------------------------------------------------------------------------------------
                                              0.298036   data required time
                                             -5.213198   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915162   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029825    0.000319    5.174155 v _286_/A (sg13g2_inv_1)
     1    0.005614    0.031838    0.037167    5.211321 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031851    0.000229    5.211550 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.211550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399965   clock uncertainty
                                  0.000000    0.399965   clock reconvergence pessimism
                                 -0.103693    0.296272   library removal time
                                              0.296272   data required time
---------------------------------------------------------------------------------------------
                                              0.296272   data required time
                                             -5.211550   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915278   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030174    0.002769    5.176604 v _291_/A (sg13g2_inv_1)
     1    0.005620    0.031927    0.037294    5.213898 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031941    0.000230    5.214128 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.214128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401951   clock uncertainty
                                  0.000000    0.401951   clock reconvergence pessimism
                                 -0.103502    0.298450   library removal time
                                              0.298450   data required time
---------------------------------------------------------------------------------------------
                                              0.298450   data required time
                                             -5.214128   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915678   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030057    0.002204    5.176039 v _292_/A (sg13g2_inv_1)
     1    0.006298    0.034505    0.039181    5.215220 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.034516    0.000491    5.215711 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.215711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401534   clock uncertainty
                                  0.000000    0.401534   clock reconvergence pessimism
                                 -0.104340    0.297194   library removal time
                                              0.297194   data required time
---------------------------------------------------------------------------------------------
                                              0.297194   data required time
                                             -5.215711   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918517   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030169    0.002748    5.176584 v _129_/A (sg13g2_inv_1)
     1    0.006430    0.035026    0.039628    5.216212 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.035037    0.000476    5.216688 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.216688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402002   clock uncertainty
                                  0.000000    0.402002   clock reconvergence pessimism
                                 -0.104495    0.297507   library removal time
                                              0.297507   data required time
---------------------------------------------------------------------------------------------
                                              0.297507   data required time
                                             -5.216688   data arrival time
---------------------------------------------------------------------------------------------
                                              4.919181   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030215    0.002943    5.176778 v _285_/A (sg13g2_inv_1)
     1    0.006559    0.035533    0.040020    5.216798 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.035544    0.000494    5.217292 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401898   clock uncertainty
                                  0.000000    0.401898   clock reconvergence pessimism
                                 -0.104647    0.297252   library removal time
                                              0.297252   data required time
---------------------------------------------------------------------------------------------
                                              0.297252   data required time
                                             -5.217292   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920041   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013366    0.033662    0.185784    0.337736 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.033731    0.001131    0.338866 v output2/A (sg13g2_buf_1)
     1    0.007898    0.033764    0.076030    0.414896 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.033765    0.000223    0.415120 v sign (out)
                                              0.415120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.415120   data arrival time
---------------------------------------------------------------------------------------------
                                              5.165120   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013491    0.040780    0.189221    0.341172 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.040812    0.000684    0.341857 ^ _127_/A (sg13g2_inv_1)
     1    0.004185    0.022902    0.033903    0.375759 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.022907    0.000289    0.376048 v output3/A (sg13g2_buf_1)
     1    0.010082    0.039912    0.076573    0.452621 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.039924    0.000653    0.453274 v signB (out)
                                              0.453274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.453274   data arrival time
---------------------------------------------------------------------------------------------
                                              5.203274   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.030168    0.004028    0.412046 v _175_/A (sg13g2_nand2_1)
     1    0.003869    0.027312    0.034388    0.446434 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027312    0.000250    0.446684 ^ output22/A (sg13g2_buf_1)
     1    0.007387    0.039052    0.072055    0.518739 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.039052    0.000192    0.518930 ^ sine_out[26] (out)
                                              0.518930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.518930   data arrival time
---------------------------------------------------------------------------------------------
                                              5.268930   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032560    0.002803    0.416782 ^ _167_/A (sg13g2_nor2_1)
     1    0.005261    0.028797    0.040245    0.457027 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028798    0.000329    0.457355 v output19/A (sg13g2_buf_1)
     1    0.006576    0.029789    0.070639    0.527994 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.029791    0.000273    0.528268 v sine_out[23] (out)
                                              0.528268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.528268   data arrival time
---------------------------------------------------------------------------------------------
                                              5.278268   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032627    0.003048    0.417027 ^ _160_/A (sg13g2_nor2_1)
     1    0.006211    0.030210    0.042530    0.459557 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.030234    0.000457    0.460014 v output14/A (sg13g2_buf_1)
     1    0.006883    0.030707    0.072000    0.532014 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.030710    0.000290    0.532304 v sine_out[19] (out)
                                              0.532304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.532304   data arrival time
---------------------------------------------------------------------------------------------
                                              5.282304   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030687    0.003627    0.419568 ^ _275_/A (sg13g2_nor2_1)
     1    0.004615    0.025977    0.037852    0.457420 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.026030    0.000614    0.458034 v output30/A (sg13g2_buf_1)
     1    0.010707    0.042085    0.079003    0.537037 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.042171    0.001362    0.538399 v sine_out[3] (out)
                                              0.538399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.538399   data arrival time
---------------------------------------------------------------------------------------------
                                              5.288399   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032874    0.003852    0.417830 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005861    0.049330    0.059624    0.477455 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.049331    0.000354    0.477809 v output15/A (sg13g2_buf_1)
     1    0.006755    0.030862    0.079807    0.557616 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.030864    0.000283    0.557899 v sine_out[1] (out)
                                              0.557899   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.557899   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307899   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030427    0.002671    0.418612 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.006419    0.035990    0.067145    0.485757 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.036015    0.000465    0.486223 v output11/A (sg13g2_buf_1)
     1    0.010317    0.040967    0.082886    0.569109 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040971    0.000431    0.569539 v sine_out[16] (out)
                                              0.569539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.569539   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319540   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036130    0.003176    0.423271 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004266    0.045561    0.066465    0.489735 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.045561    0.000165    0.489900 v output28/A (sg13g2_buf_1)
     1    0.008384    0.035447    0.082138    0.572038 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.035455    0.000515    0.572553 v sine_out[31] (out)
                                              0.572553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.572553   data arrival time
---------------------------------------------------------------------------------------------
                                              5.322553   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030277    0.001967    0.417908 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.006460    0.044809    0.078868    0.496776 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.044833    0.000600    0.497377 v output12/A (sg13g2_buf_1)
     1    0.010376    0.041293    0.086590    0.583966 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.041312    0.000821    0.584788 v sine_out[17] (out)
                                              0.584788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.584788   data arrival time
---------------------------------------------------------------------------------------------
                                              5.334788   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032748    0.003459    0.417437 ^ _255_/A (sg13g2_nor4_1)
     1    0.003924    0.033850    0.043129    0.460567 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033850    0.000287    0.460854 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005377    0.068763    0.070927    0.531781 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.068764    0.000336    0.532118 ^ output4/A (sg13g2_buf_1)
     1    0.007311    0.039981    0.089558    0.621675 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.039983    0.000312    0.621987 ^ sine_out[0] (out)
                                              0.621987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.621987   data arrival time
---------------------------------------------------------------------------------------------
                                              5.371987   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030389    0.002507    0.418449 ^ _168_/A (sg13g2_nor2_1)
     2    0.008226    0.036633    0.046462    0.464911 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036652    0.000652    0.465563 v _171_/B (sg13g2_nand2_1)
     1    0.003700    0.031307    0.040540    0.506103 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.031307    0.000273    0.506376 ^ _172_/B (sg13g2_nand2_1)
     1    0.004875    0.039311    0.055413    0.561789 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.039312    0.000305    0.562094 v output21/A (sg13g2_buf_1)
     1    0.009189    0.037656    0.081360    0.643455 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.037671    0.000715    0.644170 v sine_out[25] (out)
                                              0.644170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644170   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394170   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030389    0.002507    0.418449 ^ _168_/A (sg13g2_nor2_1)
     2    0.008226    0.036633    0.046462    0.464911 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036642    0.000456    0.465367 v _169_/B (sg13g2_nand2_1)
     1    0.005345    0.034697    0.045493    0.510861 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.034702    0.000338    0.511198 ^ _170_/B (sg13g2_nand2_1)
     1    0.005669    0.043820    0.059760    0.570959 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.043860    0.000745    0.571703 v output20/A (sg13g2_buf_1)
     1    0.007720    0.033475    0.079855    0.651559 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.033478    0.000323    0.651882 v sine_out[24] (out)
                                              0.651882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.651882   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401882   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003204    0.418493 v _181_/A (sg13g2_and2_1)
     4    0.016606    0.059988    0.098690    0.517184 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.060040    0.001584    0.518768 v _189_/B1 (sg13g2_o21ai_1)
     1    0.005334    0.043620    0.055698    0.574466 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.043629    0.000533    0.574999 ^ output29/A (sg13g2_buf_1)
     1    0.008398    0.043376    0.081879    0.656878 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.043381    0.000514    0.657392 ^ sine_out[32] (out)
                                              0.657392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.657392   data arrival time
---------------------------------------------------------------------------------------------
                                              5.407393   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040389    0.000981    0.474734 v _144_/A (sg13g2_nand2_1)
     2    0.008196    0.045386    0.050894    0.525628 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045394    0.000467    0.526095 ^ _212_/B (sg13g2_nor2_1)
     2    0.010106    0.042068    0.053528    0.579623 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042089    0.000449    0.580072 v output26/A (sg13g2_buf_1)
     1    0.007593    0.033062    0.078784    0.658857 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.033065    0.000329    0.659185 v sine_out[2] (out)
                                              0.659185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659185   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409185   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003207    0.418496 v _150_/A (sg13g2_and2_1)
     3    0.012986    0.049020    0.089954    0.508449 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.049052    0.001142    0.509591 v _162_/A1 (sg13g2_a21oi_1)
     1    0.002924    0.039439    0.068442    0.578033 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.039440    0.000216    0.578249 ^ output16/A (sg13g2_buf_1)
     1    0.008777    0.044722    0.081180    0.659429 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.044728    0.000533    0.659962 ^ sine_out[20] (out)
                                              0.659962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659962   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071317    0.002330    0.526210 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.008426    0.042115    0.058487    0.584697 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.042144    0.000903    0.585600 v output13/A (sg13g2_buf_1)
     1    0.006722    0.030571    0.076673    0.662273 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.030573    0.000276    0.662550 v sine_out[18] (out)
                                              0.662550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.662550   data arrival time
---------------------------------------------------------------------------------------------
                                              5.412549   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003204    0.418493 v _181_/A (sg13g2_and2_1)
     4    0.016606    0.059988    0.098690    0.517184 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.060009    0.001066    0.518249 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004665    0.049136    0.058177    0.576427 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.049136    0.000181    0.576608 ^ output25/A (sg13g2_buf_1)
     1    0.009114    0.046287    0.086311    0.662919 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.046294    0.000571    0.663490 ^ sine_out[29] (out)
                                              0.663490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.663490   data arrival time
---------------------------------------------------------------------------------------------
                                              5.413491   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029850    0.003095    0.411113 v fanout56/A (sg13g2_buf_2)
     6    0.029599    0.057364    0.103580    0.514693 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057502    0.002126    0.516819 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006031    0.046109    0.057648    0.574468 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046109    0.000202    0.574670 ^ output23/A (sg13g2_buf_1)
     1    0.010992    0.053496    0.090451    0.665121 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.053505    0.000698    0.665820 ^ sine_out[27] (out)
                                              0.665820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.665820   data arrival time
---------------------------------------------------------------------------------------------
                                              5.415820   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018824    0.050595    0.196798    0.346901 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050602    0.000617    0.347518 ^ fanout65/A (sg13g2_buf_8)
     6    0.034706    0.030894    0.083832    0.431351 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031234    0.002882    0.434232 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.006051    0.027532    0.065915    0.500147 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027552    0.000394    0.500541 v _179_/B (sg13g2_nand2_1)
     2    0.008305    0.046603    0.050597    0.551138 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046621    0.000709    0.551848 ^ _281_/B (sg13g2_nor2_1)
     1    0.004885    0.027050    0.040009    0.591857 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.027053    0.000292    0.592149 v output35/A (sg13g2_buf_1)
     1    0.008369    0.034943    0.074200    0.666349 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034951    0.000520    0.666870 v sine_out[8] (out)
                                              0.666870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.666870   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416870   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003204    0.418493 v _181_/A (sg13g2_and2_1)
     4    0.016606    0.059988    0.098690    0.517184 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.060027    0.001403    0.518586 v _186_/B1 (sg13g2_a21oi_1)
     1    0.005007    0.050937    0.059780    0.578366 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.050938    0.000305    0.578671 ^ output27/A (sg13g2_buf_1)
     1    0.009309    0.047091    0.087672    0.666343 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.047097    0.000546    0.666889 ^ sine_out[30] (out)
                                              0.666889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.666889   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416889   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003207    0.418496 v _150_/A (sg13g2_and2_1)
     3    0.012986    0.049020    0.089954    0.508449 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.049036    0.000847    0.509296 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004538    0.047961    0.078073    0.587370 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.047961    0.000313    0.587683 ^ output17/A (sg13g2_buf_1)
     1    0.008545    0.044061    0.084146    0.671829 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.044067    0.000551    0.672380 ^ sine_out[21] (out)
                                              0.672380   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.672380   data arrival time
---------------------------------------------------------------------------------------------
                                              5.422380   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098899    0.002060    0.546236 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003694    0.033837    0.052676    0.598912 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033838    0.000240    0.599152 v output8/A (sg13g2_buf_1)
     1    0.006989    0.031108    0.073795    0.672947 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.031110    0.000292    0.673238 v sine_out[13] (out)
                                              0.673238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.673238   data arrival time
---------------------------------------------------------------------------------------------
                                              5.423238   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040389    0.000981    0.474734 v _144_/A (sg13g2_nand2_1)
     2    0.008196    0.045386    0.050894    0.525628 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045394    0.000490    0.526119 ^ _145_/B (sg13g2_nand2_1)
     1    0.005612    0.044647    0.063439    0.589558 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.044649    0.000342    0.589899 v output9/A (sg13g2_buf_1)
     1    0.009470    0.038615    0.084302    0.674202 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.038631    0.000757    0.674959 v sine_out[14] (out)
                                              0.674959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.674959   data arrival time
---------------------------------------------------------------------------------------------
                                              5.424959   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098870    0.001518    0.545695 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003628    0.033669    0.052444    0.598138 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033669    0.000235    0.598373 v output36/A (sg13g2_buf_1)
     1    0.008934    0.036759    0.078452    0.676825 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.036764    0.000429    0.677253 v sine_out[9] (out)
                                              0.677253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.677253   data arrival time
---------------------------------------------------------------------------------------------
                                              5.427253   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003207    0.418496 v _150_/A (sg13g2_and2_1)
     3    0.012986    0.049020    0.089954    0.508449 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.049050    0.001116    0.509565 v _165_/A1 (sg13g2_a21oi_1)
     1    0.005236    0.051674    0.082275    0.591840 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.051677    0.000315    0.592155 ^ output18/A (sg13g2_buf_1)
     1    0.008746    0.044949    0.086402    0.678556 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.044952    0.000402    0.678958 ^ sine_out[22] (out)
                                              0.678958   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.678958   data arrival time
---------------------------------------------------------------------------------------------
                                              5.428958   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098897    0.002019    0.546195 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003693    0.033836    0.052668    0.598863 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033837    0.000247    0.599110 v output6/A (sg13g2_buf_1)
     1    0.010077    0.040237    0.081279    0.680389 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.040243    0.000503    0.680892 v sine_out[11] (out)
                                              0.680892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.680892   data arrival time
---------------------------------------------------------------------------------------------
                                              5.430892   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018824    0.050595    0.196798    0.346901 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050602    0.000617    0.347518 ^ fanout65/A (sg13g2_buf_8)
     6    0.034706    0.030894    0.083832    0.431351 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031234    0.002882    0.434232 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.006051    0.027532    0.065915    0.500147 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027552    0.000394    0.500541 v _179_/B (sg13g2_nand2_1)
     2    0.008305    0.046603    0.050597    0.551138 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046614    0.000560    0.551699 ^ _180_/B (sg13g2_nand2_1)
     1    0.003499    0.034052    0.054714    0.606413 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034053    0.000232    0.606645 v output24/A (sg13g2_buf_1)
     1    0.007992    0.034017    0.076263    0.682908 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.034025    0.000497    0.683406 v sine_out[28] (out)
                                              0.683406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.683406   data arrival time
---------------------------------------------------------------------------------------------
                                              5.433405   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098908    0.002202    0.546379 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004865    0.036766    0.056662    0.603040 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036767    0.000429    0.603469 v output5/A (sg13g2_buf_1)
     1    0.009481    0.038453    0.081001    0.684470 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.038469    0.000729    0.685199 v sine_out[10] (out)
                                              0.685199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.685199   data arrival time
---------------------------------------------------------------------------------------------
                                              5.435200   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040393    0.001044    0.474797 v _152_/B (sg13g2_nor2_2)
     4    0.020734    0.100298    0.098887    0.573685 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.100385    0.002399    0.576084 ^ _277_/B (sg13g2_nor2_1)
     1    0.003406    0.026671    0.052065    0.628149 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026672    0.000130    0.628279 v output32/A (sg13g2_buf_1)
     1    0.007468    0.032300    0.071916    0.700195 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.032303    0.000313    0.700508 v sine_out[5] (out)
                                              0.700508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.700508   data arrival time
---------------------------------------------------------------------------------------------
                                              5.450508   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098857    0.001182    0.545358 ^ _149_/A (sg13g2_nand2_1)
     1    0.006251    0.047950    0.079684    0.625042 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.047979    0.000543    0.625585 v output10/A (sg13g2_buf_1)
     1    0.010474    0.041732    0.088317    0.713902 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.041738    0.000512    0.714413 v sine_out[15] (out)
                                              0.714413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.714413   data arrival time
---------------------------------------------------------------------------------------------
                                              5.464414   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057580    0.001025    0.600449 v _284_/A (sg13g2_and2_1)
     1    0.005373    0.027580    0.084102    0.684551 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027584    0.000317    0.684868 v output7/A (sg13g2_buf_1)
     1    0.007190    0.031519    0.071626    0.756493 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.031521    0.000298    0.756791 v sine_out[12] (out)
                                              0.756791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.756791   data arrival time
---------------------------------------------------------------------------------------------
                                              5.506792   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057597    0.001323    0.600747 v _136_/B (sg13g2_nand2b_2)
     4    0.015876    0.047050    0.054324    0.655071 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047121    0.001442    0.656513 ^ _278_/A (sg13g2_nor2_1)
     1    0.003564    0.027095    0.041472    0.697985 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.027096    0.000138    0.698123 v output33/A (sg13g2_buf_1)
     1    0.007589    0.032663    0.072396    0.770519 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.032666    0.000319    0.770837 v sine_out[6] (out)
                                              0.770837   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.770837   data arrival time
---------------------------------------------------------------------------------------------
                                              5.520837   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057597    0.001323    0.600747 v _136_/B (sg13g2_nand2b_2)
     4    0.015876    0.047050    0.054324    0.655071 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047073    0.000815    0.655886 ^ _279_/A (sg13g2_nor2_1)
     1    0.003905    0.027985    0.042344    0.698230 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027985    0.000156    0.698386 v output34/A (sg13g2_buf_1)
     1    0.009157    0.037298    0.076402    0.774788 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037315    0.000745    0.775532 v sine_out[7] (out)
                                              0.775532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.775532   data arrival time
---------------------------------------------------------------------------------------------
                                              5.525532   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057597    0.001323    0.600747 v _136_/B (sg13g2_nand2b_2)
     4    0.015876    0.047050    0.054324    0.655071 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047109    0.001309    0.656380 ^ _276_/A (sg13g2_nor2_1)
     1    0.004003    0.028249    0.042617    0.698997 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.028249    0.000155    0.699151 v output31/A (sg13g2_buf_1)
     1    0.010055    0.039975    0.078635    0.777786 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.039997    0.000863    0.778649 v sine_out[4] (out)
                                              0.778649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.778649   data arrival time
---------------------------------------------------------------------------------------------
                                              5.528649   slack (MET)



