Coverage Report by file with details

=================================================================================
=== File: dut/xswitch.svp
=================================================================================
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    184       184         0     100.0

================================Toggle Details================================

Toggle Coverage for File dut/xswitch.svp --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          3                            addr_out[7]       E-hit           E      100.00 
          3                            addr_out[6]       E-hit           E      100.00 
          3                            addr_out[5]       E-hit           E      100.00 
          3                            addr_out[4]       E-hit           E      100.00 
          3                            addr_out[3]       E-hit           E      100.00 
          3                           addr_out[31]       E-hit           E      100.00 
          3                           addr_out[30]       E-hit           E      100.00 
          3                            addr_out[2]       E-hit           E      100.00 
          3                           addr_out[29]       E-hit           E      100.00 
          3                           addr_out[28]       E-hit           E      100.00 
          3                           addr_out[27]       E-hit           E      100.00 
          3                           addr_out[26]       E-hit           E      100.00 
          3                           addr_out[23]       E-hit           E      100.00 
          3                           addr_out[22]       E-hit           E      100.00 
          3                           addr_out[21]       E-hit           E      100.00 
          3                           addr_out[20]       E-hit           E      100.00 
          3                           addr_out[19]       E-hit           E      100.00 
          3                           addr_out[18]       E-hit           E      100.00 
          3                           addr_out[15]       E-hit           E      100.00 
          3                           addr_out[14]       E-hit           E      100.00 
          3                           addr_out[13]       E-hit           E      100.00 
          3                           addr_out[12]       E-hit           E      100.00 
          3                           addr_out[11]       E-hit           E      100.00 
          3                           addr_out[10]       E-hit           E      100.00 

Total Node Count     =         92 
Toggled Node Count   =         92 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (184 of 184 bins)

=================================================================================
=== File: verification/regression_test/interface.sv
=================================================================================
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    188       188         0     100.0

================================Toggle Details================================

Toggle Coverage for File verification/regression_test/interface.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          9                            addr_out[7]       E-hit           E      100.00 
          9                            addr_out[6]       E-hit           E      100.00 
          9                            addr_out[5]       E-hit           E      100.00 
          9                            addr_out[4]       E-hit           E      100.00 
          9                            addr_out[3]       E-hit           E      100.00 
          9                           addr_out[31]       E-hit           E      100.00 
          9                           addr_out[30]       E-hit           E      100.00 
          9                            addr_out[2]       E-hit           E      100.00 
          9                           addr_out[29]       E-hit           E      100.00 
          9                           addr_out[28]       E-hit           E      100.00 
          9                           addr_out[27]       E-hit           E      100.00 
          9                           addr_out[26]       E-hit           E      100.00 
          9                           addr_out[23]       E-hit           E      100.00 
          9                           addr_out[22]       E-hit           E      100.00 
          9                           addr_out[21]       E-hit           E      100.00 
          9                           addr_out[20]       E-hit           E      100.00 
          9                           addr_out[19]       E-hit           E      100.00 
          9                           addr_out[18]       E-hit           E      100.00 
          9                           addr_out[15]       E-hit           E      100.00 
          9                           addr_out[14]       E-hit           E      100.00 
          9                           addr_out[13]       E-hit           E      100.00 
          9                           addr_out[12]       E-hit           E      100.00 
          9                           addr_out[11]       E-hit           E      100.00 
          9                           addr_out[10]       E-hit           E      100.00 

Total Node Count     =         94 
Toggled Node Count   =         94 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (188 of 188 bins)

=================================================================================
=== File: verification/regression_test/tbench_top.sv
=================================================================================
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      4         4         0     100.0

================================Toggle Details================================

Toggle Coverage for File verification/regression_test/tbench_top.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (4 of 4 bins)


DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/tbench_top/dut/assert_dut/c_valid_data_in_match_data_out_PORT1 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(21)
                                                                              10036 Covered   
/tbench_top/dut/assert_dut/c_valid_data_in_match_data_out_PORT2 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(27)
                                                                               7426 Covered   
/tbench_top/dut/assert_dut/c_valid_data_in_match_data_out_PORT3 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(33)
                                                                               7503 Covered   
/tbench_top/dut/assert_dut/c_valid_data_in_match_data_out_PORT5 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(39)
                                                                                  0 ZERO      
/tbench_top/dut/assert_dut/c_valid_in_match_valid_out_PORT0 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(56)
                                                                               7541 Covered   
/tbench_top/dut/assert_dut/c_valid_in_match_valid_out_PORT1 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(62)
                                                                              10036 Covered   
/tbench_top/dut/assert_dut/c_valid_in_match_valid_out_PORT2 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(68)
                                                                               7426 Covered   
/tbench_top/dut/assert_dut/c_valid_in_match_valid_out_PORT3 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(74)
                                                                               7503 Covered   
/tbench_top/dut/assert_dut/c_reset_data_out_high_imp 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(106)
                                                                                  0 ZERO      
/tbench_top/dut/assert_dut/c_reset_addr_out_high_imp 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(111)
                                                                                  0 ZERO      
/tbench_top/dut/assert_dut/c_reset_valid_out_zero 
                                         assertions Verilog  SVA  verification/regression_test/assertions.sv(116)
                                                                                  0 ZERO      

TOTAL DIRECTIVE COVERAGE: 63.6%  COVERS: 11

Total Coverage By File (code coverage only, filtered view): 100.0%

