//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.10 (64-bit)
//Created Time: Thu Aug  1 19:39:10 2024

`timescale 100 ps/100 ps
module PSRAM_Memory_Interface_HS_V2_Top(
	clk_d,
	memory_clk,
	memory_clk_p,
	pll_lock,
	rst_n,
	wr_data,
	addr,
	cmd,
	cmd_en,
	data_mask,
	O_psram_ck,
	O_psram_ck_n,
	O_psram_cs_n,
	O_psram_reset_n,
	rd_data,
	rd_data_valid,
	init_calib,
	clk_out,
	IO_psram_dq,
	IO_psram_rwds
);
input clk_d;
input memory_clk;
input memory_clk_p;
input pll_lock;
input rst_n;
input [63:0] wr_data;
input [20:0] addr;
input cmd;
input cmd_en;
input [7:0] data_mask;
output [1:0] O_psram_ck;
output [1:0] O_psram_ck_n;
output [1:0] O_psram_cs_n;
output [1:0] O_psram_reset_n;
output [63:0] rd_data;
output rd_data_valid;
output init_calib;
output clk_out;
inout [15:0] IO_psram_dq;
inout [1:0] IO_psram_rwds;
wire GND;
wire [15:0] IO_psram_dq;
wire [1:0] IO_psram_rwds;
wire [1:0] O_psram_ck;
wire [1:0] O_psram_ck_n;
wire [1:0] O_psram_cs_n;
wire [1:0] O_psram_reset_n;
wire VCC;
wire [20:0] addr;
wire clk_d;
wire clk_out;
wire cmd;
wire cmd_en;
wire [7:0] data_mask;
wire init_calib;
wire memory_clk;
wire memory_clk_p;
wire pll_lock;
wire [63:0] rd_data;
wire rd_data_valid;
wire rst_n;
wire [63:0] wr_data;
wire \u_psram_top/n492_5 ;
wire \u_psram_top/wr_data_d_40_25 ;
wire \u_psram_top/wr_data_d_40_33 ;
wire \u_psram_top/rd_data_valid_calib ;
wire \u_psram_top/wr_data_d_32_37 ;
wire \u_psram_top/wr_data_d_32_39 ;
wire \u_psram_top/wr_data_d_32_41 ;
wire \u_psram_top/wr_data_d_32_43 ;
wire \u_psram_top/wr_data_d_40_37 ;
wire \u_psram_top/wr_data_d_40_39 ;
wire \u_psram_top/wr_data_d_40_41 ;
wire \u_psram_top/wr_data_d_40_43 ;
wire \u_psram_top/wr_data_d_40_45 ;
wire \u_psram_top/wr_data_d_40_47 ;
wire \u_psram_top/wr_data_d_32_45 ;
wire \u_psram_top/wr_data_d_32_47 ;
wire \u_psram_top/wr_data_d_32_49 ;
wire \u_psram_top/wr_data_d_32_51 ;
wire \u_psram_top/n298_7 ;
wire \u_psram_top/n297_7 ;
wire \u_psram_top/n296_7 ;
wire \u_psram_top/n295_7 ;
wire \u_psram_top/n294_7 ;
wire \u_psram_top/n293_7 ;
wire \u_psram_top/n292_7 ;
wire \u_psram_top/n291_7 ;
wire \u_psram_top/n290_7 ;
wire \u_psram_top/n289_7 ;
wire \u_psram_top/n288_7 ;
wire \u_psram_top/n287_7 ;
wire \u_psram_top/n286_7 ;
wire \u_psram_top/n285_7 ;
wire \u_psram_top/n284_7 ;
wire \u_psram_top/n283_7 ;
wire \u_psram_top/n282_7 ;
wire \u_psram_top/n281_7 ;
wire \u_psram_top/n280_7 ;
wire \u_psram_top/n279_7 ;
wire \u_psram_top/n278_7 ;
wire \u_psram_top/n277_7 ;
wire \u_psram_top/n276_7 ;
wire \u_psram_top/n275_7 ;
wire \u_psram_top/n274_7 ;
wire \u_psram_top/n273_7 ;
wire \u_psram_top/n272_7 ;
wire \u_psram_top/n271_7 ;
wire \u_psram_top/n270_7 ;
wire \u_psram_top/n269_7 ;
wire \u_psram_top/n268_7 ;
wire \u_psram_top/n267_7 ;
wire \u_psram_top/n266_7 ;
wire \u_psram_top/n265_7 ;
wire \u_psram_top/n264_7 ;
wire \u_psram_top/n263_7 ;
wire \u_psram_top/n262_7 ;
wire \u_psram_top/n261_7 ;
wire \u_psram_top/n260_7 ;
wire \u_psram_top/n259_7 ;
wire \u_psram_top/n258_7 ;
wire \u_psram_top/n257_7 ;
wire \u_psram_top/n256_7 ;
wire \u_psram_top/n255_7 ;
wire \u_psram_top/n254_7 ;
wire \u_psram_top/n253_7 ;
wire \u_psram_top/n252_7 ;
wire \u_psram_top/n251_7 ;
wire \u_psram_top/n250_7 ;
wire \u_psram_top/n249_7 ;
wire \u_psram_top/n248_7 ;
wire \u_psram_top/n247_7 ;
wire \u_psram_top/n246_7 ;
wire \u_psram_top/n245_7 ;
wire \u_psram_top/n244_7 ;
wire \u_psram_top/n243_7 ;
wire \u_psram_top/n242_7 ;
wire \u_psram_top/n241_7 ;
wire \u_psram_top/n240_7 ;
wire \u_psram_top/n239_7 ;
wire \u_psram_top/n238_7 ;
wire \u_psram_top/n237_7 ;
wire \u_psram_top/n236_7 ;
wire \u_psram_top/n235_7 ;
wire \u_psram_top/rd_data_valid_d ;
wire \u_psram_top/dll_lock ;
wire \u_psram_top/clk_x2p ;
wire \u_psram_top/clk_x2 ;
wire \u_psram_top/n797_6 ;
wire \u_psram_top/n804_6 ;
wire \u_psram_top/rd_data_valid_d0 ;
wire \u_psram_top/wr_ptr_4_11 ;
wire \u_psram_top/mem_data_380 ;
wire \u_psram_top/mem_data_384 ;
wire \u_psram_top/wr_ptr_4_9 ;
wire \u_psram_top/mem_data_380_18 ;
wire \u_psram_top/mem_data_381 ;
wire \u_psram_top/mem_data_382 ;
wire \u_psram_top/mem_data_383 ;
wire \u_psram_top/mem_data_384_19 ;
wire \u_psram_top/config_done_Z ;
wire \u_psram_top/cmd_calib ;
wire \u_psram_top/cmd_en_calib ;
wire \u_psram_top/stop ;
wire \u_psram_top/dll_rsti ;
wire \u_psram_top/uddcntln ;
wire \u_psram_top/ddr_rsti ;
wire [63:0] \u_psram_top/wr_data_d ;
wire [20:0] \u_psram_top/addr_d ;
wire [63:0] \u_psram_top/rd_data_d ;
wire [31:0] \u_psram_top/rdbk_data_d0 ;
wire [0:0] \u_psram_top/readd_Z ;
wire [0:0] \u_psram_top/rd_data_valid_d1 ;
wire [1:0] \u_psram_top/wr_ptr ;
wire [63:32] \u_psram_top/rdbk_data_d0_0 ;
wire [1:1] \u_psram_top/readd_Z_0 ;
wire [2:0] \u_psram_top/wr_ptr_0 ;
wire [1:1] \u_psram_top/rd_data_valid_d1_0 ;
wire [1:0] \u_psram_top/calib_Z ;
wire [63:58] \u_psram_top/wr_data_calib ;
wire [1:0] \u_psram_top/SDTAP_Z ;
wire [1:0] \u_psram_top/VALUE_Z ;
wire [62:15] \u_psram_top/out_dq_Z ;
wire [3:3] \u_psram_top/cs_memsync ;
wire [7:0] \u_psram_top/STEP ;
wire \u_psram_top/u_psram_wd/rd_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/wr_en_delay_reg ;
wire \u_psram_top/u_psram_wd/n920_4 ;
wire \u_psram_top/u_psram_wd/n921_4 ;
wire \u_psram_top/u_psram_wd/n1422_5 ;
wire \u_psram_top/u_psram_wd/n1423_5 ;
wire \u_psram_top/u_psram_wd/n791_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_29_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_29_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_27_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_27_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_24_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_24_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_16_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_13_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_12_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_9_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_8_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_5_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_4_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_2_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_1_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_1_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_0_4 ;
wire \u_psram_top/u_psram_wd/n299_10 ;
wire \u_psram_top/u_psram_wd/clk_d0 ;
wire \u_psram_top/u_psram_wd/n865_6 ;
wire \u_psram_top/u_psram_wd/wr_datats ;
wire \u_psram_top/u_psram_wd/n764_3 ;
wire \u_psram_top/u_psram_wd/n768_3 ;
wire \u_psram_top/u_psram_wd/n772_3 ;
wire \u_psram_top/u_psram_wd/n1192_5 ;
wire \u_psram_top/u_psram_wd/n787_5 ;
wire \u_psram_top/u_psram_wd/n172_6 ;
wire \u_psram_top/u_psram_wd/n1193_6 ;
wire \u_psram_top/u_psram_wd/n1217_6 ;
wire \u_psram_top/u_psram_wd/n792_5 ;
wire \u_psram_top/u_psram_wd/n173_9 ;
wire \u_psram_top/u_psram_wd/n174_9 ;
wire [15:0] \u_psram_top/u_psram_wd/in_dq ;
wire [1:0] \u_psram_top/u_psram_wd/in_rwds ;
wire [15:0] \u_psram_top/u_psram_wd/in_dq_p ;
wire [15:0] \u_psram_top/u_psram_wd/DF_d ;
wire [0:0] \u_psram_top/u_psram_wd/out_rwds ;
wire [0:0] \u_psram_top/u_psram_wd/rwds_ts_Z ;
wire [0:0] \u_psram_top/u_psram_wd/wr_cs ;
wire [7:0] \u_psram_top/u_psram_wd/oser4_dq ;
wire [7:0] \u_psram_top/u_psram_wd/oser4_dqts ;
wire [0:0] \u_psram_top/u_psram_wd/clk_out ;
wire [0:0] \u_psram_top/u_psram_wd/clkn_out ;
wire [18:0] \u_psram_top/u_psram_wd/shift_burst128_w ;
wire [22:0] \u_psram_top/u_psram_wd/shift_burst128_r ;
wire [63:16] \u_psram_top/u_psram_wd/CA ;
wire [0:0] \u_psram_top/u_psram_wd/reg_wren ;
wire [2:2] \u_psram_top/u_psram_wd/q0_d ;
wire [2:2] \u_psram_top/u_psram_wd/q1_d ;
wire [2:2] \u_psram_top/u_psram_wd/q2_d ;
wire [3:3] \u_psram_top/u_psram_wd/q7_d ;
wire [3:3] \u_psram_top/u_psram_wd/d0 ;
wire [2:2] \u_psram_top/u_psram_wd/d1 ;
wire [2:2] \u_psram_top/u_psram_wd/d2 ;
wire [1:1] \u_psram_top/u_psram_wd/d4 ;
wire [1:0] \u_psram_top/u_psram_wd/d5 ;
wire [1:1] \u_psram_top/u_psram_wd/d6 ;
wire [3:0] \u_psram_top/u_psram_wd/d7 ;
wire [2:2] \u_psram_top/u_psram_wd/wr_init_delay_all ;
wire [1:1] \u_psram_top/u_psram_wd/qi7 ;
wire [0:0] \u_psram_top/u_psram_wd/qi6 ;
wire [3:3] \u_psram_top/u_psram_wd/di5 ;
wire [2:0] \u_psram_top/u_psram_wd/rd_ptr ;
wire [1:1] \u_psram_top/u_psram_wd/out_rwds_0 ;
wire [1:1] \u_psram_top/u_psram_wd/rwds_ts_Z_0 ;
wire [1:1] \u_psram_top/u_psram_wd/wr_cs_0 ;
wire [15:8] \u_psram_top/u_psram_wd/oser4_dq_0 ;
wire [15:8] \u_psram_top/u_psram_wd/oser4_dqts_0 ;
wire [1:1] \u_psram_top/u_psram_wd/clk_out_0 ;
wire [19:1] \u_psram_top/u_psram_wd/shift_burst128_w_0 ;
wire [21:1] \u_psram_top/u_psram_wd/shift_burst128_r_0 ;
wire [3:0] \u_psram_top/u_psram_wd/q15 ;
wire [1:0] \u_psram_top/u_psram_wd/q14 ;
wire [1:0] \u_psram_top/u_psram_wd/q13 ;
wire [1:0] \u_psram_top/u_psram_wd/q12 ;
wire [1:0] \u_psram_top/u_psram_wd/q11 ;
wire [1:0] \u_psram_top/u_psram_wd/q10 ;
wire [1:0] \u_psram_top/u_psram_wd/q9 ;
wire [1:0] \u_psram_top/u_psram_wd/q8 ;
wire [2:2] \u_psram_top/u_psram_wd/q3 ;
wire [2:2] \u_psram_top/u_psram_wd/q2 ;
wire [2:2] \u_psram_top/u_psram_wd/q1 ;
wire [2:2] \u_psram_top/u_psram_wd/q0 ;
wire [3:3] \u_psram_top/u_psram_wd/wr_init_delay_all_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_3_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_4_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_5_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_6_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_10_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_11_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_12_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_13_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_17_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_18_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_19_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_20_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_24_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_25_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_26_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_27_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_31_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_32_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_33_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_34_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_38_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_39_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_40_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_41_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_45_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_46_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_47_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_48_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_52_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_53_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_54_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_55_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_59_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_60_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_61_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_62_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_66_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_67_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_68_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_69_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_73_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_74_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_75_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_76_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_80_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_81_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_82_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_83_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_87_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_88_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_89_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_90_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_94_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_95_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_96_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_97_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_101_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_102_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_103_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_104_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_108_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_109_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_110_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_111_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_115_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_116_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_117_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_118_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_122_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_123_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_124_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_125_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_129_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_130_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_131_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_132_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_136_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_137_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_138_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_139_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_143_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_144_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_145_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_146_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_150_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_151_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_152_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_153_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_157_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_158_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_159_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_160_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_164_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_165_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_166_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_167_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_171_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_172_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_173_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_174_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_178_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_179_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_180_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_181_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_185_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_186_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_187_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_188_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_192_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_193_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_194_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_195_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_199_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_200_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_201_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_202_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_206_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_207_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_208_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_209_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_213_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_214_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_215_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_216_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_220_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_221_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_222_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_223_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_227_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_228_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_229_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_230_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_234_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_235_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_236_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_237_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_241_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_242_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_243_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_244_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_248_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_249_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_250_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_251_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n882_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n906_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1324_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1333_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n766_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n770_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n774_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n778_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n782_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n794_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n259_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_16 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1308_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_2 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 ;
wire [0:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0 ;
wire [3:3] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0 ;
wire [0:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0 ;
wire [1:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 ;
wire [4:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_3_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_4_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_5_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_6_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_10_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_11_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_12_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_13_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_17_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_18_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_19_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_20_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_24_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_25_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_26_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_27_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_31_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_32_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_33_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_34_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_38_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_39_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_40_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_41_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_45_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_46_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_47_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_48_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_52_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_53_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_54_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_55_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_59_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_60_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_61_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_62_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_66_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_67_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_68_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_69_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_73_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_74_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_75_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_76_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_80_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_81_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_82_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_83_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_87_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_88_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_89_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_90_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_94_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_95_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_96_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_97_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_101_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_102_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_103_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_104_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_108_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_109_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_110_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_111_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_115_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_116_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_117_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_118_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_122_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_123_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_124_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_125_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_129_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_130_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_131_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_132_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_136_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_137_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_138_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_139_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_143_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_144_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_145_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_146_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_150_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_151_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_152_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_153_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_157_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_158_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_159_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_160_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_164_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_165_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_166_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_167_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_171_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_172_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_173_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_174_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_178_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_179_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_180_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_181_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_185_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_186_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_187_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_188_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_192_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_193_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_194_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_195_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_199_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_200_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_201_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_202_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_206_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_207_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_208_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_209_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_213_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_214_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_215_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_216_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_220_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_221_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_222_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_223_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_227_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_228_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_229_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_230_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_234_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_235_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_236_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_237_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_241_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_242_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_243_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_244_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_248_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_249_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_250_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_251_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1324_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1333_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n255_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n254_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n253_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n252_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n251_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n250_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n249_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n248_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n247_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n246_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n245_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n244_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n243_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n242_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n241_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n240_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n239_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n238_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n237_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n236_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n235_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n234_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n233_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n232_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n231_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n230_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n229_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n228_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n227_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n226_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n225_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n224_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n259_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n258_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n257_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n256_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n137_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n138_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1307_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1308_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_2 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_8 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_0 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_0 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d ;
wire [4:1] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss ;
wire \u_psram_top/u_psram_init/n162_3 ;
wire \u_psram_top/u_psram_init/n245_8 ;
wire \u_psram_top/u_psram_init/n583_7 ;
wire \u_psram_top/u_psram_init/n628_6 ;
wire \u_psram_top/u_psram_init/n1212_3 ;
wire \u_psram_top/u_psram_init/n1229_5 ;
wire \u_psram_top/u_psram_init/n1250_3 ;
wire \u_psram_top/u_psram_init/n1265_3 ;
wire \u_psram_top/u_psram_init/n1410_3 ;
wire \u_psram_top/u_psram_init/n1443_3 ;
wire \u_psram_top/u_psram_init/n1444_3 ;
wire \u_psram_top/u_psram_init/n1445_3 ;
wire \u_psram_top/u_psram_init/n1446_3 ;
wire \u_psram_top/u_psram_init/n1447_3 ;
wire \u_psram_top/u_psram_init/n1448_3 ;
wire \u_psram_top/u_psram_init/n1449_3 ;
wire \u_psram_top/u_psram_init/n1450_3 ;
wire \u_psram_top/u_psram_init/n1451_3 ;
wire \u_psram_top/u_psram_init/n1452_3 ;
wire \u_psram_top/u_psram_init/n1453_3 ;
wire \u_psram_top/u_psram_init/n1454_3 ;
wire \u_psram_top/u_psram_init/n1455_3 ;
wire \u_psram_top/u_psram_init/n1456_3 ;
wire \u_psram_top/u_psram_init/n1457_3 ;
wire \u_psram_top/u_psram_init/n1458_3 ;
wire \u_psram_top/u_psram_init/n1459_3 ;
wire \u_psram_top/u_psram_init/n1460_3 ;
wire \u_psram_top/u_psram_init/n1461_3 ;
wire \u_psram_top/u_psram_init/n1462_3 ;
wire \u_psram_top/u_psram_init/n1463_3 ;
wire \u_psram_top/u_psram_init/n1464_3 ;
wire \u_psram_top/u_psram_init/n1465_3 ;
wire \u_psram_top/u_psram_init/n1466_3 ;
wire \u_psram_top/u_psram_init/n1467_3 ;
wire \u_psram_top/u_psram_init/n1468_3 ;
wire \u_psram_top/u_psram_init/n1469_3 ;
wire \u_psram_top/u_psram_init/n1470_3 ;
wire \u_psram_top/u_psram_init/n1471_3 ;
wire \u_psram_top/u_psram_init/n1472_3 ;
wire \u_psram_top/u_psram_init/n1473_3 ;
wire \u_psram_top/u_psram_init/n1474_3 ;
wire \u_psram_top/u_psram_init/n1630_3 ;
wire \u_psram_top/u_psram_init/n1654_3 ;
wire \u_psram_top/u_psram_init/n1711_5 ;
wire \u_psram_top/u_psram_init/n1732_3 ;
wire \u_psram_top/u_psram_init/n1747_3 ;
wire \u_psram_top/u_psram_init/n1892_3 ;
wire \u_psram_top/u_psram_init/n1925_3 ;
wire \u_psram_top/u_psram_init/n1926_3 ;
wire \u_psram_top/u_psram_init/n1927_3 ;
wire \u_psram_top/u_psram_init/n1928_3 ;
wire \u_psram_top/u_psram_init/n1929_3 ;
wire \u_psram_top/u_psram_init/n1930_3 ;
wire \u_psram_top/u_psram_init/n1931_3 ;
wire \u_psram_top/u_psram_init/n1932_3 ;
wire \u_psram_top/u_psram_init/n1933_3 ;
wire \u_psram_top/u_psram_init/n1934_3 ;
wire \u_psram_top/u_psram_init/n1935_3 ;
wire \u_psram_top/u_psram_init/n1936_3 ;
wire \u_psram_top/u_psram_init/n1937_3 ;
wire \u_psram_top/u_psram_init/n1938_3 ;
wire \u_psram_top/u_psram_init/n1939_3 ;
wire \u_psram_top/u_psram_init/n1940_3 ;
wire \u_psram_top/u_psram_init/n1941_3 ;
wire \u_psram_top/u_psram_init/n1942_3 ;
wire \u_psram_top/u_psram_init/n1943_3 ;
wire \u_psram_top/u_psram_init/n1944_3 ;
wire \u_psram_top/u_psram_init/n1945_3 ;
wire \u_psram_top/u_psram_init/n1946_3 ;
wire \u_psram_top/u_psram_init/n1947_3 ;
wire \u_psram_top/u_psram_init/n1948_3 ;
wire \u_psram_top/u_psram_init/n1949_3 ;
wire \u_psram_top/u_psram_init/n1950_3 ;
wire \u_psram_top/u_psram_init/n1951_3 ;
wire \u_psram_top/u_psram_init/n1952_3 ;
wire \u_psram_top/u_psram_init/n1953_3 ;
wire \u_psram_top/u_psram_init/n1954_3 ;
wire \u_psram_top/u_psram_init/n1955_3 ;
wire \u_psram_top/u_psram_init/n1956_3 ;
wire \u_psram_top/u_psram_init/n2112_3 ;
wire \u_psram_top/u_psram_init/n2136_3 ;
wire \u_psram_top/u_psram_init/wr_data_63_5 ;
wire \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ;
wire \u_psram_top/u_psram_init/VALUE_0_5 ;
wire \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ;
wire \u_psram_top/u_psram_init/VALUE_1_5 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ;
wire \u_psram_top/u_psram_init/n_state.CONFIG_CR ;
wire \u_psram_top/u_psram_init/n_state.WRITE_DATA ;
wire \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA ;
wire \u_psram_top/u_psram_init/n_state.ADJUST_PHASE_WAITE ;
wire \u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE ;
wire \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE ;
wire \u_psram_top/u_psram_init/n_state.ADJUST_DELAY ;
wire \u_psram_top/u_psram_init/n_state.INIT_CALIB_DONE ;
wire \u_psram_top/u_psram_init/n1868_6 ;
wire \u_psram_top/u_psram_init/n1867_6 ;
wire \u_psram_top/u_psram_init/n1865_6 ;
wire \u_psram_top/u_psram_init/n1864_6 ;
wire \u_psram_top/u_psram_init/n1863_6 ;
wire \u_psram_top/u_psram_init/n1682_7 ;
wire \u_psram_top/u_psram_init/n1681_7 ;
wire \u_psram_top/u_psram_init/n1680_8 ;
wire \u_psram_top/u_psram_init/n1385_6 ;
wire \u_psram_top/u_psram_init/n1383_6 ;
wire \u_psram_top/u_psram_init/n1382_6 ;
wire \u_psram_top/u_psram_init/n1381_6 ;
wire \u_psram_top/u_psram_init/n1200_7 ;
wire \u_psram_top/u_psram_init/n1199_7 ;
wire \u_psram_top/u_psram_init/n1198_8 ;
wire \u_psram_top/u_psram_init/n1166_6 ;
wire \u_psram_top/u_psram_init/n1164_6 ;
wire \u_psram_top/u_psram_init/n1085_7 ;
wire \u_psram_top/u_psram_init/n1084_6 ;
wire \u_psram_top/u_psram_init/n1083_6 ;
wire \u_psram_top/u_psram_init/n1082_6 ;
wire \u_psram_top/u_psram_init/n1081_6 ;
wire \u_psram_top/u_psram_init/n1080_6 ;
wire \u_psram_top/u_psram_init/n1079_6 ;
wire \u_psram_top/u_psram_init/n1078_6 ;
wire \u_psram_top/u_psram_init/n1077_6 ;
wire \u_psram_top/u_psram_init/n901_7 ;
wire \u_psram_top/u_psram_init/n194_6 ;
wire \u_psram_top/u_psram_init/n193_6 ;
wire \u_psram_top/u_psram_init/n191_6 ;
wire \u_psram_top/u_psram_init/n190_6 ;
wire \u_psram_top/u_psram_init/n188_6 ;
wire \u_psram_top/u_psram_init/n187_6 ;
wire \u_psram_top/u_psram_init/n186_6 ;
wire \u_psram_top/u_psram_init/n185_6 ;
wire \u_psram_top/u_psram_init/n183_6 ;
wire \u_psram_top/u_psram_init/n1731_6 ;
wire \u_psram_top/u_psram_init/n1730_6 ;
wire \u_psram_top/u_psram_init/n1249_6 ;
wire \u_psram_top/u_psram_init/n1248_6 ;
wire \u_psram_top/u_psram_init/n596_5 ;
wire \u_psram_top/u_psram_init/n594_5 ;
wire \u_psram_top/u_psram_init/n258_5 ;
wire \u_psram_top/u_psram_init/n257_5 ;
wire \u_psram_top/u_psram_init/n256_5 ;
wire \u_psram_top/u_psram_init/n181_5 ;
wire \u_psram_top/u_psram_init/n906_5 ;
wire \u_psram_top/u_psram_init/n2459_4 ;
wire \u_psram_top/u_psram_init/n162_4 ;
wire \u_psram_top/u_psram_init/n162_5 ;
wire \u_psram_top/u_psram_init/n162_6 ;
wire \u_psram_top/u_psram_init/n162_7 ;
wire \u_psram_top/u_psram_init/out_dq_Z_15_5 ;
wire \u_psram_top/u_psram_init/n628_7 ;
wire \u_psram_top/u_psram_init/n628_8 ;
wire \u_psram_top/u_psram_init/n1150_9 ;
wire \u_psram_top/u_psram_init/n1229_6 ;
wire \u_psram_top/u_psram_init/n1265_4 ;
wire \u_psram_top/u_psram_init/n1265_5 ;
wire \u_psram_top/u_psram_init/n1265_6 ;
wire \u_psram_top/u_psram_init/n1410_4 ;
wire \u_psram_top/u_psram_init/n1410_5 ;
wire \u_psram_top/u_psram_init/n1444_4 ;
wire \u_psram_top/u_psram_init/n1445_4 ;
wire \u_psram_top/u_psram_init/n1446_4 ;
wire \u_psram_top/u_psram_init/n1447_4 ;
wire \u_psram_top/u_psram_init/n1448_4 ;
wire \u_psram_top/u_psram_init/n1449_4 ;
wire \u_psram_top/u_psram_init/n1450_4 ;
wire \u_psram_top/u_psram_init/n1451_4 ;
wire \u_psram_top/u_psram_init/n1459_4 ;
wire \u_psram_top/u_psram_init/n1467_4 ;
wire \u_psram_top/u_psram_init/n1711_6 ;
wire \u_psram_top/u_psram_init/n1747_4 ;
wire \u_psram_top/u_psram_init/n1747_5 ;
wire \u_psram_top/u_psram_init/n1747_6 ;
wire \u_psram_top/u_psram_init/n2491_4 ;
wire \u_psram_top/u_psram_init/n1892_4 ;
wire \u_psram_top/u_psram_init/n1892_5 ;
wire \u_psram_top/u_psram_init/n1933_4 ;
wire \u_psram_top/u_psram_init/n1941_4 ;
wire \u_psram_top/u_psram_init/n1949_4 ;
wire \u_psram_top/u_psram_init/wr_data_63_6 ;
wire \u_psram_top/u_psram_init/read_over_9 ;
wire \u_psram_top/u_psram_init/read_over_10 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_9 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_10 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_11 ;
wire \u_psram_top/u_psram_init/n_state.IDLE_19 ;
wire \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_21 ;
wire \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_22 ;
wire \u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_20 ;
wire \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 ;
wire \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_19 ;
wire \u_psram_top/u_psram_init/n1866_7 ;
wire \u_psram_top/u_psram_init/n1384_7 ;
wire \u_psram_top/u_psram_init/n1167_7 ;
wire \u_psram_top/u_psram_init/n1082_7 ;
wire \u_psram_top/u_psram_init/n1079_7 ;
wire \u_psram_top/u_psram_init/n1077_7 ;
wire \u_psram_top/u_psram_init/n901_8 ;
wire \u_psram_top/u_psram_init/n192_7 ;
wire \u_psram_top/u_psram_init/n189_7 ;
wire \u_psram_top/u_psram_init/n186_7 ;
wire \u_psram_top/u_psram_init/n184_7 ;
wire \u_psram_top/u_psram_init/n182_7 ;
wire \u_psram_top/u_psram_init/out_dq_Z_16_4 ;
wire \u_psram_top/u_psram_init/n256_6 ;
wire \u_psram_top/u_psram_init/n2459_5 ;
wire \u_psram_top/u_psram_init/n2459_6 ;
wire \u_psram_top/u_psram_init/n2459_7 ;
wire \u_psram_top/u_psram_init/n2459_8 ;
wire \u_psram_top/u_psram_init/n2491_5 ;
wire \u_psram_top/u_psram_init/n2491_6 ;
wire \u_psram_top/u_psram_init/n2491_7 ;
wire \u_psram_top/u_psram_init/n2491_8 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_12 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_13 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_14 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_15 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_16 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_17 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_18 ;
wire \u_psram_top/u_psram_init/n_state.IDLE_20 ;
wire \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_24 ;
wire \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_25 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_19 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_20 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_21 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_22 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_23 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_24 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_25 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_26 ;
wire \u_psram_top/u_psram_init/n_state.IDLE_21 ;
wire \u_psram_top/u_psram_init/n182_9 ;
wire \u_psram_top/u_psram_init/n245_11 ;
wire \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ;
wire \u_psram_top/u_psram_init/read_cnt_8_10 ;
wire \u_psram_top/u_psram_init/n1926_6 ;
wire \u_psram_top/u_psram_init/n1444_7 ;
wire \u_psram_top/u_psram_init/n1150_12 ;
wire \u_psram_top/u_psram_init/n1165_9 ;
wire \u_psram_top/u_psram_init/n1167_9 ;
wire \u_psram_top/u_psram_init/n1382_9 ;
wire \u_psram_top/u_psram_init/n1384_9 ;
wire \u_psram_top/u_psram_init/n1864_9 ;
wire \u_psram_top/u_psram_init/n1866_9 ;
wire \u_psram_top/u_psram_init/n902_9 ;
wire \u_psram_top/u_psram_init/n904_9 ;
wire \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_27 ;
wire \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_29 ;
wire \u_psram_top/u_psram_init/SDTAP_1_7 ;
wire \u_psram_top/u_psram_init/SDTAP_0_7 ;
wire \u_psram_top/u_psram_init/wr_data_63_9 ;
wire \u_psram_top/u_psram_init/n583_10 ;
wire \u_psram_top/u_psram_init/n595_7 ;
wire \u_psram_top/u_psram_init/n259_8 ;
wire \u_psram_top/u_psram_init/n597_8 ;
wire \u_psram_top/u_psram_init/n_state.ADJUST_PHASE ;
wire \u_psram_top/u_psram_init/n_state.TVCS_WAITE ;
wire \u_psram_top/u_psram_init/n_state.IDLE ;
wire \u_psram_top/u_psram_init/n1537_7 ;
wire \u_psram_top/u_psram_init/n1538_7 ;
wire \u_psram_top/u_psram_init/n1539_7 ;
wire \u_psram_top/u_psram_init/n1540_7 ;
wire \u_psram_top/u_psram_init/n1541_7 ;
wire \u_psram_top/u_psram_init/n1542_7 ;
wire \u_psram_top/u_psram_init/n1543_7 ;
wire \u_psram_top/u_psram_init/n1544_7 ;
wire \u_psram_top/u_psram_init/n1545_7 ;
wire \u_psram_top/u_psram_init/n1546_7 ;
wire \u_psram_top/u_psram_init/n1547_7 ;
wire \u_psram_top/u_psram_init/n1548_7 ;
wire \u_psram_top/u_psram_init/n1549_7 ;
wire \u_psram_top/u_psram_init/n1550_7 ;
wire \u_psram_top/u_psram_init/n1551_7 ;
wire \u_psram_top/u_psram_init/n1552_7 ;
wire \u_psram_top/u_psram_init/n1553_7 ;
wire \u_psram_top/u_psram_init/n1554_7 ;
wire \u_psram_top/u_psram_init/n1555_7 ;
wire \u_psram_top/u_psram_init/n1556_7 ;
wire \u_psram_top/u_psram_init/n1557_7 ;
wire \u_psram_top/u_psram_init/n1558_7 ;
wire \u_psram_top/u_psram_init/n1559_7 ;
wire \u_psram_top/u_psram_init/n1560_7 ;
wire \u_psram_top/u_psram_init/n1561_7 ;
wire \u_psram_top/u_psram_init/n1562_7 ;
wire \u_psram_top/u_psram_init/n1563_7 ;
wire \u_psram_top/u_psram_init/n1564_7 ;
wire \u_psram_top/u_psram_init/n1565_7 ;
wire \u_psram_top/u_psram_init/n1566_7 ;
wire \u_psram_top/u_psram_init/n1567_7 ;
wire \u_psram_top/u_psram_init/n2019_7 ;
wire \u_psram_top/u_psram_init/n2020_7 ;
wire \u_psram_top/u_psram_init/n2021_7 ;
wire \u_psram_top/u_psram_init/n2022_7 ;
wire \u_psram_top/u_psram_init/n2023_7 ;
wire \u_psram_top/u_psram_init/n2024_7 ;
wire \u_psram_top/u_psram_init/n2025_7 ;
wire \u_psram_top/u_psram_init/n2026_7 ;
wire \u_psram_top/u_psram_init/n2027_7 ;
wire \u_psram_top/u_psram_init/n2028_7 ;
wire \u_psram_top/u_psram_init/n2029_7 ;
wire \u_psram_top/u_psram_init/n2030_7 ;
wire \u_psram_top/u_psram_init/n2031_7 ;
wire \u_psram_top/u_psram_init/n2032_7 ;
wire \u_psram_top/u_psram_init/n2033_7 ;
wire \u_psram_top/u_psram_init/n2034_7 ;
wire \u_psram_top/u_psram_init/n2035_7 ;
wire \u_psram_top/u_psram_init/n2036_7 ;
wire \u_psram_top/u_psram_init/n2037_7 ;
wire \u_psram_top/u_psram_init/n2038_7 ;
wire \u_psram_top/u_psram_init/n2039_7 ;
wire \u_psram_top/u_psram_init/n2040_7 ;
wire \u_psram_top/u_psram_init/n2041_7 ;
wire \u_psram_top/u_psram_init/n2042_7 ;
wire \u_psram_top/u_psram_init/n2043_7 ;
wire \u_psram_top/u_psram_init/n2044_7 ;
wire \u_psram_top/u_psram_init/n2045_7 ;
wire \u_psram_top/u_psram_init/n2046_7 ;
wire \u_psram_top/u_psram_init/n2047_7 ;
wire \u_psram_top/u_psram_init/n2048_7 ;
wire \u_psram_top/u_psram_init/n2049_7 ;
wire \u_psram_top/u_psram_init/n1131_11 ;
wire \u_psram_top/u_psram_init/n1125_7 ;
wire \u_psram_top/u_psram_init/n1275_8 ;
wire \u_psram_top/u_psram_init/n2453_5 ;
wire \u_psram_top/u_psram_init/n1498_8 ;
wire \u_psram_top/u_psram_init/n2459_10 ;
wire \u_psram_top/u_psram_init/n1757_8 ;
wire \u_psram_top/u_psram_init/n2467_5 ;
wire \u_psram_top/u_psram_init/n1980_8 ;
wire \u_psram_top/u_psram_init/n2491_10 ;
wire \u_psram_top/u_psram_init/n184_10 ;
wire \u_psram_top/u_psram_init/tvcs_cnt_15_14 ;
wire \u_psram_top/u_psram_init/n189_10 ;
wire \u_psram_top/u_psram_init/n192_10 ;
wire \u_psram_top/u_psram_init/n195_9 ;
wire \u_psram_top/u_psram_init/n196_9 ;
wire \u_psram_top/u_psram_init/n254_8 ;
wire \u_psram_top/u_psram_init/timer_cnt_5_15 ;
wire \u_psram_top/u_psram_init/n255_8 ;
wire \u_psram_top/u_psram_init/n592_8 ;
wire \u_psram_top/u_psram_init/timer_cnt0_5_15 ;
wire \u_psram_top/u_psram_init/n593_8 ;
wire \u_psram_top/u_psram_init/n1113_9 ;
wire \u_psram_top/u_psram_init/n1165_12 ;
wire \u_psram_top/u_psram_init/timer_cnt1_5_12 ;
wire \u_psram_top/u_psram_init/n1168_9 ;
wire \u_psram_top/u_psram_init/n1169_10 ;
wire \u_psram_top/u_psram_init/n1386_9 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_28 ;
wire \u_psram_top/u_psram_init/c_state.TVCS_WAITE ;
wire \u_psram_top/u_psram_init/c_state.CONFIG_CR ;
wire \u_psram_top/u_psram_init/c_state.WRITE_DATA ;
wire \u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ;
wire \u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ;
wire \u_psram_top/u_psram_init/c_state.ADJUST_PHASE ;
wire \u_psram_top/u_psram_init/c_state.INIT_CALIB_WAITE ;
wire \u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ;
wire \u_psram_top/u_psram_init/c_state.ADJUST_DELAY ;
wire \u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE ;
wire \u_psram_top/u_psram_init/Tvcs_done ;
wire \u_psram_top/u_psram_init/write_done ;
wire \u_psram_top/u_psram_init/rd_data_valid_d_17 ;
wire \u_psram_top/u_psram_init/timer_cnt1_clr ;
wire \u_psram_top/u_psram_init/phase_over ;
wire \u_psram_top/u_psram_init/c_state.IDLE ;
wire \u_psram_top/u_psram_init/read_over ;
wire \u_psram_top/u_psram_init/n1130_1 ;
wire \u_psram_top/u_psram_init/n1130_2 ;
wire \u_psram_top/u_psram_init/n1129_1 ;
wire \u_psram_top/u_psram_init/n1129_2 ;
wire \u_psram_top/u_psram_init/n1128_1 ;
wire \u_psram_top/u_psram_init/n1128_2 ;
wire \u_psram_top/u_psram_init/n1127_1 ;
wire \u_psram_top/u_psram_init/n1127_0_COUT ;
wire \u_psram_top/u_psram_init/n1274_1 ;
wire \u_psram_top/u_psram_init/n1274_2 ;
wire \u_psram_top/u_psram_init/n1273_1 ;
wire \u_psram_top/u_psram_init/n1273_2 ;
wire \u_psram_top/u_psram_init/n1272_1 ;
wire \u_psram_top/u_psram_init/n1272_2 ;
wire \u_psram_top/u_psram_init/n1271_1 ;
wire \u_psram_top/u_psram_init/n1271_2 ;
wire \u_psram_top/u_psram_init/n1270_1 ;
wire \u_psram_top/u_psram_init/n1270_2 ;
wire \u_psram_top/u_psram_init/n1269_1 ;
wire \u_psram_top/u_psram_init/n1269_2 ;
wire \u_psram_top/u_psram_init/n1268_1 ;
wire \u_psram_top/u_psram_init/n1268_0_COUT ;
wire \u_psram_top/u_psram_init/n1497_1 ;
wire \u_psram_top/u_psram_init/n1497_2 ;
wire \u_psram_top/u_psram_init/n1496_1 ;
wire \u_psram_top/u_psram_init/n1496_2 ;
wire \u_psram_top/u_psram_init/n1495_1 ;
wire \u_psram_top/u_psram_init/n1495_2 ;
wire \u_psram_top/u_psram_init/n1494_1 ;
wire \u_psram_top/u_psram_init/n1494_0_COUT ;
wire \u_psram_top/u_psram_init/n1756_1 ;
wire \u_psram_top/u_psram_init/n1756_2 ;
wire \u_psram_top/u_psram_init/n1755_1 ;
wire \u_psram_top/u_psram_init/n1755_2 ;
wire \u_psram_top/u_psram_init/n1754_1 ;
wire \u_psram_top/u_psram_init/n1754_2 ;
wire \u_psram_top/u_psram_init/n1753_1 ;
wire \u_psram_top/u_psram_init/n1753_2 ;
wire \u_psram_top/u_psram_init/n1752_1 ;
wire \u_psram_top/u_psram_init/n1752_2 ;
wire \u_psram_top/u_psram_init/n1751_1 ;
wire \u_psram_top/u_psram_init/n1751_2 ;
wire \u_psram_top/u_psram_init/n1750_1 ;
wire \u_psram_top/u_psram_init/n1750_0_COUT ;
wire \u_psram_top/u_psram_init/n1979_1 ;
wire \u_psram_top/u_psram_init/n1979_2 ;
wire \u_psram_top/u_psram_init/n1978_1 ;
wire \u_psram_top/u_psram_init/n1978_2 ;
wire \u_psram_top/u_psram_init/n1977_1 ;
wire \u_psram_top/u_psram_init/n1977_2 ;
wire \u_psram_top/u_psram_init/n1976_1 ;
wire \u_psram_top/u_psram_init/n1976_0_COUT ;
wire \u_psram_top/u_psram_init/calib_0_5 ;
wire \u_psram_top/u_psram_init/calib_1_5 ;
wire [4:0] \u_psram_top/u_psram_init/phase_cnt ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[0].add_cnt ;
wire [7:0] \u_psram_top/u_psram_init/read_calibration[0].add_cnt0 ;
wire [1:0] \u_psram_top/u_psram_init/adjust_over ;
wire [4:0] \u_psram_top/u_psram_init/read_calibration[0].times_reg ;
wire [1:0] \u_psram_top/u_psram_init/delay_wait_over ;
wire [1:0] \u_psram_top/u_psram_init/calib_done ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[1].add_cnt ;
wire [7:0] \u_psram_top/u_psram_init/read_calibration[1].add_cnt0 ;
wire [4:0] \u_psram_top/u_psram_init/read_calibration[1].times_reg ;
wire [15:0] \u_psram_top/u_psram_init/tvcs_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt0 ;
wire [8:0] \u_psram_top/u_psram_init/read_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt1 ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[0].wr_ptr ;
wire [5:0] \u_psram_top/u_psram_init/read_calibration[0].check_cnt ;
wire [31:0] \u_psram_top/u_psram_init/read_calibration[0].id_reg ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[1].wr_ptr ;
wire [5:0] \u_psram_top/u_psram_init/read_calibration[1].check_cnt ;
wire [31:0] \u_psram_top/u_psram_init/read_calibration[1].id_reg ;
wire \u_psram_top/u_psram_sync/n13_3 ;
wire \u_psram_top/u_psram_sync/n86_3 ;
wire \u_psram_top/u_psram_sync/n348_9 ;
wire \u_psram_top/u_psram_sync/n359_10 ;
wire \u_psram_top/u_psram_sync/n282_16 ;
wire \u_psram_top/u_psram_sync/n293_16 ;
wire \u_psram_top/u_psram_sync/n304_16 ;
wire \u_psram_top/u_psram_sync/n315_16 ;
wire \u_psram_top/u_psram_sync/n326_16 ;
wire \u_psram_top/u_psram_sync/n337_16 ;
wire \u_psram_top/u_psram_sync/n389_7 ;
wire \u_psram_top/u_psram_sync/n388_6 ;
wire \u_psram_top/u_psram_sync/n387_6 ;
wire \u_psram_top/u_psram_sync/n48_5 ;
wire \u_psram_top/u_psram_sync/n46_5 ;
wire \u_psram_top/u_psram_sync/n45_5 ;
wire \u_psram_top/u_psram_sync/n44_5 ;
wire \u_psram_top/u_psram_sync/n42_5 ;
wire \u_psram_top/u_psram_sync/n41_5 ;
wire \u_psram_top/u_psram_sync/n40_5 ;
wire \u_psram_top/u_psram_sync/n38_5 ;
wire \u_psram_top/u_psram_sync/n86_4 ;
wire \u_psram_top/u_psram_sync/n86_5 ;
wire \u_psram_top/u_psram_sync/n86_6 ;
wire \u_psram_top/u_psram_sync/n86_7 ;
wire \u_psram_top/u_psram_sync/n348_11 ;
wire \u_psram_top/u_psram_sync/n348_12 ;
wire \u_psram_top/u_psram_sync/n359_11 ;
wire \u_psram_top/u_psram_sync/n282_17 ;
wire \u_psram_top/u_psram_sync/n282_18 ;
wire \u_psram_top/u_psram_sync/n293_18 ;
wire \u_psram_top/u_psram_sync/n304_17 ;
wire \u_psram_top/u_psram_sync/n315_17 ;
wire \u_psram_top/u_psram_sync/n315_18 ;
wire \u_psram_top/u_psram_sync/n315_19 ;
wire \u_psram_top/u_psram_sync/n326_17 ;
wire \u_psram_top/u_psram_sync/n326_18 ;
wire \u_psram_top/u_psram_sync/n337_17 ;
wire \u_psram_top/u_psram_sync/n337_18 ;
wire \u_psram_top/u_psram_sync/n389_8 ;
wire \u_psram_top/u_psram_sync/n388_7 ;
wire \u_psram_top/u_psram_sync/n51_6 ;
wire \u_psram_top/u_psram_sync/n49_6 ;
wire \u_psram_top/u_psram_sync/n47_6 ;
wire \u_psram_top/u_psram_sync/n45_6 ;
wire \u_psram_top/u_psram_sync/n43_6 ;
wire \u_psram_top/u_psram_sync/n41_6 ;
wire \u_psram_top/u_psram_sync/n40_6 ;
wire \u_psram_top/u_psram_sync/n39_6 ;
wire \u_psram_top/u_psram_sync/n37_6 ;
wire \u_psram_top/u_psram_sync/n348_13 ;
wire \u_psram_top/u_psram_sync/n348_14 ;
wire \u_psram_top/u_psram_sync/n359_12 ;
wire \u_psram_top/u_psram_sync/n359_13 ;
wire \u_psram_top/u_psram_sync/n359_14 ;
wire \u_psram_top/u_psram_sync/n282_19 ;
wire \u_psram_top/u_psram_sync/n388_8 ;
wire \u_psram_top/u_psram_sync/n43_7 ;
wire \u_psram_top/u_psram_sync/n44_8 ;
wire \u_psram_top/u_psram_sync/n49_8 ;
wire \u_psram_top/u_psram_sync/n293_20 ;
wire \u_psram_top/u_psram_sync/n43_9 ;
wire \u_psram_top/u_psram_sync/n348_16 ;
wire \u_psram_top/u_psram_sync/n36_10 ;
wire \u_psram_top/u_psram_sync/lock_cnt_15_17 ;
wire \u_psram_top/u_psram_sync/n37_11 ;
wire \u_psram_top/u_psram_sync/n39_11 ;
wire \u_psram_top/u_psram_sync/n47_11 ;
wire \u_psram_top/u_psram_sync/n50_10 ;
wire \u_psram_top/u_psram_sync/n51_11 ;
wire \u_psram_top/u_psram_sync/lock_d2 ;
wire [1:0] \u_psram_top/u_psram_sync/lock_syn ;
wire [5:2] \u_psram_top/u_psram_sync/cs_memsync_0 ;
wire [1:0] \u_psram_top/u_psram_sync/flag ;
wire [2:0] \u_psram_top/u_psram_sync/count ;
wire [15:0] \u_psram_top/u_psram_sync/lock_cnt ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(O_psram_reset_n[0]),
	.O(O_psram_reset_n[1])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [0]),
	.IO(IO_psram_dq[0]),
	.O(\u_psram_top/u_psram_wd/in_dq [0])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [1]),
	.IO(IO_psram_dq[1]),
	.O(\u_psram_top/u_psram_wd/in_dq [1])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [2]),
	.IO(IO_psram_dq[2]),
	.O(\u_psram_top/u_psram_wd/in_dq [2])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [3]),
	.IO(IO_psram_dq[3]),
	.O(\u_psram_top/u_psram_wd/in_dq [3])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [4]),
	.IO(IO_psram_dq[4]),
	.O(\u_psram_top/u_psram_wd/in_dq [4])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [5]),
	.IO(IO_psram_dq[5]),
	.O(\u_psram_top/u_psram_wd/in_dq [5])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [6]),
	.IO(IO_psram_dq[6]),
	.O(\u_psram_top/u_psram_wd/in_dq [6])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [7]),
	.IO(IO_psram_dq[7]),
	.O(\u_psram_top/u_psram_wd/in_dq [7])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[8].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [8]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [8]),
	.IO(IO_psram_dq[8]),
	.O(\u_psram_top/u_psram_wd/in_dq [8])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[9].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [9]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [9]),
	.IO(IO_psram_dq[9]),
	.O(\u_psram_top/u_psram_wd/in_dq [9])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[10].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [10]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [10]),
	.IO(IO_psram_dq[10]),
	.O(\u_psram_top/u_psram_wd/in_dq [10])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[11].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [11]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [11]),
	.IO(IO_psram_dq[11]),
	.O(\u_psram_top/u_psram_wd/in_dq [11])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[12].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [12]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [12]),
	.IO(IO_psram_dq[12]),
	.O(\u_psram_top/u_psram_wd/in_dq [12])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[13].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [13]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [13]),
	.IO(IO_psram_dq[13]),
	.O(\u_psram_top/u_psram_wd/in_dq [13])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[14].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [14]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [14]),
	.IO(IO_psram_dq[14]),
	.O(\u_psram_top/u_psram_wd/in_dq [14])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[15].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [15]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [15]),
	.IO(IO_psram_dq[15]),
	.O(\u_psram_top/u_psram_wd/in_dq [15])
);
OBUF \u_psram_top/u_psram_wd/u_clk_gen0  (
	.I(\u_psram_top/u_psram_wd/clk_out [0]),
	.O(O_psram_ck[0])
);
OBUF \u_psram_top/u_psram_wd/u_clkn_gen_n0  (
	.I(\u_psram_top/u_psram_wd/clkn_out [0]),
	.O(O_psram_ck_n[0])
);
ELVDS_OBUF \u_psram_top/u_psram_wd/u_clk_gen1  (
	.I(\u_psram_top/u_psram_wd/clk_out_0 [1]),
	.O(O_psram_ck[1]),
	.OB(O_psram_ck_n[1])
);
IOBUF \u_psram_top/u_psram_wd/rwds_iobuf_gen[0].rwds_iobuf  (
	.I(\u_psram_top/u_psram_wd/out_rwds [0]),
	.OEN(\u_psram_top/u_psram_wd/rwds_ts_Z [0]),
	.IO(IO_psram_rwds[0]),
	.O(\u_psram_top/u_psram_wd/in_rwds [0])
);
IOBUF \u_psram_top/u_psram_wd/rwds_iobuf_gen[1].rwds_iobuf  (
	.I(\u_psram_top/u_psram_wd/out_rwds_0 [1]),
	.OEN(\u_psram_top/u_psram_wd/rwds_ts_Z_0 [1]),
	.IO(IO_psram_rwds[1]),
	.O(\u_psram_top/u_psram_wd/in_rwds [1])
);
OBUF \u_psram_top/u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_psram_top/u_psram_wd/wr_cs [0]),
	.O(O_psram_cs_n[0])
);
OBUF \u_psram_top/u_psram_wd/cs_iobuf_gen[1].cs_obuf  (
	.I(\u_psram_top/u_psram_wd/wr_cs_0 [1]),
	.O(O_psram_cs_n[1])
);
LUT3 \u_psram_top/wr_data_d_63_s0  (
	.I0(wr_data[63]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [63])
);
defparam \u_psram_top/wr_data_d_63_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_62_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[62]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [62])
);
defparam \u_psram_top/wr_data_d_62_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_61_s0  (
	.I0(wr_data[61]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [61])
);
defparam \u_psram_top/wr_data_d_61_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_60_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[60]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [60])
);
defparam \u_psram_top/wr_data_d_60_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_59_s0  (
	.I0(wr_data[59]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [59])
);
defparam \u_psram_top/wr_data_d_59_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_58_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[58]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [58])
);
defparam \u_psram_top/wr_data_d_58_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_56_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[56]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [56])
);
defparam \u_psram_top/wr_data_d_56_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_55_s0  (
	.I0(wr_data[55]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [55])
);
defparam \u_psram_top/wr_data_d_55_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_54_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[54]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [54])
);
defparam \u_psram_top/wr_data_d_54_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_53_s0  (
	.I0(wr_data[53]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [53])
);
defparam \u_psram_top/wr_data_d_53_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_52_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[52]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [52])
);
defparam \u_psram_top/wr_data_d_52_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_51_s0  (
	.I0(wr_data[51]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [51])
);
defparam \u_psram_top/wr_data_d_51_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_50_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[50]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [50])
);
defparam \u_psram_top/wr_data_d_50_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_48_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[48]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [48])
);
defparam \u_psram_top/wr_data_d_48_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_47_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[47]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [47])
);
defparam \u_psram_top/wr_data_d_47_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_46_s0  (
	.I0(wr_data[46]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [46])
);
defparam \u_psram_top/wr_data_d_46_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_45_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[45]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [45])
);
defparam \u_psram_top/wr_data_d_45_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_44_s0  (
	.I0(wr_data[44]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [44])
);
defparam \u_psram_top/wr_data_d_44_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_43_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[43]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [43])
);
defparam \u_psram_top/wr_data_d_43_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_42_s0  (
	.I0(wr_data[42]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [42])
);
defparam \u_psram_top/wr_data_d_42_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_41_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[41]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [41])
);
defparam \u_psram_top/wr_data_d_41_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_39_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[39]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [39])
);
defparam \u_psram_top/wr_data_d_39_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_38_s0  (
	.I0(wr_data[38]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [38])
);
defparam \u_psram_top/wr_data_d_38_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_37_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[37]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [37])
);
defparam \u_psram_top/wr_data_d_37_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_36_s0  (
	.I0(wr_data[36]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [36])
);
defparam \u_psram_top/wr_data_d_36_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_35_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[35]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [35])
);
defparam \u_psram_top/wr_data_d_35_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_34_s0  (
	.I0(wr_data[34]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [34])
);
defparam \u_psram_top/wr_data_d_34_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_33_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[33]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [33])
);
defparam \u_psram_top/wr_data_d_33_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_31_s0  (
	.I0(wr_data[31]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [31])
);
defparam \u_psram_top/wr_data_d_31_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_30_s0  (
	.I0(wr_data[30]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [30])
);
defparam \u_psram_top/wr_data_d_30_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_29_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[29]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [29])
);
defparam \u_psram_top/wr_data_d_29_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_28_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[28]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [28])
);
defparam \u_psram_top/wr_data_d_28_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_25_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[25]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [25])
);
defparam \u_psram_top/wr_data_d_25_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_24_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[24]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [24])
);
defparam \u_psram_top/wr_data_d_24_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_23_s0  (
	.I0(wr_data[23]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [23])
);
defparam \u_psram_top/wr_data_d_23_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_22_s0  (
	.I0(wr_data[22]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [22])
);
defparam \u_psram_top/wr_data_d_22_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_21_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[21]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [21])
);
defparam \u_psram_top/wr_data_d_21_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_20_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[20]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [20])
);
defparam \u_psram_top/wr_data_d_20_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_17_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[17]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [17])
);
defparam \u_psram_top/wr_data_d_17_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_16_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[16]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [16])
);
defparam \u_psram_top/wr_data_d_16_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_15_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[15]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [15])
);
defparam \u_psram_top/wr_data_d_15_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_14_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[14]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [14])
);
defparam \u_psram_top/wr_data_d_14_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_12_s0  (
	.I0(wr_data[12]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [12])
);
defparam \u_psram_top/wr_data_d_12_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_11_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[11]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [11])
);
defparam \u_psram_top/wr_data_d_11_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_10_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[10]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [10])
);
defparam \u_psram_top/wr_data_d_10_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_8_s0  (
	.I0(wr_data[8]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [8])
);
defparam \u_psram_top/wr_data_d_8_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_7_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[7]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [7])
);
defparam \u_psram_top/wr_data_d_7_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_6_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[6]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [6])
);
defparam \u_psram_top/wr_data_d_6_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_4_s0  (
	.I0(wr_data[4]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [4])
);
defparam \u_psram_top/wr_data_d_4_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_3_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[3]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [3])
);
defparam \u_psram_top/wr_data_d_3_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_2_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[2]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [2])
);
defparam \u_psram_top/wr_data_d_2_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_0_s0  (
	.I0(wr_data[0]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [0])
);
defparam \u_psram_top/wr_data_d_0_s0 .INIT=8'hAC;
LUT2 \u_psram_top/n492_s1  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/dll_rsti ),
	.F(\u_psram_top/n492_5 )
);
defparam \u_psram_top/n492_s1 .INIT=4'h1;
LUT4 \u_psram_top/wr_data_d_40_s19  (
	.I0(init_calib),
	.I1(\u_psram_top/wr_ptr_4_11 ),
	.I2(\u_psram_top/wr_ptr_0 [0]),
	.I3(\u_psram_top/mem_data_384_19 ),
	.F(\u_psram_top/wr_data_d_40_25 )
);
defparam \u_psram_top/wr_data_d_40_s19 .INIT=16'h1000;
LUT3 \u_psram_top/wr_data_d_40_s23  (
	.I0(init_calib),
	.I1(\u_psram_top/wr_ptr_4_9 ),
	.I2(\u_psram_top/mem_data_381 ),
	.F(\u_psram_top/wr_data_d_40_33 )
);
defparam \u_psram_top/wr_data_d_40_s23 .INIT=8'h40;
LUT2 \u_psram_top/addr_d_20_s1  (
	.I0(init_calib),
	.I1(addr[20]),
	.F(\u_psram_top/addr_d [20])
);
defparam \u_psram_top/addr_d_20_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_19_s1  (
	.I0(init_calib),
	.I1(addr[19]),
	.F(\u_psram_top/addr_d [19])
);
defparam \u_psram_top/addr_d_19_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_18_s1  (
	.I0(init_calib),
	.I1(addr[18]),
	.F(\u_psram_top/addr_d [18])
);
defparam \u_psram_top/addr_d_18_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_17_s1  (
	.I0(init_calib),
	.I1(addr[17]),
	.F(\u_psram_top/addr_d [17])
);
defparam \u_psram_top/addr_d_17_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_16_s1  (
	.I0(init_calib),
	.I1(addr[16]),
	.F(\u_psram_top/addr_d [16])
);
defparam \u_psram_top/addr_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_15_s1  (
	.I0(init_calib),
	.I1(addr[15]),
	.F(\u_psram_top/addr_d [15])
);
defparam \u_psram_top/addr_d_15_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_14_s1  (
	.I0(init_calib),
	.I1(addr[14]),
	.F(\u_psram_top/addr_d [14])
);
defparam \u_psram_top/addr_d_14_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_13_s1  (
	.I0(init_calib),
	.I1(addr[13]),
	.F(\u_psram_top/addr_d [13])
);
defparam \u_psram_top/addr_d_13_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_12_s1  (
	.I0(init_calib),
	.I1(addr[12]),
	.F(\u_psram_top/addr_d [12])
);
defparam \u_psram_top/addr_d_12_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_11_s1  (
	.I0(init_calib),
	.I1(addr[11]),
	.F(\u_psram_top/addr_d [11])
);
defparam \u_psram_top/addr_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_10_s1  (
	.I0(init_calib),
	.I1(addr[10]),
	.F(\u_psram_top/addr_d [10])
);
defparam \u_psram_top/addr_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_9_s1  (
	.I0(init_calib),
	.I1(addr[9]),
	.F(\u_psram_top/addr_d [9])
);
defparam \u_psram_top/addr_d_9_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_8_s1  (
	.I0(init_calib),
	.I1(addr[8]),
	.F(\u_psram_top/addr_d [8])
);
defparam \u_psram_top/addr_d_8_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_7_s1  (
	.I0(init_calib),
	.I1(addr[7]),
	.F(\u_psram_top/addr_d [7])
);
defparam \u_psram_top/addr_d_7_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_6_s1  (
	.I0(init_calib),
	.I1(addr[6]),
	.F(\u_psram_top/addr_d [6])
);
defparam \u_psram_top/addr_d_6_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_5_s1  (
	.I0(init_calib),
	.I1(addr[5]),
	.F(\u_psram_top/addr_d [5])
);
defparam \u_psram_top/addr_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_4_s1  (
	.I0(init_calib),
	.I1(addr[4]),
	.F(\u_psram_top/addr_d [4])
);
defparam \u_psram_top/addr_d_4_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_3_s1  (
	.I0(init_calib),
	.I1(addr[3]),
	.F(\u_psram_top/addr_d [3])
);
defparam \u_psram_top/addr_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_2_s1  (
	.I0(init_calib),
	.I1(addr[2]),
	.F(\u_psram_top/addr_d [2])
);
defparam \u_psram_top/addr_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_1_s1  (
	.I0(init_calib),
	.I1(addr[1]),
	.F(\u_psram_top/addr_d [1])
);
defparam \u_psram_top/addr_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_0_s1  (
	.I0(init_calib),
	.I1(addr[0]),
	.F(\u_psram_top/addr_d [0])
);
defparam \u_psram_top/addr_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_63_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [63]),
	.F(rd_data[63])
);
defparam \u_psram_top/rd_data_e_63_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_62_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [62]),
	.F(rd_data[62])
);
defparam \u_psram_top/rd_data_e_62_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_61_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [61]),
	.F(rd_data[61])
);
defparam \u_psram_top/rd_data_e_61_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_60_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [60]),
	.F(rd_data[60])
);
defparam \u_psram_top/rd_data_e_60_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_59_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [59]),
	.F(rd_data[59])
);
defparam \u_psram_top/rd_data_e_59_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_58_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [58]),
	.F(rd_data[58])
);
defparam \u_psram_top/rd_data_e_58_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_57_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [57]),
	.F(rd_data[57])
);
defparam \u_psram_top/rd_data_e_57_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_56_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [56]),
	.F(rd_data[56])
);
defparam \u_psram_top/rd_data_e_56_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_55_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [55]),
	.F(rd_data[55])
);
defparam \u_psram_top/rd_data_e_55_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_54_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [54]),
	.F(rd_data[54])
);
defparam \u_psram_top/rd_data_e_54_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_53_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [53]),
	.F(rd_data[53])
);
defparam \u_psram_top/rd_data_e_53_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_52_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [52]),
	.F(rd_data[52])
);
defparam \u_psram_top/rd_data_e_52_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_51_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [51]),
	.F(rd_data[51])
);
defparam \u_psram_top/rd_data_e_51_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_50_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [50]),
	.F(rd_data[50])
);
defparam \u_psram_top/rd_data_e_50_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_49_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [49]),
	.F(rd_data[49])
);
defparam \u_psram_top/rd_data_e_49_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_48_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [48]),
	.F(rd_data[48])
);
defparam \u_psram_top/rd_data_e_48_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_47_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [47]),
	.F(rd_data[47])
);
defparam \u_psram_top/rd_data_e_47_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_46_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [46]),
	.F(rd_data[46])
);
defparam \u_psram_top/rd_data_e_46_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_45_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [45]),
	.F(rd_data[45])
);
defparam \u_psram_top/rd_data_e_45_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_44_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [44]),
	.F(rd_data[44])
);
defparam \u_psram_top/rd_data_e_44_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_43_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [43]),
	.F(rd_data[43])
);
defparam \u_psram_top/rd_data_e_43_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_42_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [42]),
	.F(rd_data[42])
);
defparam \u_psram_top/rd_data_e_42_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_41_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [41]),
	.F(rd_data[41])
);
defparam \u_psram_top/rd_data_e_41_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_40_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [40]),
	.F(rd_data[40])
);
defparam \u_psram_top/rd_data_e_40_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_39_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [39]),
	.F(rd_data[39])
);
defparam \u_psram_top/rd_data_e_39_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_38_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [38]),
	.F(rd_data[38])
);
defparam \u_psram_top/rd_data_e_38_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_37_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [37]),
	.F(rd_data[37])
);
defparam \u_psram_top/rd_data_e_37_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_36_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [36]),
	.F(rd_data[36])
);
defparam \u_psram_top/rd_data_e_36_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_35_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [35]),
	.F(rd_data[35])
);
defparam \u_psram_top/rd_data_e_35_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_34_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [34]),
	.F(rd_data[34])
);
defparam \u_psram_top/rd_data_e_34_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_33_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [33]),
	.F(rd_data[33])
);
defparam \u_psram_top/rd_data_e_33_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_32_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [32]),
	.F(rd_data[32])
);
defparam \u_psram_top/rd_data_e_32_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_31_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [31]),
	.F(rd_data[31])
);
defparam \u_psram_top/rd_data_e_31_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_30_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [30]),
	.F(rd_data[30])
);
defparam \u_psram_top/rd_data_e_30_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_29_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [29]),
	.F(rd_data[29])
);
defparam \u_psram_top/rd_data_e_29_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_28_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [28]),
	.F(rd_data[28])
);
defparam \u_psram_top/rd_data_e_28_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_27_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [27]),
	.F(rd_data[27])
);
defparam \u_psram_top/rd_data_e_27_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_26_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [26]),
	.F(rd_data[26])
);
defparam \u_psram_top/rd_data_e_26_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_25_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [25]),
	.F(rd_data[25])
);
defparam \u_psram_top/rd_data_e_25_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_24_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [24]),
	.F(rd_data[24])
);
defparam \u_psram_top/rd_data_e_24_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_23_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [23]),
	.F(rd_data[23])
);
defparam \u_psram_top/rd_data_e_23_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_22_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [22]),
	.F(rd_data[22])
);
defparam \u_psram_top/rd_data_e_22_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_21_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [21]),
	.F(rd_data[21])
);
defparam \u_psram_top/rd_data_e_21_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_20_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [20]),
	.F(rd_data[20])
);
defparam \u_psram_top/rd_data_e_20_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_19_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [19]),
	.F(rd_data[19])
);
defparam \u_psram_top/rd_data_e_19_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_18_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [18]),
	.F(rd_data[18])
);
defparam \u_psram_top/rd_data_e_18_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_17_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [17]),
	.F(rd_data[17])
);
defparam \u_psram_top/rd_data_e_17_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_16_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [16]),
	.F(rd_data[16])
);
defparam \u_psram_top/rd_data_e_16_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_15_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [15]),
	.F(rd_data[15])
);
defparam \u_psram_top/rd_data_e_15_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_14_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [14]),
	.F(rd_data[14])
);
defparam \u_psram_top/rd_data_e_14_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_13_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [13]),
	.F(rd_data[13])
);
defparam \u_psram_top/rd_data_e_13_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_12_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [12]),
	.F(rd_data[12])
);
defparam \u_psram_top/rd_data_e_12_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_11_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [11]),
	.F(rd_data[11])
);
defparam \u_psram_top/rd_data_e_11_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_10_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [10]),
	.F(rd_data[10])
);
defparam \u_psram_top/rd_data_e_10_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_9_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [9]),
	.F(rd_data[9])
);
defparam \u_psram_top/rd_data_e_9_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_8_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [8]),
	.F(rd_data[8])
);
defparam \u_psram_top/rd_data_e_8_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_7_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [7]),
	.F(rd_data[7])
);
defparam \u_psram_top/rd_data_e_7_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_6_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [6]),
	.F(rd_data[6])
);
defparam \u_psram_top/rd_data_e_6_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_5_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [5]),
	.F(rd_data[5])
);
defparam \u_psram_top/rd_data_e_5_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_4_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [4]),
	.F(rd_data[4])
);
defparam \u_psram_top/rd_data_e_4_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_3_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [3]),
	.F(rd_data[3])
);
defparam \u_psram_top/rd_data_e_3_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_2_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [2]),
	.F(rd_data[2])
);
defparam \u_psram_top/rd_data_e_2_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_1_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [1]),
	.F(rd_data[1])
);
defparam \u_psram_top/rd_data_e_1_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_0_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [0]),
	.F(rd_data[0])
);
defparam \u_psram_top/rd_data_e_0_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_valid_d_s1  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.F(rd_data_valid)
);
defparam \u_psram_top/rd_data_valid_d_s1 .INIT=4'h8;
LUT2 \u_psram_top/rd_data_valid_calib_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.F(\u_psram_top/rd_data_valid_calib )
);
defparam \u_psram_top/rd_data_valid_calib_s2 .INIT=4'h4;
LUT4 \u_psram_top/wr_data_d_32_s26  (
	.I0(\u_psram_top/mem_data_384 ),
	.I1(init_calib),
	.I2(\u_psram_top/wr_ptr [0]),
	.I3(\u_psram_top/wr_ptr [1]),
	.F(\u_psram_top/wr_data_d_32_37 )
);
defparam \u_psram_top/wr_data_d_32_s26 .INIT=16'h0002;
LUT4 \u_psram_top/wr_data_d_32_s27  (
	.I0(\u_psram_top/mem_data_380 ),
	.I1(init_calib),
	.I2(\u_psram_top/wr_ptr [0]),
	.I3(\u_psram_top/wr_ptr [1]),
	.F(\u_psram_top/wr_data_d_32_39 )
);
defparam \u_psram_top/wr_data_d_32_s27 .INIT=16'h0002;
LUT4 \u_psram_top/wr_data_d_32_s28  (
	.I0(\u_psram_top/mem_data_384 ),
	.I1(init_calib),
	.I2(\u_psram_top/wr_ptr [0]),
	.I3(\u_psram_top/wr_ptr [1]),
	.F(\u_psram_top/wr_data_d_32_41 )
);
defparam \u_psram_top/wr_data_d_32_s28 .INIT=16'h0200;
LUT4 \u_psram_top/wr_data_d_32_s29  (
	.I0(\u_psram_top/mem_data_380 ),
	.I1(init_calib),
	.I2(\u_psram_top/wr_ptr [0]),
	.I3(\u_psram_top/wr_ptr [1]),
	.F(\u_psram_top/wr_data_d_32_43 )
);
defparam \u_psram_top/wr_data_d_32_s29 .INIT=16'h0200;
LUT4 \u_psram_top/wr_data_d_40_s26  (
	.I0(\u_psram_top/mem_data_381 ),
	.I1(\u_psram_top/mem_data_383 ),
	.I2(init_calib),
	.I3(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/wr_data_d_40_37 )
);
defparam \u_psram_top/wr_data_d_40_s26 .INIT=16'h0008;
LUT4 \u_psram_top/wr_data_d_40_s27  (
	.I0(\u_psram_top/mem_data_381 ),
	.I1(\u_psram_top/mem_data_382 ),
	.I2(init_calib),
	.I3(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/wr_data_d_40_39 )
);
defparam \u_psram_top/wr_data_d_40_s27 .INIT=16'h0008;
LUT4 \u_psram_top/wr_data_d_40_s28  (
	.I0(\u_psram_top/mem_data_380_18 ),
	.I1(\u_psram_top/mem_data_381 ),
	.I2(init_calib),
	.I3(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/wr_data_d_40_41 )
);
defparam \u_psram_top/wr_data_d_40_s28 .INIT=16'h0008;
LUT4 \u_psram_top/wr_data_d_40_s29  (
	.I0(\u_psram_top/mem_data_381 ),
	.I1(\u_psram_top/mem_data_383 ),
	.I2(init_calib),
	.I3(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/wr_data_d_40_43 )
);
defparam \u_psram_top/wr_data_d_40_s29 .INIT=16'h0800;
LUT4 \u_psram_top/wr_data_d_40_s30  (
	.I0(\u_psram_top/mem_data_381 ),
	.I1(\u_psram_top/mem_data_382 ),
	.I2(init_calib),
	.I3(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/wr_data_d_40_45 )
);
defparam \u_psram_top/wr_data_d_40_s30 .INIT=16'h0800;
LUT4 \u_psram_top/wr_data_d_40_s31  (
	.I0(\u_psram_top/mem_data_380_18 ),
	.I1(\u_psram_top/mem_data_381 ),
	.I2(init_calib),
	.I3(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/wr_data_d_40_47 )
);
defparam \u_psram_top/wr_data_d_40_s31 .INIT=16'h0800;
LUT4 \u_psram_top/wr_data_d_32_s30  (
	.I0(init_calib),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/wr_ptr [0]),
	.I3(\u_psram_top/mem_data_384 ),
	.F(\u_psram_top/wr_data_d_32_45 )
);
defparam \u_psram_top/wr_data_d_32_s30 .INIT=16'h1000;
LUT4 \u_psram_top/wr_data_d_32_s31  (
	.I0(init_calib),
	.I1(\u_psram_top/mem_data_380 ),
	.I2(\u_psram_top/wr_ptr [1]),
	.I3(\u_psram_top/wr_ptr [0]),
	.F(\u_psram_top/wr_data_d_32_47 )
);
defparam \u_psram_top/wr_data_d_32_s31 .INIT=16'h0400;
LUT4 \u_psram_top/wr_data_d_32_s32  (
	.I0(init_calib),
	.I1(\u_psram_top/wr_ptr [0]),
	.I2(\u_psram_top/wr_ptr [1]),
	.I3(\u_psram_top/mem_data_384 ),
	.F(\u_psram_top/wr_data_d_32_49 )
);
defparam \u_psram_top/wr_data_d_32_s32 .INIT=16'h4000;
LUT4 \u_psram_top/wr_data_d_32_s33  (
	.I0(init_calib),
	.I1(\u_psram_top/wr_ptr [0]),
	.I2(\u_psram_top/wr_ptr [1]),
	.I3(\u_psram_top/mem_data_380 ),
	.F(\u_psram_top/wr_data_d_32_51 )
);
defparam \u_psram_top/wr_data_d_32_s33 .INIT=16'h4000;
LUT3 \u_psram_top/n298_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [0]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n298_7 )
);
defparam \u_psram_top/n298_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n297_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [1]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n297_7 )
);
defparam \u_psram_top/n297_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n296_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [2]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n296_7 )
);
defparam \u_psram_top/n296_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n295_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [3]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n295_7 )
);
defparam \u_psram_top/n295_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n294_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [4]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n294_7 )
);
defparam \u_psram_top/n294_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n293_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [5]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n293_7 )
);
defparam \u_psram_top/n293_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n292_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [6]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n292_7 )
);
defparam \u_psram_top/n292_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n291_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [7]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n291_7 )
);
defparam \u_psram_top/n291_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n290_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [32]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n290_7 )
);
defparam \u_psram_top/n290_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n289_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [33]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n289_7 )
);
defparam \u_psram_top/n289_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n288_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [34]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n288_7 )
);
defparam \u_psram_top/n288_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n287_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [35]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n287_7 )
);
defparam \u_psram_top/n287_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n286_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [36]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n286_7 )
);
defparam \u_psram_top/n286_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n285_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [37]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n285_7 )
);
defparam \u_psram_top/n285_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n284_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [38]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n284_7 )
);
defparam \u_psram_top/n284_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n283_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [39]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n283_7 )
);
defparam \u_psram_top/n283_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n282_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [8]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n282_7 )
);
defparam \u_psram_top/n282_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n281_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [9]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n281_7 )
);
defparam \u_psram_top/n281_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n280_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [10]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n280_7 )
);
defparam \u_psram_top/n280_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n279_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [11]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n279_7 )
);
defparam \u_psram_top/n279_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n278_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [12]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n278_7 )
);
defparam \u_psram_top/n278_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n277_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [13]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n277_7 )
);
defparam \u_psram_top/n277_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n276_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [14]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n276_7 )
);
defparam \u_psram_top/n276_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n275_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [15]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n275_7 )
);
defparam \u_psram_top/n275_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n274_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [40]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n274_7 )
);
defparam \u_psram_top/n274_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n273_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [41]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n273_7 )
);
defparam \u_psram_top/n273_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n272_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [42]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n272_7 )
);
defparam \u_psram_top/n272_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n271_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [43]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n271_7 )
);
defparam \u_psram_top/n271_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n270_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [44]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n270_7 )
);
defparam \u_psram_top/n270_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n269_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [45]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n269_7 )
);
defparam \u_psram_top/n269_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n268_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [46]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n268_7 )
);
defparam \u_psram_top/n268_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n267_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [47]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n267_7 )
);
defparam \u_psram_top/n267_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n266_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [16]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n266_7 )
);
defparam \u_psram_top/n266_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n265_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [17]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n265_7 )
);
defparam \u_psram_top/n265_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n264_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [18]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n264_7 )
);
defparam \u_psram_top/n264_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n263_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [19]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n263_7 )
);
defparam \u_psram_top/n263_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n262_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [20]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n262_7 )
);
defparam \u_psram_top/n262_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n261_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [21]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n261_7 )
);
defparam \u_psram_top/n261_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n260_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [22]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n260_7 )
);
defparam \u_psram_top/n260_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n259_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [23]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n259_7 )
);
defparam \u_psram_top/n259_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n258_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [48]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n258_7 )
);
defparam \u_psram_top/n258_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n257_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [49]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n257_7 )
);
defparam \u_psram_top/n257_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n256_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [50]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n256_7 )
);
defparam \u_psram_top/n256_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n255_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [51]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n255_7 )
);
defparam \u_psram_top/n255_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n254_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [52]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n254_7 )
);
defparam \u_psram_top/n254_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n253_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [53]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n253_7 )
);
defparam \u_psram_top/n253_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n252_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [54]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n252_7 )
);
defparam \u_psram_top/n252_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n251_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [55]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n251_7 )
);
defparam \u_psram_top/n251_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n250_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [24]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n250_7 )
);
defparam \u_psram_top/n250_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n249_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [25]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n249_7 )
);
defparam \u_psram_top/n249_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n248_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [26]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n248_7 )
);
defparam \u_psram_top/n248_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n247_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [27]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n247_7 )
);
defparam \u_psram_top/n247_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n246_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [28]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n246_7 )
);
defparam \u_psram_top/n246_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n245_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [29]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n245_7 )
);
defparam \u_psram_top/n245_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n244_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [30]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n244_7 )
);
defparam \u_psram_top/n244_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n243_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [31]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n243_7 )
);
defparam \u_psram_top/n243_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n242_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [56]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n242_7 )
);
defparam \u_psram_top/n242_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n241_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [57]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n241_7 )
);
defparam \u_psram_top/n241_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n240_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [58]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n240_7 )
);
defparam \u_psram_top/n240_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n239_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [59]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n239_7 )
);
defparam \u_psram_top/n239_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n238_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [60]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n238_7 )
);
defparam \u_psram_top/n238_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n237_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [61]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n237_7 )
);
defparam \u_psram_top/n237_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n236_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [62]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n236_7 )
);
defparam \u_psram_top/n236_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n235_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [63]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n235_7 )
);
defparam \u_psram_top/n235_s2 .INIT=8'hA8;
DFFC \u_psram_top/rd_data_d_63_s0  (
	.D(\u_psram_top/n235_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [63])
);
defparam \u_psram_top/rd_data_d_63_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_62_s0  (
	.D(\u_psram_top/n236_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [62])
);
defparam \u_psram_top/rd_data_d_62_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_61_s0  (
	.D(\u_psram_top/n237_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [61])
);
defparam \u_psram_top/rd_data_d_61_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_60_s0  (
	.D(\u_psram_top/n238_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [60])
);
defparam \u_psram_top/rd_data_d_60_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_59_s0  (
	.D(\u_psram_top/n239_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [59])
);
defparam \u_psram_top/rd_data_d_59_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_58_s0  (
	.D(\u_psram_top/n240_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [58])
);
defparam \u_psram_top/rd_data_d_58_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_57_s0  (
	.D(\u_psram_top/n241_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [57])
);
defparam \u_psram_top/rd_data_d_57_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_56_s0  (
	.D(\u_psram_top/n242_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [56])
);
defparam \u_psram_top/rd_data_d_56_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_55_s0  (
	.D(\u_psram_top/n243_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [55])
);
defparam \u_psram_top/rd_data_d_55_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_54_s0  (
	.D(\u_psram_top/n244_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [54])
);
defparam \u_psram_top/rd_data_d_54_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_53_s0  (
	.D(\u_psram_top/n245_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [53])
);
defparam \u_psram_top/rd_data_d_53_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_52_s0  (
	.D(\u_psram_top/n246_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [52])
);
defparam \u_psram_top/rd_data_d_52_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_51_s0  (
	.D(\u_psram_top/n247_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [51])
);
defparam \u_psram_top/rd_data_d_51_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_50_s0  (
	.D(\u_psram_top/n248_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [50])
);
defparam \u_psram_top/rd_data_d_50_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_49_s0  (
	.D(\u_psram_top/n249_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [49])
);
defparam \u_psram_top/rd_data_d_49_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_48_s0  (
	.D(\u_psram_top/n250_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [48])
);
defparam \u_psram_top/rd_data_d_48_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_47_s0  (
	.D(\u_psram_top/n251_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [47])
);
defparam \u_psram_top/rd_data_d_47_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_46_s0  (
	.D(\u_psram_top/n252_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [46])
);
defparam \u_psram_top/rd_data_d_46_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_45_s0  (
	.D(\u_psram_top/n253_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [45])
);
defparam \u_psram_top/rd_data_d_45_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_44_s0  (
	.D(\u_psram_top/n254_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [44])
);
defparam \u_psram_top/rd_data_d_44_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_43_s0  (
	.D(\u_psram_top/n255_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [43])
);
defparam \u_psram_top/rd_data_d_43_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_42_s0  (
	.D(\u_psram_top/n256_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [42])
);
defparam \u_psram_top/rd_data_d_42_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_41_s0  (
	.D(\u_psram_top/n257_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [41])
);
defparam \u_psram_top/rd_data_d_41_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_40_s0  (
	.D(\u_psram_top/n258_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [40])
);
defparam \u_psram_top/rd_data_d_40_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_39_s0  (
	.D(\u_psram_top/n259_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [39])
);
defparam \u_psram_top/rd_data_d_39_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_38_s0  (
	.D(\u_psram_top/n260_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [38])
);
defparam \u_psram_top/rd_data_d_38_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_37_s0  (
	.D(\u_psram_top/n261_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [37])
);
defparam \u_psram_top/rd_data_d_37_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_36_s0  (
	.D(\u_psram_top/n262_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [36])
);
defparam \u_psram_top/rd_data_d_36_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_35_s0  (
	.D(\u_psram_top/n263_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [35])
);
defparam \u_psram_top/rd_data_d_35_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_34_s0  (
	.D(\u_psram_top/n264_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [34])
);
defparam \u_psram_top/rd_data_d_34_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_33_s0  (
	.D(\u_psram_top/n265_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [33])
);
defparam \u_psram_top/rd_data_d_33_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_32_s0  (
	.D(\u_psram_top/n266_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [32])
);
defparam \u_psram_top/rd_data_d_32_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_31_s0  (
	.D(\u_psram_top/n267_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [31])
);
defparam \u_psram_top/rd_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_30_s0  (
	.D(\u_psram_top/n268_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [30])
);
defparam \u_psram_top/rd_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_29_s0  (
	.D(\u_psram_top/n269_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [29])
);
defparam \u_psram_top/rd_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_28_s0  (
	.D(\u_psram_top/n270_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [28])
);
defparam \u_psram_top/rd_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_27_s0  (
	.D(\u_psram_top/n271_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [27])
);
defparam \u_psram_top/rd_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_26_s0  (
	.D(\u_psram_top/n272_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [26])
);
defparam \u_psram_top/rd_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_25_s0  (
	.D(\u_psram_top/n273_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [25])
);
defparam \u_psram_top/rd_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_24_s0  (
	.D(\u_psram_top/n274_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [24])
);
defparam \u_psram_top/rd_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_23_s0  (
	.D(\u_psram_top/n275_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [23])
);
defparam \u_psram_top/rd_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_22_s0  (
	.D(\u_psram_top/n276_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [22])
);
defparam \u_psram_top/rd_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_21_s0  (
	.D(\u_psram_top/n277_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [21])
);
defparam \u_psram_top/rd_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_20_s0  (
	.D(\u_psram_top/n278_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [20])
);
defparam \u_psram_top/rd_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_19_s0  (
	.D(\u_psram_top/n279_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [19])
);
defparam \u_psram_top/rd_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_18_s0  (
	.D(\u_psram_top/n280_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [18])
);
defparam \u_psram_top/rd_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_17_s0  (
	.D(\u_psram_top/n281_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [17])
);
defparam \u_psram_top/rd_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_16_s0  (
	.D(\u_psram_top/n282_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [16])
);
defparam \u_psram_top/rd_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_15_s0  (
	.D(\u_psram_top/n283_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [15])
);
defparam \u_psram_top/rd_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_14_s0  (
	.D(\u_psram_top/n284_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [14])
);
defparam \u_psram_top/rd_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_13_s0  (
	.D(\u_psram_top/n285_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [13])
);
defparam \u_psram_top/rd_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_12_s0  (
	.D(\u_psram_top/n286_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [12])
);
defparam \u_psram_top/rd_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_11_s0  (
	.D(\u_psram_top/n287_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [11])
);
defparam \u_psram_top/rd_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_10_s0  (
	.D(\u_psram_top/n288_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [10])
);
defparam \u_psram_top/rd_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_9_s0  (
	.D(\u_psram_top/n289_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [9])
);
defparam \u_psram_top/rd_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_8_s0  (
	.D(\u_psram_top/n290_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [8])
);
defparam \u_psram_top/rd_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_7_s0  (
	.D(\u_psram_top/n291_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [7])
);
defparam \u_psram_top/rd_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_6_s0  (
	.D(\u_psram_top/n292_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [6])
);
defparam \u_psram_top/rd_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_5_s0  (
	.D(\u_psram_top/n293_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [5])
);
defparam \u_psram_top/rd_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_4_s0  (
	.D(\u_psram_top/n294_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [4])
);
defparam \u_psram_top/rd_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_3_s0  (
	.D(\u_psram_top/n295_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [3])
);
defparam \u_psram_top/rd_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_2_s0  (
	.D(\u_psram_top/n296_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [2])
);
defparam \u_psram_top/rd_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_1_s0  (
	.D(\u_psram_top/n297_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [1])
);
defparam \u_psram_top/rd_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_0_s0  (
	.D(\u_psram_top/n298_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [0])
);
defparam \u_psram_top/rd_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_valid_d_s0  (
	.D(\u_psram_top/rd_data_valid_d0 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d )
);
defparam \u_psram_top/rd_data_valid_d_s0 .INIT=1'b0;
DLL \u_psram_top/u_dll  (
	.CLKIN(\u_psram_top/clk_x2 ),
	.STOP(\u_psram_top/n804_6 ),
	.RESET(\u_psram_top/dll_rsti ),
	.UPDNCNTL(\u_psram_top/uddcntln ),
	.LOCK(\u_psram_top/dll_lock ),
	.STEP({\u_psram_top/STEP [7:0]})
);
defparam \u_psram_top/u_dll .DIV_SEL=1'b1;
defparam \u_psram_top/u_dll .CODESCAL="101";
defparam \u_psram_top/u_dll .SCAL_EN="false";
defparam \u_psram_top/u_dll .DLL_FORCE=0;
DHCEN \u_psram_top/u_dqce_clk_x2p  (
	.CLKIN(memory_clk_p),
	.CE(\u_psram_top/stop ),
	.CLKOUT(\u_psram_top/clk_x2p )
);
DHCEN \u_psram_top/u_dqce_clk_x2  (
	.CLKIN(memory_clk),
	.CE(\u_psram_top/stop ),
	.CLKOUT(\u_psram_top/clk_x2 )
);
CLKDIV \u_psram_top/clkdiv  (
	.HCLKIN(\u_psram_top/clk_x2 ),
	.RESETN(\u_psram_top/n492_5 ),
	.CALIB(GND),
	.CLKOUT(clk_out)
);
defparam \u_psram_top/clkdiv .GSREN="false";
defparam \u_psram_top/clkdiv .DIV_MODE="2";
INV \u_psram_top/n797_s2  (
	.I(rst_n),
	.O(\u_psram_top/n797_6 )
);
LUT1 \u_psram_top/n804_s2  (
	.I0(pll_lock),
	.F(\u_psram_top/n804_6 )
);
defparam \u_psram_top/n804_s2 .INIT=2'h1;
LUT2 \u_psram_top/u_psram_wd/rd_data_valid_d0_s  (
	.I0(\u_psram_top/rd_data_valid_d1 [0]),
	.I1(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/rd_data_valid_d0 )
);
defparam \u_psram_top/u_psram_wd/rd_data_valid_d0_s .INIT=4'hE;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.DF(\u_psram_top/u_psram_wd/DF_d [0])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.DF(\u_psram_top/u_psram_wd/DF_d [1])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.DF(\u_psram_top/u_psram_wd/DF_d [2])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.DF(\u_psram_top/u_psram_wd/DF_d [3])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.DF(\u_psram_top/u_psram_wd/DF_d [4])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.DF(\u_psram_top/u_psram_wd/DF_d [5])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.DF(\u_psram_top/u_psram_wd/DF_d [6])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.DF(\u_psram_top/u_psram_wd/DF_d [7])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [8]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [8]),
	.DF(\u_psram_top/u_psram_wd/DF_d [8])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [9]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [9]),
	.DF(\u_psram_top/u_psram_wd/DF_d [9])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[2].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [10]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [10]),
	.DF(\u_psram_top/u_psram_wd/DF_d [10])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[3].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [11]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [11]),
	.DF(\u_psram_top/u_psram_wd/DF_d [11])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[4].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [12]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [12]),
	.DF(\u_psram_top/u_psram_wd/DF_d [12])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[5].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [13]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [13]),
	.DF(\u_psram_top/u_psram_wd/DF_d [13])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[6].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [14]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [14]),
	.DF(\u_psram_top/u_psram_wd/DF_d [14])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[7].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [15]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [15]),
	.DF(\u_psram_top/u_psram_wd/DF_d [15])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[7].iodelay .C_STATIC_DLY=0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_3_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_4_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_5_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_6_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_10_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_11_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_12_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_13_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_17_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_18_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_19_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_20_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_24_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_25_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_26_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_27_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_31_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_32_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_33_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_34_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_38_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_39_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_40_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_41_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_45_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_46_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_47_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_48_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_52_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_53_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_54_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_55_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_59_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_60_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_61_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_62_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_66_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_67_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_68_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_69_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_73_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_74_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_75_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_76_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_80_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_81_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_82_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_83_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_87_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_88_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_89_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_90_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_94_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_95_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_96_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_97_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_101_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_102_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_103_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_104_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_108_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_109_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_110_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_111_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_115_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_116_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_117_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_118_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_122_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_123_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_124_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_125_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_129_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_130_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_131_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_132_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_136_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_137_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_138_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_139_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_143_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_144_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_145_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_146_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_150_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_151_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_152_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_153_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_157_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_158_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_159_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_160_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_164_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_165_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_166_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_167_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_171_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_172_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_173_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_174_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_178_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_179_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_180_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_181_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_185_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_186_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_187_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_188_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_192_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_193_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_194_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_195_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_199_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_200_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_201_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_202_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_206_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_207_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_208_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_209_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_213_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_214_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_215_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_216_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_220_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_221_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_222_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_223_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_227_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_228_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_229_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_230_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_234_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_235_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_236_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_237_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_241_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_242_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_243_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_244_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_248_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_249_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_250_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_251_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s2 .INIT=8'hCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s0  (
	.I0(\u_psram_top/cmd_calib ),
	.I1(cmd),
	.I2(init_calib),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s0 .INIT=16'h3500;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2032_s0  (
	.I0(\u_psram_top/cmd_en_calib ),
	.I1(cmd_en),
	.I2(init_calib),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2032_s0 .INIT=8'hCA;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n882_s0  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [0]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n882_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n882_s0 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n906_s0  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [6]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n906_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n906_s0 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1324_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1324_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1324_s0 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1333_s0  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [13]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [14]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1333_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1333_s0 .INIT=8'hCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [29]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [27]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [24]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_24_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [23]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [16]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_16_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [13]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_13_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [12]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_12_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [9]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_9_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [8]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_8_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [5]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_5_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [4]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_4_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [2]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_2_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_1_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_1_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_0_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_init_delay_all [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_6 ),
	.F(\u_psram_top/u_psram_wd/n920_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n921_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_init_delay_all [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ),
	.F(\u_psram_top/u_psram_wd/n921_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n921_s1 .INIT=16'h0001;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ),
	.I1(\u_psram_top/u_psram_wd/n1423_5 ),
	.F(\u_psram_top/u_psram_wd/n1422_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_s1  (
	.I0(\u_psram_top/u_psram_wd/wr_init_delay_all [2]),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_6 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/n1423_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_s1 .INIT=16'h0F11;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/out_dq_Z [62]),
	.I2(\u_psram_top/u_psram_wd/n791_4 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_s1 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [0]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w_0 [15]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [7]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [21]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [22]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1333_3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3 .INIT=16'hFCFA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s363  (
	.I0(\u_psram_top/wr_ptr [0]),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/mem_data_380 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s363 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s365  (
	.I0(\u_psram_top/wr_ptr [0]),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/mem_data_380 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s365 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s367  (
	.I0(\u_psram_top/wr_ptr [0]),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/mem_data_384 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s367 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s369  (
	.I0(\u_psram_top/wr_ptr [0]),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/mem_data_384 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s369 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s2 .INIT=16'h35C0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [4]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s2 .INIT=16'h3F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1  (
	.I0(\u_psram_top/u_psram_wd/d4 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [17]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1  (
	.I0(\u_psram_top/u_psram_wd/d5 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [21]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1  (
	.I0(\u_psram_top/u_psram_wd/d5 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [20]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1  (
	.I0(\u_psram_top/u_psram_wd/d6 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [25]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1  (
	.I0(\u_psram_top/u_psram_wd/d7 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [28]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [7]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1  (
	.I0(\u_psram_top/u_psram_wd/d1 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [6]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [11]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1  (
	.I0(\u_psram_top/u_psram_wd/d2 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [10]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [15]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [14]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [19]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [18]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [22]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [26]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [31]),
	.I1(\u_psram_top/u_psram_wd/d7 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1 .INIT=16'hAC00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [30]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1 .INIT=16'hCA00;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.F(\u_psram_top/u_psram_wd/n791_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_29_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [0]),
	.I1(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_29_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0 [3]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_27_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2  (
	.I0(\u_psram_top/u_psram_wd/di5 [3]),
	.I1(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_27_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_24_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s2  (
	.I0(\u_psram_top/config_done_Z ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.F(\u_psram_top/u_psram_wd/wr_dq_24_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_16_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_13_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_12_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_9_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_8_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_5_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_4_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0 [2]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_2_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_1_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s2  (
	.I0(\u_psram_top/config_done_Z ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1]),
	.F(\u_psram_top/u_psram_wd/wr_dq_1_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_0_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s2  (
	.I0(\u_psram_top/u_psram_wd/wr_init_delay_all_0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [3]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2 .INIT=16'h0E00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [2]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [2]),
	.I2(\u_psram_top/u_psram_wd/wr_datats ),
	.I3(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_s2 .INIT=16'hF0EE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w_0 [17]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r_0 [17]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [4]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s4 .INIT=8'h10;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5  (
	.I0(\u_psram_top/wr_ptr [0]),
	.I1(\u_psram_top/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_7 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_8 ),
	.F(\u_psram_top/wr_ptr_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s371  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [4]),
	.I3(\u_psram_top/wr_ptr_4_11 ),
	.F(\u_psram_top/mem_data_380 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s371 .INIT=16'h0001;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s3 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s3  (
	.I0(init_calib),
	.I1(cmd),
	.I2(cmd_en),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s3 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s4  (
	.I0(init_calib),
	.I1(\u_psram_top/cmd_calib ),
	.I2(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s4 .INIT=8'h40;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s5  (
	.I0(init_calib),
	.I1(cmd),
	.I2(cmd_en),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_8 ),
	.F(\u_psram_top/u_psram_wd/n299_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s5 .INIT=16'h007F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w_0 [19]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r_0 [19]),
	.I2(\u_psram_top/u_psram_wd/shift_burst128_w [6]),
	.I3(\u_psram_top/u_psram_wd/shift_burst128_r [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s374  (
	.I0(\u_psram_top/wr_ptr_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [4]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [2]),
	.F(\u_psram_top/mem_data_384 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s374 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/out_dq_Z [62]),
	.I2(\u_psram_top/u_psram_wd/n791_4 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_6 ),
	.F(\u_psram_top/u_psram_wd/clk_d0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1 .INIT=16'hEFFF;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s375  (
	.I0(\u_psram_top/wr_ptr [1]),
	.I1(\u_psram_top/wr_ptr [0]),
	.I2(\u_psram_top/mem_data_384 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s375 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s376  (
	.I0(\u_psram_top/mem_data_380 ),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/wr_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s376 .INIT=8'h20;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [0]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [0]),
	.I2(\u_psram_top/u_psram_wd/shift_burst128_w_0 [17]),
	.I3(\u_psram_top/u_psram_wd/shift_burst128_r_0 [17]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [16]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [16]),
	.I2(\u_psram_top/u_psram_wd/shift_burst128_w [0]),
	.I3(\u_psram_top/u_psram_wd/shift_burst128_r [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4 .INIT=16'hFFFE;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [2]),
	.I1(\u_psram_top/wr_ptr [0]),
	.I2(\u_psram_top/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3 .INIT=8'h6A;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s377  (
	.I0(\u_psram_top/wr_ptr [0]),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/mem_data_384 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s377 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s378  (
	.I0(\u_psram_top/wr_ptr [0]),
	.I1(\u_psram_top/wr_ptr [1]),
	.I2(\u_psram_top/mem_data_380 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s378 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n766_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q8 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n766_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n766_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q9 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n770_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q9 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n770_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n770_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q10 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n774_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q10 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n774_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n774_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q11 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n778_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q11 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n778_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n778_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q12 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n782_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q12 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n782_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n782_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q13 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q13 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q14 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q14 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q15 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n794_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q15 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n794_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n794_s2 .INIT=8'hE0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q15 [3]),
	.I3(\u_psram_top/u_psram_wd/n787_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s2 .INIT=16'hFFE0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n259_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n259_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n259_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s4  (
	.I0(\u_psram_top/wr_ptr [1]),
	.I1(\u_psram_top/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ),
	.I3(\u_psram_top/wr_ptr_4_11 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s4 .INIT=16'h2A66;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s8  (
	.I0(\u_psram_top/wr_ptr [1]),
	.I1(\u_psram_top/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ),
	.I3(\u_psram_top/wr_ptr_4_11 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_16 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s8 .INIT=16'h80FF;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_s5  (
	.I0(\u_psram_top/wr_ptr [1]),
	.I1(\u_psram_top/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ),
	.I3(\u_psram_top/wr_ptr_4_11 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_s5 .INIT=16'h4C33;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_s4  (
	.I0(\u_psram_top/u_psram_wd/n299_10 ),
	.I1(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_s4 .INIT=4'hD;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_psram_top/calib_Z [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s4 .INIT=8'h6A;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top/calib_Z [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1308_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top/calib_Z [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1308_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1308_s4 .INIT=8'h1A;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1  (
	.I0(init_calib),
	.I1(cmd),
	.I2(cmd_en),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_8 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1 .INIT=16'hFF80;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_18_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_18_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_16_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [13]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [11]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_22_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [21]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_22_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_20_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [19]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_20_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [13]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [11]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_31_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_30_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_29_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_28_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_27_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_26_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_25_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_24_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_23_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_22_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_21_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_20_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_19_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_18_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_17_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_16_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_15_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_14_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_13_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_12_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_11_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_10_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_9_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_7_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_6_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_5_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_4_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n259_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [60])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0  (
	.D(\u_psram_top/addr_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [49])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0  (
	.D(\u_psram_top/addr_d [19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [48])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0  (
	.D(\u_psram_top/addr_d [18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [47])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0  (
	.D(\u_psram_top/addr_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [46])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0  (
	.D(\u_psram_top/addr_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [45])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0  (
	.D(\u_psram_top/addr_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [44])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0  (
	.D(\u_psram_top/addr_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0  (
	.D(\u_psram_top/addr_d [13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0  (
	.D(\u_psram_top/addr_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0  (
	.D(\u_psram_top/addr_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0  (
	.D(\u_psram_top/addr_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0  (
	.D(\u_psram_top/addr_d [9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0  (
	.D(\u_psram_top/addr_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0  (
	.D(\u_psram_top/addr_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0  (
	.D(\u_psram_top/addr_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0  (
	.D(\u_psram_top/addr_d [5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0  (
	.D(\u_psram_top/addr_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0  (
	.D(\u_psram_top/addr_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0  (
	.D(\u_psram_top/addr_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0  (
	.D(\u_psram_top/addr_d [1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0  (
	.D(\u_psram_top/addr_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0  (
	.D(\u_psram_top/out_dq_Z [62]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/reg_wren [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/q0 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/q1 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q1_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/q2 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q2_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d_3_s0  (
	.D(\u_psram_top/u_psram_wd/q3 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q7_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0  (
	.D(\u_psram_top/u_psram_wd/n792_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0  (
	.D(\u_psram_top/u_psram_wd/n764_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n766_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0  (
	.D(\u_psram_top/u_psram_wd/n768_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n770_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0  (
	.D(\u_psram_top/u_psram_wd/n772_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n774_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n778_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n782_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0  (
	.D(\u_psram_top/u_psram_wd/n787_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d5 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d5 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d6 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d7 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n794_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/d7 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0  (
	.D(\u_psram_top/u_psram_wd/di5 [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_init_delay_all [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0  (
	.D(\u_psram_top/out_dq_Z [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/qi7 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0  (
	.D(\u_psram_top/out_dq_Z [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/qi6 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0  (
	.D(\u_psram_top/u_psram_wd/n1217_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0  (
	.D(\u_psram_top/u_psram_wd/n1192_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_0_s0  (
	.D(\u_psram_top/u_psram_wd/n1193_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5_3_s0  (
	.D(\u_psram_top/u_psram_wd/reg_wren [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/di5 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1324_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/readd_Z [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w_0 [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_2_s1  (
	.D(\u_psram_top/u_psram_wd/n172_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_11 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1  (
	.D(\u_psram_top/u_psram_wd/n299_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/CA [63])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n882_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n882_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n906_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_en_delay_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1333_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_365 ),
	.RESET(\u_psram_top/wr_data_d_32_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_32_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_369 ),
	.RESET(\u_psram_top/wr_data_d_32_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_32_51 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_373 ),
	.RESET(\u_psram_top/wr_data_d_32_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_32_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_377 ),
	.RESET(\u_psram_top/wr_data_d_32_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_s0  (
	.D(wr_data[32]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [48]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_s0  (
	.D(wr_data[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [33]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_s0  (
	.D(wr_data[49]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_s0  (
	.D(wr_data[18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [34]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [50]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_s0  (
	.D(wr_data[19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [35]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [51]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [36]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [52]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_s0  (
	.D(wr_data[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [21]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [37]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [53]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [22]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [38]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [54]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [23]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [39]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [55]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_s0  (
	.D(data_mask[0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_s0  (
	.D(data_mask[2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_s0  (
	.D(data_mask[4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_s0  (
	.D(data_mask[6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_32_49 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s3  (
	.D(\u_psram_top/u_psram_wd/n173_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s3  (
	.D(\u_psram_top/u_psram_wd/n174_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1308_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3 .INIT=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n865_6 ),
	.TX1(\u_psram_top/u_psram_wd/n865_6 ),
	.Q0(\u_psram_top/u_psram_wd/out_rwds [0]),
	.Q1(\u_psram_top/u_psram_wd/rwds_ts_Z [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top/u_psram_wd/n920_4 ),
	.D1(\u_psram_top/u_psram_wd/n921_4 ),
	.D2(\u_psram_top/u_psram_wd/n921_4 ),
	.D3(\u_psram_top/u_psram_wd/n921_4 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/wr_cs [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [24]),
	.Q1(\u_psram_top/rdbk_data_d0 [16]),
	.Q2(\u_psram_top/rdbk_data_d0 [8]),
	.Q3(\u_psram_top/rdbk_data_d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [25]),
	.Q1(\u_psram_top/rdbk_data_d0 [17]),
	.Q2(\u_psram_top/rdbk_data_d0 [9]),
	.Q3(\u_psram_top/rdbk_data_d0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [26]),
	.Q1(\u_psram_top/rdbk_data_d0 [18]),
	.Q2(\u_psram_top/rdbk_data_d0 [10]),
	.Q3(\u_psram_top/rdbk_data_d0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [27]),
	.Q1(\u_psram_top/rdbk_data_d0 [19]),
	.Q2(\u_psram_top/rdbk_data_d0 [11]),
	.Q3(\u_psram_top/rdbk_data_d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [28]),
	.Q1(\u_psram_top/rdbk_data_d0 [20]),
	.Q2(\u_psram_top/rdbk_data_d0 [12]),
	.Q3(\u_psram_top/rdbk_data_d0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [29]),
	.Q1(\u_psram_top/rdbk_data_d0 [21]),
	.Q2(\u_psram_top/rdbk_data_d0 [13]),
	.Q3(\u_psram_top/rdbk_data_d0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [30]),
	.Q1(\u_psram_top/rdbk_data_d0 [22]),
	.Q2(\u_psram_top/rdbk_data_d0 [14]),
	.Q3(\u_psram_top/rdbk_data_d0 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [31]),
	.Q1(\u_psram_top/rdbk_data_d0 [23]),
	.Q2(\u_psram_top/rdbk_data_d0 [15]),
	.Q3(\u_psram_top/rdbk_data_d0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_5 ),
	.D1(GND),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_5 ),
	.D3(GND),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clk_out [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen  (
	.D0(\u_psram_top/u_psram_wd/clk_d0 ),
	.D1(VCC),
	.D2(\u_psram_top/u_psram_wd/clk_d0 ),
	.D3(VCC),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clkn_out [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .TXCLK_POL=1'b0;
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_3_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_4_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_5_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_6_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_10_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_11_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_12_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_13_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_17_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_18_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_19_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_20_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_24_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_25_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_26_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_27_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_31_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_32_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_33_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_34_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_38_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_39_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_40_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_41_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_45_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_46_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_47_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_48_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_52_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_53_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_54_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_55_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_59_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_60_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_61_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_62_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_66_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_67_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_68_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_69_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_73_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_74_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_75_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_76_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_80_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_81_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_82_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_83_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_87_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_88_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_89_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_90_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_94_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_95_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_96_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_97_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_101_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_102_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_103_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_104_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_108_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_109_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_110_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_111_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_115_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_116_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_117_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_118_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_122_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_123_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_124_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_125_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_129_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_130_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_131_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_132_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_136_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_137_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_138_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_139_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_143_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_144_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_145_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_146_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_150_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_151_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_152_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_153_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_157_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_158_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_159_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_160_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_164_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_165_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_166_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_167_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_171_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_172_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_173_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_174_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_178_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_179_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_180_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_181_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_185_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_186_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_187_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_188_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_192_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_193_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_194_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_195_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_199_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_200_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_201_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_202_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_206_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_207_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_208_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_209_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_213_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_214_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_215_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_216_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_220_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_221_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_222_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_223_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_227_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_228_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_229_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_230_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_234_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_235_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_236_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_237_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_241_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_242_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_243_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_244_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_248_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_249_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_250_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_251_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_2 )
);
LUT1 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n865_s2  (
	.I0(\u_psram_top/u_psram_wd/wr_datats ),
	.F(\u_psram_top/u_psram_wd/n865_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n865_s2 .INIT=2'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_3_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_4_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_5_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_6_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_10_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_11_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_12_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_13_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_17_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_18_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_19_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_20_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_24_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_25_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_26_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_27_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_31_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_32_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_33_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_34_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_38_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_39_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_40_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_41_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_45_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_46_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_47_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_48_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_52_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_53_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_54_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_55_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_59_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_60_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_61_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_62_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_66_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_67_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_68_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_69_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_73_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_74_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_75_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_76_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_80_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_81_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_82_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_83_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_87_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_88_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_89_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_90_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_94_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_95_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_96_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_97_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_101_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_102_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_103_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_104_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_108_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_109_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_110_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_111_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_115_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_116_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_117_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_118_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_122_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_123_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_124_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_125_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_129_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_130_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_131_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_132_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_136_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_137_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_138_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_139_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_143_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_144_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_145_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_146_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_150_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_151_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_152_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_153_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_157_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_158_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_159_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_160_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_164_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_165_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_166_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_167_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_171_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_172_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_173_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_174_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_178_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_179_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_180_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_181_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_185_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_186_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_187_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_188_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_192_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_193_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_194_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_195_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_199_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_200_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_201_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_202_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_206_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_207_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_208_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_209_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_213_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_214_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_215_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_216_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_220_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_221_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_222_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_223_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_227_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_228_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_229_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_230_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_234_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_235_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_236_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_237_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_241_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_242_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_243_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_244_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_248_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_249_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s2 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_250_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s1 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_1 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_251_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s2 .INIT=8'hCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_s0  (
	.I0(\u_psram_top/u_psram_wd/q0_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_6 ),
	.I2(\u_psram_top/u_psram_wd/n791_4 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_0 [2]),
	.F(\u_psram_top/u_psram_wd/n764_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_s0 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n768_s0  (
	.I0(\u_psram_top/u_psram_wd/q1_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_6 ),
	.I2(\u_psram_top/u_psram_wd/n791_4 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_0 [2]),
	.F(\u_psram_top/u_psram_wd/n768_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n768_s0 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n772_s0  (
	.I0(\u_psram_top/u_psram_wd/q2_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_6 ),
	.I2(\u_psram_top/u_psram_wd/n791_4 ),
	.I3(\u_psram_top/u_psram_wd/q3 [2]),
	.F(\u_psram_top/u_psram_wd/n772_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n772_s0 .INIT=16'h8F88;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1324_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1324_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1324_s0 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1333_s0  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [14]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r_0 [13]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1333_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1333_s0 .INIT=8'hAC;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_29_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [29]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_29_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_27_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [27]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_27_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_24_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [24]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_24_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_24_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_23_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [23]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_23_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_16_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [16]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_16_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_16_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_13_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [13]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_13_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_13_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_12_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [12]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_12_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_12_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_9_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [9]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_9_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_9_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_8_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [8]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_8_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_8_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_5_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [5]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_5_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_5_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_4_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [4]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_4_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_4_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_2_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [2]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_2_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_2_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_1_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_1_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_1_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_1_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_0_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s3  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [22]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r_0 [21]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1333_3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s3 .INIT=16'hFAFC;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1192_s1  (
	.I0(\u_psram_top/u_psram_wd/di5 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d [0]),
	.I2(\u_psram_top/u_psram_wd/reg_wren [0]),
	.F(\u_psram_top/u_psram_wd/n1192_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1192_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s366  (
	.I0(\u_psram_top/wr_ptr_4_11 ),
	.I1(\u_psram_top/wr_ptr_0 [0]),
	.I2(\u_psram_top/mem_data_384_19 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s366 .INIT=8'h40;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n787_s1  (
	.I0(\u_psram_top/u_psram_wd/q7_d [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_6 ),
	.F(\u_psram_top/u_psram_wd/n787_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n787_s1 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_7 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s2 .INIT=16'h35C0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n172_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.I1(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.I3(\u_psram_top/u_psram_wd/n299_10 ),
	.F(\u_psram_top/u_psram_wd/n172_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n172_s2 .INIT=16'h7800;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_s2  (
	.I0(\u_psram_top/wr_ptr_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_s2 .INIT=4'h6;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_s2  (
	.I0(\u_psram_top/wr_ptr_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I2(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_17_s1  (
	.I0(\u_psram_top/u_psram_wd/d4 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [17]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_17_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_21_s1  (
	.I0(\u_psram_top/u_psram_wd/d5 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [21]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_21_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_20_s1  (
	.I0(\u_psram_top/u_psram_wd/d5 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [20]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_20_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_25_s1  (
	.I0(\u_psram_top/u_psram_wd/d6 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [25]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_25_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_28_s1  (
	.I0(\u_psram_top/u_psram_wd/d7 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [28]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_28_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_3_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_3_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_7_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [7]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_7_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_6_s1  (
	.I0(\u_psram_top/u_psram_wd/d1 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [6]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_6_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_11_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [11]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_11_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_10_s1  (
	.I0(\u_psram_top/u_psram_wd/d2 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [10]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_10_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_15_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [15]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_15_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_14_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [14]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_14_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_19_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [19]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_19_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_18_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [18]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_18_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_22_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [22]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_22_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_26_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [26]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_26_s1 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_31_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [31]),
	.I1(\u_psram_top/u_psram_wd/d7 [3]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_31_s1 .INIT=16'hAC00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_30_s1  (
	.I0(\u_psram_top/u_psram_wd/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [30]),
	.I2(\u_psram_top/u_psram_wd/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_30_s1 .INIT=16'hCA00;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1193_s2  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d [0]),
	.F(\u_psram_top/u_psram_wd/n1193_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1193_s2 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1217_s2  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/di5 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d [2]),
	.F(\u_psram_top/u_psram_wd/n1217_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1217_s2 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s4  (
	.I0(\u_psram_top/wr_ptr_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I2(\u_psram_top/wr_ptr_0 [2]),
	.F(\u_psram_top/wr_ptr_4_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s4 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s371  (
	.I0(\u_psram_top/wr_ptr_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.F(\u_psram_top/mem_data_380_18 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s371 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s372  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [4]),
	.I2(\u_psram_top/wr_ptr_4_11 ),
	.F(\u_psram_top/mem_data_381 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s372 .INIT=8'h01;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s373  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I1(\u_psram_top/wr_ptr_0 [0]),
	.F(\u_psram_top/mem_data_382 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s373 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s374  (
	.I0(\u_psram_top/wr_ptr_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.F(\u_psram_top/mem_data_383 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s374 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s375  (
	.I0(\u_psram_top/wr_ptr_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [4]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.F(\u_psram_top/mem_data_384_19 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s375 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s376  (
	.I0(\u_psram_top/wr_ptr_0 [2]),
	.I1(\u_psram_top/wr_ptr_0 [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I3(\u_psram_top/mem_data_381 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s376 .INIT=16'h0200;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s377  (
	.I0(\u_psram_top/wr_ptr_0 [2]),
	.I1(\u_psram_top/wr_ptr_0 [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I3(\u_psram_top/mem_data_381 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s377 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s378  (
	.I0(\u_psram_top/wr_ptr_0 [2]),
	.I1(\u_psram_top/mem_data_381 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I3(\u_psram_top/wr_ptr_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s378 .INIT=16'h0800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s379  (
	.I0(\u_psram_top/wr_ptr_0 [2]),
	.I1(\u_psram_top/mem_data_381 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I3(\u_psram_top/wr_ptr_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s379 .INIT=16'h0400;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s380  (
	.I0(\u_psram_top/wr_ptr_0 [2]),
	.I1(\u_psram_top/mem_data_381 ),
	.I2(\u_psram_top/wr_ptr_0 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s380 .INIT=16'h0800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s381  (
	.I0(\u_psram_top/wr_ptr_0 [2]),
	.I1(\u_psram_top/mem_data_381 ),
	.I2(\u_psram_top/wr_ptr_0 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s381 .INIT=16'h0400;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s382  (
	.I0(\u_psram_top/wr_ptr_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1]),
	.I2(\u_psram_top/wr_ptr_0 [2]),
	.I3(\u_psram_top/mem_data_381 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s382 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [2]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [2]),
	.I2(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I3(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_s2 .INIT=16'h000E;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n792_s1  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1]),
	.I2(\u_psram_top/u_psram_wd/q3 [2]),
	.I3(\u_psram_top/u_psram_wd/n787_5 ),
	.F(\u_psram_top/u_psram_wd/n792_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n792_s1 .INIT=16'hFFE0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n255_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n255_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n255_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n254_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n254_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n254_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n253_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n253_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n253_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n252_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n252_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n252_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n251_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n251_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n251_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n250_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n250_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n250_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n249_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n249_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n249_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n248_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n248_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n248_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n247_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n247_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n247_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n246_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n246_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n246_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n245_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n245_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n245_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n244_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n244_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n244_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n243_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n243_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n243_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n242_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n242_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n242_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n241_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n241_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n241_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n240_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n240_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n240_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n239_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n239_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n239_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n238_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n238_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n238_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n237_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n237_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n237_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n236_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n236_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n236_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n235_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n235_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n235_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n234_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n234_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n234_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n233_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n233_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n233_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n232_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n232_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n232_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n231_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n231_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n231_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n230_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n230_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n230_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n229_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n229_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n229_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n228_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n228_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n228_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n227_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n227_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n227_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n226_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n226_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n226_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n225_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n225_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n225_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n224_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n224_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n224_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n259_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n259_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n259_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n258_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n258_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n258_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n257_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n257_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n257_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n256_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_2 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_2 ),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n256_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n256_s2 .INIT=16'hA088;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n173_s4  (
	.I0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.I1(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/n299_10 ),
	.I3(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.F(\u_psram_top/u_psram_wd/n173_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n173_s4 .INIT=16'h60A0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n174_s4  (
	.I0(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/n299_10 ),
	.I2(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.F(\u_psram_top/u_psram_wd/n174_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n174_s4 .INIT=8'h48;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n137_s4  (
	.I0(\u_psram_top/wr_ptr_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [4]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [3]),
	.I3(\u_psram_top/wr_ptr_4_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n137_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n137_s4 .INIT=16'h9CCC;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6  (
	.I0(\u_psram_top/wr_ptr_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [4]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [3]),
	.I3(\u_psram_top/wr_ptr_4_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6 .INIT=16'h5755;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n138_s4  (
	.I0(\u_psram_top/wr_ptr_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [4]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [3]),
	.I3(\u_psram_top/wr_ptr_4_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n138_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n138_s4 .INIT=16'hA4F0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1307_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I2(\u_psram_top/calib_Z [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1307_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1307_s4 .INIT=8'h6A;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top/calib_Z [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1308_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top/calib_Z [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1308_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1308_s4 .INIT=8'h1A;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_19_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [18]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_19_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_17_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_17_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_15_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [14]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_13_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [12]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_11_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_9_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_7_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_5_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_3_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_1_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_21_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [20]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_21_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_19_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [18]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_19_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_17_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_17_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_15_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [14]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_13_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [12]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_11_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_9_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_7_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_5_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_3_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_1_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_31_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n224_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_30_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n225_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_29_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n226_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_28_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n227_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_27_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n228_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_26_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n229_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_25_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n230_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_24_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n231_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_23_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n232_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_22_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n233_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_21_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n234_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_20_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n235_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_19_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n236_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_18_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n237_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_17_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n238_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_16_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n239_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_15_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n240_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_14_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n241_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_13_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n242_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_12_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n243_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_11_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n244_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_10_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n245_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_9_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n246_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_8_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n247_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_7_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n248_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_6_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n249_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_5_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n250_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_4_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n251_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n252_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n253_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n254_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n255_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n256_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n257_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n258_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n259_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_3_s0  (
	.D(\u_psram_top/u_psram_wd/CA [63]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q15 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [47]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q15 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [39]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q15 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [46]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q14 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [38]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q14 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [45]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q13 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [37]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q13 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [44]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q12 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [36]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q12 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [43]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q11 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [35]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q11 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [42]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q10 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [34]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q10 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_2_s0  (
	.D(\u_psram_top/u_psram_wd/CA [49]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [41]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q9 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [33]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q9 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_2_s0  (
	.D(\u_psram_top/u_psram_wd/CA [48]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_1_s0  (
	.D(\u_psram_top/u_psram_wd/CA [40]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q8 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_0_s0  (
	.D(\u_psram_top/u_psram_wd/CA [32]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q8 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3_2_s0  (
	.D(\u_psram_top/u_psram_wd/CA [60]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q3 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2_2_s0  (
	.D(\u_psram_top/u_psram_wd/CA [18]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q1_2_s0  (
	.D(\u_psram_top/u_psram_wd/CA [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q1_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q0_2_s0  (
	.D(\u_psram_top/u_psram_wd/CA [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_init_delay_all_3_s0  (
	.D(\u_psram_top/u_psram_wd/wr_init_delay_all [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_init_delay_all_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_init_delay_all_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/qi6 [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d_0_s0  (
	.D(\u_psram_top/u_psram_wd/qi7 [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1324_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/readd_Z_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_s0  (
	.D(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_datats )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_ptr_0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_ptr_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1333_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d1_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_388 ),
	.RESET(\u_psram_top/wr_data_d_40_41 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_392 ),
	.RESET(\u_psram_top/wr_data_d_40_39 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_396 ),
	.RESET(\u_psram_top/wr_data_d_40_37 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_371 ),
	.RESET(\u_psram_top/wr_data_d_40_25 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_386 ),
	.RESET(\u_psram_top/wr_data_d_40_47 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_390 ),
	.RESET(\u_psram_top/wr_data_d_40_45 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_394 ),
	.RESET(\u_psram_top/wr_data_d_40_43 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_s0  (
	.D(\u_psram_top/wr_data_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_s0  (
	.D(\u_psram_top/wr_data_d [24]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_s0  (
	.D(wr_data[40]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_s0  (
	.D(\u_psram_top/wr_data_d [56]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_s0  (
	.D(wr_data[9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_s0  (
	.D(\u_psram_top/wr_data_d [25]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_s0  (
	.D(\u_psram_top/wr_data_d [41]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_s0  (
	.D(wr_data[57]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_s0  (
	.D(\u_psram_top/wr_data_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_s0  (
	.D(wr_data[26]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_s0  (
	.D(\u_psram_top/wr_data_d [42]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_s0  (
	.D(\u_psram_top/wr_data_d [58]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_s0  (
	.D(\u_psram_top/wr_data_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_s0  (
	.D(wr_data[27]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_s0  (
	.D(\u_psram_top/wr_data_d [43]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_s0  (
	.D(\u_psram_top/wr_data_d [59]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_s0  (
	.D(\u_psram_top/wr_data_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_s0  (
	.D(\u_psram_top/wr_data_d [28]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_s0  (
	.D(\u_psram_top/wr_data_d [44]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_s0  (
	.D(\u_psram_top/wr_data_d [60]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_s0  (
	.D(wr_data[13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_s0  (
	.D(\u_psram_top/wr_data_d [29]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_s0  (
	.D(\u_psram_top/wr_data_d [45]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_s0  (
	.D(\u_psram_top/wr_data_d [61]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_s0  (
	.D(\u_psram_top/wr_data_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_s0  (
	.D(\u_psram_top/wr_data_d [30]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_s0  (
	.D(\u_psram_top/wr_data_d [46]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_s0  (
	.D(\u_psram_top/wr_data_d [62]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_s0  (
	.D(\u_psram_top/wr_data_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_s0  (
	.D(\u_psram_top/wr_data_d [31]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_s0  (
	.D(\u_psram_top/wr_data_d [47]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_s0 .INIT=1'b0;
DFFE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_s0  (
	.D(\u_psram_top/wr_data_d [63]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_s0  (
	.D(data_mask[1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_s0  (
	.D(data_mask[3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_s0  (
	.D(data_mask[5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_s0 .INIT=1'b0;
DFFRE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_s0  (
	.D(data_mask[7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_398 ),
	.RESET(\u_psram_top/wr_data_d_40_33 ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s5  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n137_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s5 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n138_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_1_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1307_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_0_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1308_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_0_s3 .INIT=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n865_6 ),
	.TX1(\u_psram_top/u_psram_wd/n865_6 ),
	.Q0(\u_psram_top/u_psram_wd/out_rwds_0 [1]),
	.Q1(\u_psram_top/u_psram_wd/rwds_ts_Z_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top/u_psram_wd/n920_4 ),
	.D1(\u_psram_top/u_psram_wd/n921_4 ),
	.D2(\u_psram_top/u_psram_wd/n921_4 ),
	.D3(\u_psram_top/u_psram_wd/n921_4 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/wr_cs_0 [1]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [8]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [9]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [10]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [11]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [12]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [13]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [14]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1422_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1423_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [15]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [8]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [56]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [48]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [40]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [9]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [57]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [49]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [41]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [10]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [58]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [50]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [42]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [11]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [59]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [51]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [43]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [12]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [60]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [52]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [44]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [13]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [61]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [53]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [45]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [14]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [62]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [54]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [46]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [15]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [63]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [55]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [47]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen  (
	.D0(\u_psram_top/u_psram_wd/clk_d0 ),
	.D1(VCC),
	.D2(\u_psram_top/u_psram_wd/clk_d0 ),
	.D3(VCC),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clk_out_0 [1]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .TXCLK_POL=1'b0;
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_3_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_4_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_5_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_6_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_10_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_11_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_12_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_13_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_17_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_18_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_19_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_20_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_24_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_25_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_26_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_27_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_31_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_32_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_33_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_34_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_38_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_39_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_40_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_41_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_45_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_46_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_47_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_48_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_52_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_53_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_54_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_55_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_59_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_60_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_61_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_62_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_66_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_67_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_68_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_69_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_73_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_74_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_75_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_76_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_80_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_81_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_82_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_83_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_87_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_88_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_89_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_90_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_94_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_95_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_96_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_97_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_101_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_102_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_103_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_104_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_108_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_109_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_110_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_111_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_115_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_116_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_117_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_118_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_122_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_123_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_124_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_125_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_129_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_130_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_131_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_132_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_136_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_137_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_138_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_139_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_143_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_144_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_145_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_146_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_150_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_151_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_152_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_153_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_157_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_158_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_159_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_160_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_164_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_165_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_166_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_167_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_171_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_172_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_173_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_174_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_178_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_179_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_180_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_181_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_185_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_186_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_187_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_188_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_192_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_193_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_194_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_195_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_199_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_200_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_201_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_202_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_206_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_207_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_208_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_209_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_213_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_214_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_215_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_216_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_220_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_221_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_222_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_223_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_227_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_228_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_229_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_230_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_234_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_235_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_236_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_237_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_241_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_242_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_243_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_244_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_248_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_249_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_2 )
);
MUX2_LUT5 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_250_G[2]_1 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_251_G[2]_1 ),
	.S0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.O(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_2 )
);
LUT1 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_s4  (
	.I0(\u_psram_top/wr_ptr_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_s4 .INIT=2'h1;
LUT4 \u_psram_top/u_psram_init/n162_s0  (
	.I0(\u_psram_top/u_psram_init/n162_4 ),
	.I1(\u_psram_top/u_psram_init/n162_5 ),
	.I2(\u_psram_top/u_psram_init/n162_6 ),
	.I3(\u_psram_top/u_psram_init/n162_7 ),
	.F(\u_psram_top/u_psram_init/n162_3 )
);
defparam \u_psram_top/u_psram_init/n162_s0 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n245_s5  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n245_11 ),
	.F(\u_psram_top/u_psram_init/n245_8 )
);
defparam \u_psram_top/u_psram_init/n245_s5 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/out_dq_Z_15_s  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_15_5 ),
	.F(\u_psram_top/out_dq_Z [15])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_15_s .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n583_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n583_10 ),
	.F(\u_psram_top/u_psram_init/n583_7 )
);
defparam \u_psram_top/u_psram_init/n583_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n628_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n628_7 ),
	.I3(\u_psram_top/u_psram_init/n628_8 ),
	.F(\u_psram_top/u_psram_init/n628_6 )
);
defparam \u_psram_top/u_psram_init/n628_s3 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/n1212_s0  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top/u_psram_init/n1212_3 )
);
defparam \u_psram_top/u_psram_init/n1212_s0 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1229_s2  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/n1229_6 ),
	.F(\u_psram_top/u_psram_init/n1229_5 )
);
defparam \u_psram_top/u_psram_init/n1229_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/n1250_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2]),
	.I2(\u_psram_top/readd_Z [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1250_3 )
);
defparam \u_psram_top/u_psram_init/n1250_s0 .INIT=16'h00FE;
LUT4 \u_psram_top/u_psram_init/n1265_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n1265_4 ),
	.I2(\u_psram_top/u_psram_init/n1265_5 ),
	.I3(\u_psram_top/u_psram_init/n1265_6 ),
	.F(\u_psram_top/u_psram_init/n1265_3 )
);
defparam \u_psram_top/u_psram_init/n1265_s0 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/n1410_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/n1410_4 ),
	.I2(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1410_3 )
);
defparam \u_psram_top/u_psram_init/n1410_s0 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1443_s0  (
	.I0(\u_psram_top/u_psram_init/n1410_3 ),
	.I1(\u_psram_top/u_psram_init/n1150_12 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1443_3 )
);
defparam \u_psram_top/u_psram_init/n1443_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1444_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1444_7 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1444_3 )
);
defparam \u_psram_top/u_psram_init/n1444_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1445_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_7 ),
	.I1(\u_psram_top/u_psram_init/n1445_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1445_3 )
);
defparam \u_psram_top/u_psram_init/n1445_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1446_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_7 ),
	.I1(\u_psram_top/u_psram_init/n1446_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1446_3 )
);
defparam \u_psram_top/u_psram_init/n1446_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1447_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_7 ),
	.I1(\u_psram_top/u_psram_init/n1447_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1447_3 )
);
defparam \u_psram_top/u_psram_init/n1447_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1448_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_7 ),
	.I1(\u_psram_top/u_psram_init/n1448_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1448_3 )
);
defparam \u_psram_top/u_psram_init/n1448_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1449_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_7 ),
	.I1(\u_psram_top/u_psram_init/n1449_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1449_3 )
);
defparam \u_psram_top/u_psram_init/n1449_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1450_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_7 ),
	.I1(\u_psram_top/u_psram_init/n1450_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1450_3 )
);
defparam \u_psram_top/u_psram_init/n1450_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1451_s0  (
	.I0(\u_psram_top/u_psram_init/n1150_9 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1451_3 )
);
defparam \u_psram_top/u_psram_init/n1451_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1452_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1452_3 )
);
defparam \u_psram_top/u_psram_init/n1452_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1453_s0  (
	.I0(\u_psram_top/u_psram_init/n1445_4 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1453_3 )
);
defparam \u_psram_top/u_psram_init/n1453_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1454_s0  (
	.I0(\u_psram_top/u_psram_init/n1446_4 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1454_3 )
);
defparam \u_psram_top/u_psram_init/n1454_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1455_s0  (
	.I0(\u_psram_top/u_psram_init/n1447_4 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1455_3 )
);
defparam \u_psram_top/u_psram_init/n1455_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1456_s0  (
	.I0(\u_psram_top/u_psram_init/n1448_4 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1456_3 )
);
defparam \u_psram_top/u_psram_init/n1456_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1457_s0  (
	.I0(\u_psram_top/u_psram_init/n1449_4 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1457_3 )
);
defparam \u_psram_top/u_psram_init/n1457_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1458_s0  (
	.I0(\u_psram_top/u_psram_init/n1450_4 ),
	.I1(\u_psram_top/u_psram_init/n1451_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1458_3 )
);
defparam \u_psram_top/u_psram_init/n1458_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1459_s0  (
	.I0(\u_psram_top/u_psram_init/n1150_9 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1459_3 )
);
defparam \u_psram_top/u_psram_init/n1459_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1460_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1460_3 )
);
defparam \u_psram_top/u_psram_init/n1460_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1461_s0  (
	.I0(\u_psram_top/u_psram_init/n1445_4 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1461_3 )
);
defparam \u_psram_top/u_psram_init/n1461_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1462_s0  (
	.I0(\u_psram_top/u_psram_init/n1446_4 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1462_3 )
);
defparam \u_psram_top/u_psram_init/n1462_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1463_s0  (
	.I0(\u_psram_top/u_psram_init/n1447_4 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1463_3 )
);
defparam \u_psram_top/u_psram_init/n1463_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1464_s0  (
	.I0(\u_psram_top/u_psram_init/n1448_4 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1464_3 )
);
defparam \u_psram_top/u_psram_init/n1464_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1465_s0  (
	.I0(\u_psram_top/u_psram_init/n1449_4 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1465_3 )
);
defparam \u_psram_top/u_psram_init/n1465_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1466_s0  (
	.I0(\u_psram_top/u_psram_init/n1450_4 ),
	.I1(\u_psram_top/u_psram_init/n1459_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1466_3 )
);
defparam \u_psram_top/u_psram_init/n1466_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1467_s0  (
	.I0(\u_psram_top/u_psram_init/n1150_9 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1467_3 )
);
defparam \u_psram_top/u_psram_init/n1467_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1468_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1468_3 )
);
defparam \u_psram_top/u_psram_init/n1468_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1469_s0  (
	.I0(\u_psram_top/u_psram_init/n1445_4 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1469_3 )
);
defparam \u_psram_top/u_psram_init/n1469_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1470_s0  (
	.I0(\u_psram_top/u_psram_init/n1446_4 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1470_3 )
);
defparam \u_psram_top/u_psram_init/n1470_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1471_s0  (
	.I0(\u_psram_top/u_psram_init/n1447_4 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1471_3 )
);
defparam \u_psram_top/u_psram_init/n1471_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1472_s0  (
	.I0(\u_psram_top/u_psram_init/n1448_4 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1472_3 )
);
defparam \u_psram_top/u_psram_init/n1472_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1473_s0  (
	.I0(\u_psram_top/u_psram_init/n1449_4 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1473_3 )
);
defparam \u_psram_top/u_psram_init/n1473_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1474_s0  (
	.I0(\u_psram_top/u_psram_init/n1450_4 ),
	.I1(\u_psram_top/u_psram_init/n1467_4 ),
	.I2(\u_psram_top/u_psram_init/n2459_10 ),
	.F(\u_psram_top/u_psram_init/n1474_3 )
);
defparam \u_psram_top/u_psram_init/n1474_s0 .INIT=8'hF8;
LUT2 \u_psram_top/u_psram_init/n1630_s0  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_top/u_psram_init/n2459_4 ),
	.F(\u_psram_top/u_psram_init/n1630_3 )
);
defparam \u_psram_top/u_psram_init/n1630_s0 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n1654_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/adjust_over [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1654_3 )
);
defparam \u_psram_top/u_psram_init/n1654_s0 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/n1711_s2  (
	.I0(\u_psram_top/u_psram_init/adjust_over [1]),
	.I1(\u_psram_top/u_psram_init/n1711_6 ),
	.F(\u_psram_top/u_psram_init/n1711_5 )
);
defparam \u_psram_top/u_psram_init/n1711_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/n1732_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [2]),
	.I2(\u_psram_top/readd_Z_0 [1]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1732_3 )
);
defparam \u_psram_top/u_psram_init/n1732_s0 .INIT=16'h00FE;
LUT4 \u_psram_top/u_psram_init/n1747_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n1747_4 ),
	.I2(\u_psram_top/u_psram_init/n1747_5 ),
	.I3(\u_psram_top/u_psram_init/n1747_6 ),
	.F(\u_psram_top/u_psram_init/n1747_3 )
);
defparam \u_psram_top/u_psram_init/n1747_s0 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/n1892_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/n1892_4 ),
	.I2(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n1892_3 )
);
defparam \u_psram_top/u_psram_init/n1892_s0 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1925_s0  (
	.I0(\u_psram_top/u_psram_init/n1892_3 ),
	.I1(\u_psram_top/u_psram_init/n1150_12 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1925_3 )
);
defparam \u_psram_top/u_psram_init/n1925_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1926_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1926_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1926_3 )
);
defparam \u_psram_top/u_psram_init/n1926_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1927_s0  (
	.I0(\u_psram_top/u_psram_init/n1445_4 ),
	.I1(\u_psram_top/u_psram_init/n1926_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1927_3 )
);
defparam \u_psram_top/u_psram_init/n1927_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1928_s0  (
	.I0(\u_psram_top/u_psram_init/n1446_4 ),
	.I1(\u_psram_top/u_psram_init/n1926_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1928_3 )
);
defparam \u_psram_top/u_psram_init/n1928_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1929_s0  (
	.I0(\u_psram_top/u_psram_init/n1447_4 ),
	.I1(\u_psram_top/u_psram_init/n1926_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1929_3 )
);
defparam \u_psram_top/u_psram_init/n1929_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1930_s0  (
	.I0(\u_psram_top/u_psram_init/n1448_4 ),
	.I1(\u_psram_top/u_psram_init/n1926_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1930_3 )
);
defparam \u_psram_top/u_psram_init/n1930_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1931_s0  (
	.I0(\u_psram_top/u_psram_init/n1449_4 ),
	.I1(\u_psram_top/u_psram_init/n1926_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1931_3 )
);
defparam \u_psram_top/u_psram_init/n1931_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1932_s0  (
	.I0(\u_psram_top/u_psram_init/n1450_4 ),
	.I1(\u_psram_top/u_psram_init/n1926_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1932_3 )
);
defparam \u_psram_top/u_psram_init/n1932_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1933_s0  (
	.I0(\u_psram_top/u_psram_init/n1150_9 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1933_3 )
);
defparam \u_psram_top/u_psram_init/n1933_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1934_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1934_3 )
);
defparam \u_psram_top/u_psram_init/n1934_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1935_s0  (
	.I0(\u_psram_top/u_psram_init/n1445_4 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1935_3 )
);
defparam \u_psram_top/u_psram_init/n1935_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1936_s0  (
	.I0(\u_psram_top/u_psram_init/n1446_4 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1936_3 )
);
defparam \u_psram_top/u_psram_init/n1936_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1937_s0  (
	.I0(\u_psram_top/u_psram_init/n1447_4 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1937_3 )
);
defparam \u_psram_top/u_psram_init/n1937_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1938_s0  (
	.I0(\u_psram_top/u_psram_init/n1448_4 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1938_3 )
);
defparam \u_psram_top/u_psram_init/n1938_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1939_s0  (
	.I0(\u_psram_top/u_psram_init/n1449_4 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1939_3 )
);
defparam \u_psram_top/u_psram_init/n1939_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1940_s0  (
	.I0(\u_psram_top/u_psram_init/n1450_4 ),
	.I1(\u_psram_top/u_psram_init/n1933_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1940_3 )
);
defparam \u_psram_top/u_psram_init/n1940_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1941_s0  (
	.I0(\u_psram_top/u_psram_init/n1150_9 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1941_3 )
);
defparam \u_psram_top/u_psram_init/n1941_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1942_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1942_3 )
);
defparam \u_psram_top/u_psram_init/n1942_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1943_s0  (
	.I0(\u_psram_top/u_psram_init/n1445_4 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1943_3 )
);
defparam \u_psram_top/u_psram_init/n1943_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1944_s0  (
	.I0(\u_psram_top/u_psram_init/n1446_4 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1944_3 )
);
defparam \u_psram_top/u_psram_init/n1944_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1945_s0  (
	.I0(\u_psram_top/u_psram_init/n1447_4 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1945_3 )
);
defparam \u_psram_top/u_psram_init/n1945_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1946_s0  (
	.I0(\u_psram_top/u_psram_init/n1448_4 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1946_3 )
);
defparam \u_psram_top/u_psram_init/n1946_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1947_s0  (
	.I0(\u_psram_top/u_psram_init/n1449_4 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1947_3 )
);
defparam \u_psram_top/u_psram_init/n1947_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1948_s0  (
	.I0(\u_psram_top/u_psram_init/n1450_4 ),
	.I1(\u_psram_top/u_psram_init/n1941_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1948_3 )
);
defparam \u_psram_top/u_psram_init/n1948_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1949_s0  (
	.I0(\u_psram_top/u_psram_init/n1150_9 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1949_3 )
);
defparam \u_psram_top/u_psram_init/n1949_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1950_s0  (
	.I0(\u_psram_top/u_psram_init/n1444_4 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1950_3 )
);
defparam \u_psram_top/u_psram_init/n1950_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1951_s0  (
	.I0(\u_psram_top/u_psram_init/n1445_4 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1951_3 )
);
defparam \u_psram_top/u_psram_init/n1951_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1952_s0  (
	.I0(\u_psram_top/u_psram_init/n1446_4 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1952_3 )
);
defparam \u_psram_top/u_psram_init/n1952_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1953_s0  (
	.I0(\u_psram_top/u_psram_init/n1447_4 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1953_3 )
);
defparam \u_psram_top/u_psram_init/n1953_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1954_s0  (
	.I0(\u_psram_top/u_psram_init/n1448_4 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1954_3 )
);
defparam \u_psram_top/u_psram_init/n1954_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1955_s0  (
	.I0(\u_psram_top/u_psram_init/n1449_4 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1955_3 )
);
defparam \u_psram_top/u_psram_init/n1955_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1956_s0  (
	.I0(\u_psram_top/u_psram_init/n1450_4 ),
	.I1(\u_psram_top/u_psram_init/n1949_4 ),
	.I2(\u_psram_top/u_psram_init/n2491_10 ),
	.F(\u_psram_top/u_psram_init/n1956_3 )
);
defparam \u_psram_top/u_psram_init/n1956_s0 .INIT=8'hF8;
LUT2 \u_psram_top/u_psram_init/n2112_s0  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_top/u_psram_init/n2491_4 ),
	.F(\u_psram_top/u_psram_init/n2112_3 )
);
defparam \u_psram_top/u_psram_init/n2112_s0 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n2136_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/adjust_over [1]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2136_3 )
);
defparam \u_psram_top/u_psram_init/n2136_s0 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/wr_data_63_s3  (
	.I0(\u_psram_top/u_psram_init/n628_6 ),
	.I1(\u_psram_top/u_psram_init/wr_data_63_6 ),
	.F(\u_psram_top/u_psram_init/wr_data_63_5 )
);
defparam \u_psram_top/u_psram_init/wr_data_63_s3 .INIT=4'hB;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s3 .INIT=16'h80FF;
LUT3 \u_psram_top/u_psram_init/VALUE_0_s3  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top/u_psram_init/adjust_over [0]),
	.F(\u_psram_top/u_psram_init/VALUE_0_5 )
);
defparam \u_psram_top/u_psram_init/VALUE_0_s3 .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s3 .INIT=16'h80FF;
LUT3 \u_psram_top/u_psram_init/VALUE_1_s3  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top/u_psram_init/adjust_over [1]),
	.F(\u_psram_top/u_psram_init/VALUE_1_5 )
);
defparam \u_psram_top/u_psram_init/VALUE_1_s3 .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_9 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_10 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_11 ),
	.I3(\u_psram_top/u_psram_init/read_over ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s3 .INIT=16'hFFE0;
LUT4 \u_psram_top/u_psram_init/n_state.CONFIG_CR_s14  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top/u_psram_init/Tvcs_done ),
	.I2(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_top/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top/u_psram_init/n_state.CONFIG_CR )
);
defparam \u_psram_top/u_psram_init/n_state.CONFIG_CR_s14 .INIT=16'hF5C0;
LUT4 \u_psram_top/u_psram_init/n_state.WRITE_DATA_s14  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top/config_done_Z ),
	.I2(\u_psram_top/u_psram_init/c_state.CONFIG_CR ),
	.I3(\u_psram_top/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top/u_psram_init/n_state.WRITE_DATA )
);
defparam \u_psram_top/u_psram_init/n_state.WRITE_DATA_s14 .INIT=16'hF5C0;
LUT4 \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s15  (
	.I0(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_27 ),
	.I1(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_21 ),
	.I2(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_22 ),
	.I3(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_29 ),
	.F(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA )
);
defparam \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s15 .INIT=16'hFF07;
LUT4 \u_psram_top/u_psram_init/n_state.ADJUST_PHASE_WAITE_s14  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top/u_psram_init/read_over ),
	.I2(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top/u_psram_init/n_state.ADJUST_PHASE_WAITE )
);
defparam \u_psram_top/u_psram_init/n_state.ADJUST_PHASE_WAITE_s14 .INIT=16'hF5C0;
LUT4 \u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_s15  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE ),
	.I1(\u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_20 ),
	.I2(\u_psram_top/u_psram_init/n_state.IDLE_19 ),
	.I3(\u_psram_top/u_psram_init/c_state.INIT_CALIB_WAITE ),
	.F(\u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE )
);
defparam \u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_s15 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_s15  (
	.I0(\u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_20 ),
	.I1(\u_psram_top/u_psram_init/phase_over ),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE ),
	.I3(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 ),
	.F(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE )
);
defparam \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_s15 .INIT=16'hFF40;
LUT4 \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_s14  (
	.I0(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_19 ),
	.I1(\u_psram_top/u_psram_init/n_state.IDLE_19 ),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY )
);
defparam \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_s14 .INIT=16'hFA30;
LUT2 \u_psram_top/u_psram_init/n_state.INIT_CALIB_DONE_s15  (
	.I0(\u_psram_top/u_psram_init/c_state.INIT_CALIB_WAITE ),
	.I1(\u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE ),
	.F(\u_psram_top/u_psram_init/n_state.INIT_CALIB_DONE )
);
defparam \u_psram_top/u_psram_init/n_state.INIT_CALIB_DONE_s15 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1868_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_over ),
	.F(\u_psram_top/u_psram_init/n1868_6 )
);
defparam \u_psram_top/u_psram_init/n1868_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n1867_s2  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1867_6 )
);
defparam \u_psram_top/u_psram_init/n1867_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1865_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/n1866_7 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3]),
	.F(\u_psram_top/u_psram_init/n1865_6 )
);
defparam \u_psram_top/u_psram_init/n1865_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1864_s2  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1864_9 ),
	.F(\u_psram_top/u_psram_init/n1864_6 )
);
defparam \u_psram_top/u_psram_init/n1864_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1863_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n1864_9 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1863_6 )
);
defparam \u_psram_top/u_psram_init/n1863_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1682_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1682_7 )
);
defparam \u_psram_top/u_psram_init/n1682_s3 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_init/n1681_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/cmd_en_calib ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/n1681_7 )
);
defparam \u_psram_top/u_psram_init/n1681_s3 .INIT=16'h0B0C;
LUT4 \u_psram_top/u_psram_init/n1680_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1680_8 )
);
defparam \u_psram_top/u_psram_init/n1680_s4 .INIT=16'h00F8;
LUT3 \u_psram_top/u_psram_init/n1385_s2  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1385_6 )
);
defparam \u_psram_top/u_psram_init/n1385_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1383_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/n1384_7 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.F(\u_psram_top/u_psram_init/n1383_6 )
);
defparam \u_psram_top/u_psram_init/n1383_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1382_s2  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1382_9 ),
	.F(\u_psram_top/u_psram_init/n1382_6 )
);
defparam \u_psram_top/u_psram_init/n1382_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1381_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n1382_9 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1381_6 )
);
defparam \u_psram_top/u_psram_init/n1381_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1200_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1200_7 )
);
defparam \u_psram_top/u_psram_init/n1200_s3 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_init/n1199_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/cmd_en_calib ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/n1199_7 )
);
defparam \u_psram_top/u_psram_init/n1199_s3 .INIT=16'h0B0C;
LUT4 \u_psram_top/u_psram_init/n1198_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1198_8 )
);
defparam \u_psram_top/u_psram_init/n1198_s4 .INIT=16'h00F8;
LUT4 \u_psram_top/u_psram_init/n1166_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top/u_psram_init/n1167_7 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.F(\u_psram_top/u_psram_init/n1166_6 )
);
defparam \u_psram_top/u_psram_init/n1166_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1164_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top/u_psram_init/n1165_9 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.F(\u_psram_top/u_psram_init/n1164_6 )
);
defparam \u_psram_top/u_psram_init/n1164_s2 .INIT=16'h0708;
LUT2 \u_psram_top/u_psram_init/n1085_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_top/u_psram_init/n1085_7 )
);
defparam \u_psram_top/u_psram_init/n1085_s3 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n1084_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/read_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1084_6 )
);
defparam \u_psram_top/u_psram_init/n1084_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1083_s2  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top/u_psram_init/read_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1083_6 )
);
defparam \u_psram_top/u_psram_init/n1083_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1082_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/read_cnt [3]),
	.I2(\u_psram_top/u_psram_init/n1082_7 ),
	.F(\u_psram_top/u_psram_init/n1082_6 )
);
defparam \u_psram_top/u_psram_init/n1082_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1081_s2  (
	.I0(\u_psram_top/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top/u_psram_init/n1082_7 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top/u_psram_init/read_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1081_6 )
);
defparam \u_psram_top/u_psram_init/n1081_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1080_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/read_cnt [5]),
	.I2(\u_psram_top/u_psram_init/read_over_9 ),
	.F(\u_psram_top/u_psram_init/n1080_6 )
);
defparam \u_psram_top/u_psram_init/n1080_s2 .INIT=8'h14;
LUT3 \u_psram_top/u_psram_init/n1079_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top/u_psram_init/n1079_7 ),
	.F(\u_psram_top/u_psram_init/n1079_6 )
);
defparam \u_psram_top/u_psram_init/n1079_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1078_s2  (
	.I0(\u_psram_top/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top/u_psram_init/n1079_7 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top/u_psram_init/read_cnt [7]),
	.F(\u_psram_top/u_psram_init/n1078_6 )
);
defparam \u_psram_top/u_psram_init/n1078_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1077_s2  (
	.I0(\u_psram_top/u_psram_init/n1079_7 ),
	.I1(\u_psram_top/u_psram_init/n1077_7 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top/u_psram_init/read_cnt [8]),
	.F(\u_psram_top/u_psram_init/n1077_6 )
);
defparam \u_psram_top/u_psram_init/n1077_s2 .INIT=16'h0708;
LUT2 \u_psram_top/u_psram_init/n901_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n901_8 ),
	.F(\u_psram_top/u_psram_init/n901_7 )
);
defparam \u_psram_top/u_psram_init/n901_s3 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_init/n194_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.F(\u_psram_top/u_psram_init/n194_6 )
);
defparam \u_psram_top/u_psram_init/n194_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n193_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n193_6 )
);
defparam \u_psram_top/u_psram_init/n193_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n191_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n192_7 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.F(\u_psram_top/u_psram_init/n191_6 )
);
defparam \u_psram_top/u_psram_init/n191_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n190_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n192_7 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.F(\u_psram_top/u_psram_init/n190_6 )
);
defparam \u_psram_top/u_psram_init/n190_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n188_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top/u_psram_init/n189_7 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.F(\u_psram_top/u_psram_init/n188_6 )
);
defparam \u_psram_top/u_psram_init/n188_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n187_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top/u_psram_init/n189_7 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_top/u_psram_init/n187_6 )
);
defparam \u_psram_top/u_psram_init/n187_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n186_s2  (
	.I0(\u_psram_top/u_psram_init/n189_7 ),
	.I1(\u_psram_top/u_psram_init/n186_7 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top/u_psram_init/n186_6 )
);
defparam \u_psram_top/u_psram_init/n186_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n185_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I1(\u_psram_top/u_psram_init/n189_7 ),
	.I2(\u_psram_top/u_psram_init/n186_7 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top/u_psram_init/n185_6 )
);
defparam \u_psram_top/u_psram_init/n185_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n183_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/n184_7 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top/u_psram_init/n183_6 )
);
defparam \u_psram_top/u_psram_init/n183_s2 .INIT=8'h78;
LUT2 \u_psram_top/u_psram_init/n1731_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1731_6 )
);
defparam \u_psram_top/u_psram_init/n1731_s2 .INIT=4'h6;
LUT3 \u_psram_top/u_psram_init/n1730_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1730_6 )
);
defparam \u_psram_top/u_psram_init/n1730_s2 .INIT=8'h78;
LUT2 \u_psram_top/u_psram_init/n1249_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1249_6 )
);
defparam \u_psram_top/u_psram_init/n1249_s2 .INIT=4'h6;
LUT3 \u_psram_top/u_psram_init/n1248_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1248_6 )
);
defparam \u_psram_top/u_psram_init/n1248_s2 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_init/out_dq_Z_16_s  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_16_4 ),
	.F(\u_psram_top/out_dq_Z [16])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_16_s .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n596_s1  (
	.I0(\u_psram_top/u_psram_init/n583_7 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n596_5 )
);
defparam \u_psram_top/u_psram_init/n596_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n594_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/n628_7 ),
	.I2(\u_psram_top/u_psram_init/n583_7 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n594_5 )
);
defparam \u_psram_top/u_psram_init/n594_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top/u_psram_init/n258_s1  (
	.I0(\u_psram_top/u_psram_init/n245_8 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top/u_psram_init/n258_5 )
);
defparam \u_psram_top/u_psram_init/n258_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n257_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/n245_8 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n257_5 )
);
defparam \u_psram_top/u_psram_init/n257_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top/u_psram_init/n256_s1  (
	.I0(\u_psram_top/u_psram_init/n245_8 ),
	.I1(\u_psram_top/u_psram_init/n256_6 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt [3]),
	.F(\u_psram_top/u_psram_init/n256_5 )
);
defparam \u_psram_top/u_psram_init/n256_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n181_s1  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I1(\u_psram_top/u_psram_init/n184_7 ),
	.I2(\u_psram_top/u_psram_init/n182_7 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top/u_psram_init/n181_5 )
);
defparam \u_psram_top/u_psram_init/n181_s1 .INIT=16'h7F80;
LUT2 \u_psram_top/u_psram_init/n906_s1  (
	.I0(\u_psram_top/u_psram_init/n628_6 ),
	.I1(\u_psram_top/u_psram_init/wr_data_63_6 ),
	.F(\u_psram_top/u_psram_init/n906_5 )
);
defparam \u_psram_top/u_psram_init/n906_s1 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n2459_s1  (
	.I0(\u_psram_top/u_psram_init/n2459_5 ),
	.I1(\u_psram_top/u_psram_init/n2459_6 ),
	.I2(\u_psram_top/u_psram_init/n2459_7 ),
	.I3(\u_psram_top/u_psram_init/n2459_8 ),
	.F(\u_psram_top/u_psram_init/n2459_4 )
);
defparam \u_psram_top/u_psram_init/n2459_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n162_s1  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n162_4 )
);
defparam \u_psram_top/u_psram_init/n162_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n162_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top/u_psram_init/n162_5 )
);
defparam \u_psram_top/u_psram_init/n162_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n162_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top/u_psram_init/n162_6 )
);
defparam \u_psram_top/u_psram_init/n162_s3 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n162_s4  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top/u_psram_init/n162_7 )
);
defparam \u_psram_top/u_psram_init/n162_s4 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_15_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [4]),
	.F(\u_psram_top/u_psram_init/out_dq_Z_15_5 )
);
defparam \u_psram_top/u_psram_init/out_dq_Z_15_s0 .INIT=16'h0100;
LUT2 \u_psram_top/u_psram_init/n628_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top/u_psram_init/n628_7 )
);
defparam \u_psram_top/u_psram_init/n628_s4 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n628_s5  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n628_8 )
);
defparam \u_psram_top/u_psram_init/n628_s5 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_init/n1150_s6  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1150_9 )
);
defparam \u_psram_top/u_psram_init/n1150_s6 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1229_s3  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I3(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top/u_psram_init/n1229_6 )
);
defparam \u_psram_top/u_psram_init/n1229_s3 .INIT=16'h0F77;
LUT4 \u_psram_top/u_psram_init/n1265_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1]),
	.F(\u_psram_top/u_psram_init/n1265_4 )
);
defparam \u_psram_top/u_psram_init/n1265_s1 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1265_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4]),
	.F(\u_psram_top/u_psram_init/n1265_5 )
);
defparam \u_psram_top/u_psram_init/n1265_s2 .INIT=16'h1001;
LUT4 \u_psram_top/u_psram_init/n1265_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3]),
	.F(\u_psram_top/u_psram_init/n1265_6 )
);
defparam \u_psram_top/u_psram_init/n1265_s3 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1410_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1410_4 )
);
defparam \u_psram_top/u_psram_init/n1410_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1410_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1410_5 )
);
defparam \u_psram_top/u_psram_init/n1410_s2 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_init/n1444_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1444_4 )
);
defparam \u_psram_top/u_psram_init/n1444_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1445_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1445_4 )
);
defparam \u_psram_top/u_psram_init/n1445_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1446_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1446_4 )
);
defparam \u_psram_top/u_psram_init/n1446_s1 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1447_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1447_4 )
);
defparam \u_psram_top/u_psram_init/n1447_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1448_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1448_4 )
);
defparam \u_psram_top/u_psram_init/n1448_s1 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1449_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1449_4 )
);
defparam \u_psram_top/u_psram_init/n1449_s1 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1450_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1450_4 )
);
defparam \u_psram_top/u_psram_init/n1450_s1 .INIT=8'h01;
LUT3 \u_psram_top/u_psram_init/n1451_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1410_3 ),
	.F(\u_psram_top/u_psram_init/n1451_4 )
);
defparam \u_psram_top/u_psram_init/n1451_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1459_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/n1410_3 ),
	.F(\u_psram_top/u_psram_init/n1459_4 )
);
defparam \u_psram_top/u_psram_init/n1459_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1467_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1410_3 ),
	.F(\u_psram_top/u_psram_init/n1467_4 )
);
defparam \u_psram_top/u_psram_init/n1467_s1 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/n1711_s3  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.I3(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top/u_psram_init/n1711_6 )
);
defparam \u_psram_top/u_psram_init/n1711_s3 .INIT=16'h0F77;
LUT4 \u_psram_top/u_psram_init/n1747_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].times_reg [1]),
	.F(\u_psram_top/u_psram_init/n1747_4 )
);
defparam \u_psram_top/u_psram_init/n1747_s1 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1747_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].times_reg [4]),
	.F(\u_psram_top/u_psram_init/n1747_5 )
);
defparam \u_psram_top/u_psram_init/n1747_s2 .INIT=16'h1001;
LUT4 \u_psram_top/u_psram_init/n1747_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].times_reg [3]),
	.F(\u_psram_top/u_psram_init/n1747_6 )
);
defparam \u_psram_top/u_psram_init/n1747_s3 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n2491_s1  (
	.I0(\u_psram_top/u_psram_init/n2491_5 ),
	.I1(\u_psram_top/u_psram_init/n2491_6 ),
	.I2(\u_psram_top/u_psram_init/n2491_7 ),
	.I3(\u_psram_top/u_psram_init/n2491_8 ),
	.F(\u_psram_top/u_psram_init/n2491_4 )
);
defparam \u_psram_top/u_psram_init/n2491_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1892_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1892_4 )
);
defparam \u_psram_top/u_psram_init/n1892_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1892_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1892_5 )
);
defparam \u_psram_top/u_psram_init/n1892_s2 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_init/n1933_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1892_3 ),
	.F(\u_psram_top/u_psram_init/n1933_4 )
);
defparam \u_psram_top/u_psram_init/n1933_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1941_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/n1892_3 ),
	.F(\u_psram_top/u_psram_init/n1941_4 )
);
defparam \u_psram_top/u_psram_init/n1941_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1949_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1892_3 ),
	.F(\u_psram_top/u_psram_init/n1949_4 )
);
defparam \u_psram_top/u_psram_init/n1949_s1 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/wr_data_63_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.I2(\u_psram_top/u_psram_init/wr_data_63_9 ),
	.I3(\u_psram_top/u_psram_init/n1165_9 ),
	.F(\u_psram_top/u_psram_init/wr_data_63_6 )
);
defparam \u_psram_top/u_psram_init/wr_data_63_s4 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/read_over_s4  (
	.I0(\u_psram_top/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1082_7 ),
	.F(\u_psram_top/u_psram_init/read_over_9 )
);
defparam \u_psram_top/u_psram_init/read_over_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/read_over_s5  (
	.I0(\u_psram_top/u_psram_init/read_cnt [5]),
	.I1(\u_psram_top/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top/u_psram_init/read_cnt [7]),
	.I3(\u_psram_top/u_psram_init/read_cnt [8]),
	.F(\u_psram_top/u_psram_init/read_over_10 )
);
defparam \u_psram_top/u_psram_init/read_over_s5 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s4 .INIT=16'h0777;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s5  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [50]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s5 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_12 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_13 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_14 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_15 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I1(\u_psram_top/rd_data_d [8]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_16 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s5 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_17 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_18 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s6 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n_state.IDLE_s15  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_27 ),
	.F(\u_psram_top/u_psram_init/n_state.IDLE_19 )
);
defparam \u_psram_top/u_psram_init/n_state.IDLE_s15 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s17  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.F(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_21 )
);
defparam \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s17 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s18  (
	.I0(\u_psram_top/u_psram_init/write_done ),
	.I1(\u_psram_top/u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.I3(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_25 ),
	.F(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_22 )
);
defparam \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s18 .INIT=16'h0007;
LUT2 \u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_s16  (
	.I0(\u_psram_top/u_psram_init/calib_done [0]),
	.I1(\u_psram_top/u_psram_init/calib_done [1]),
	.F(\u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_20 )
);
defparam \u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_s16 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_s16  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_19 ),
	.I2(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_24 ),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 )
);
defparam \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_s16 .INIT=16'h7F00;
LUT2 \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_s15  (
	.I0(\u_psram_top/u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_top/u_psram_init/delay_wait_over [1]),
	.F(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_19 )
);
defparam \u_psram_top/u_psram_init/n_state.ADJUST_DELAY_s15 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n1866_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1866_7 )
);
defparam \u_psram_top/u_psram_init/n1866_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n1384_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1384_7 )
);
defparam \u_psram_top/u_psram_init/n1384_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n1167_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n1167_7 )
);
defparam \u_psram_top/u_psram_init/n1167_s3 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_init/n1082_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1082_7 )
);
defparam \u_psram_top/u_psram_init/n1082_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1079_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_cnt [5]),
	.I3(\u_psram_top/u_psram_init/n1082_7 ),
	.F(\u_psram_top/u_psram_init/n1079_7 )
);
defparam \u_psram_top/u_psram_init/n1079_s3 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/n1077_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top/u_psram_init/read_cnt [7]),
	.F(\u_psram_top/u_psram_init/n1077_7 )
);
defparam \u_psram_top/u_psram_init/n1077_s3 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n901_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n901_8 )
);
defparam \u_psram_top/u_psram_init/n901_s4 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n192_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n192_7 )
);
defparam \u_psram_top/u_psram_init/n192_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n189_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top/u_psram_init/n192_7 ),
	.F(\u_psram_top/u_psram_init/n189_7 )
);
defparam \u_psram_top/u_psram_init/n189_s3 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n186_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_top/u_psram_init/n186_7 )
);
defparam \u_psram_top/u_psram_init/n186_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n184_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.I2(\u_psram_top/u_psram_init/n189_7 ),
	.I3(\u_psram_top/u_psram_init/n186_7 ),
	.F(\u_psram_top/u_psram_init/n184_7 )
);
defparam \u_psram_top/u_psram_init/n184_s3 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/n182_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top/u_psram_init/n182_7 )
);
defparam \u_psram_top/u_psram_init/n182_s3 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_16_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [5]),
	.F(\u_psram_top/u_psram_init/out_dq_Z_16_4 )
);
defparam \u_psram_top/u_psram_init/out_dq_Z_16_s0 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/n256_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n256_6 )
);
defparam \u_psram_top/u_psram_init/n256_s2 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n2459_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3]),
	.F(\u_psram_top/u_psram_init/n2459_5 )
);
defparam \u_psram_top/u_psram_init/n2459_s2 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n2459_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11]),
	.F(\u_psram_top/u_psram_init/n2459_6 )
);
defparam \u_psram_top/u_psram_init/n2459_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n2459_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7]),
	.F(\u_psram_top/u_psram_init/n2459_7 )
);
defparam \u_psram_top/u_psram_init/n2459_s4 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n2459_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14]),
	.F(\u_psram_top/u_psram_init/n2459_8 )
);
defparam \u_psram_top/u_psram_init/n2459_s5 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n2491_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [2]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].id_reg [3]),
	.F(\u_psram_top/u_psram_init/n2491_5 )
);
defparam \u_psram_top/u_psram_init/n2491_s2 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n2491_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [9]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [10]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].id_reg [11]),
	.F(\u_psram_top/u_psram_init/n2491_6 )
);
defparam \u_psram_top/u_psram_init/n2491_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n2491_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [5]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].id_reg [7]),
	.F(\u_psram_top/u_psram_init/n2491_7 )
);
defparam \u_psram_top/u_psram_init/n2491_s4 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n2491_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [13]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [14]),
	.F(\u_psram_top/u_psram_init/n2491_8 )
);
defparam \u_psram_top/u_psram_init/n2491_s5 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s6 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s7  (
	.I0(\u_psram_top/rd_data_d [4]),
	.I1(\u_psram_top/rd_data_d [0]),
	.I2(\u_psram_top/rd_data_d [2]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s7 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s8  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s8 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s9  (
	.I0(\u_psram_top/rd_data_d [2]),
	.I1(\u_psram_top/rd_data_d [4]),
	.I2(\u_psram_top/rd_data_d [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s9 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s10  (
	.I0(\u_psram_top/rd_data_d [49]),
	.I1(\u_psram_top/rd_data_d [39]),
	.I2(\u_psram_top/rd_data_d [33]),
	.I3(\u_psram_top/rd_data_d [21]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s10 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s11  (
	.I0(\u_psram_top/rd_data_d [5]),
	.I1(\u_psram_top/rd_data_d [6]),
	.I2(\u_psram_top/rd_data_d [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s11 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s7  (
	.I0(\u_psram_top/rd_data_d [56]),
	.I1(\u_psram_top/rd_data_d [45]),
	.I2(\u_psram_top/rd_data_d [46]),
	.I3(\u_psram_top/rd_data_d [59]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_12 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s7 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s8  (
	.I0(\u_psram_top/rd_data_d [62]),
	.I1(\u_psram_top/rd_data_d [60]),
	.I2(\u_psram_top/rd_data_d [61]),
	.I3(\u_psram_top/rd_data_d [63]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_13 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s8 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s9  (
	.I0(\u_psram_top/rd_data_d [43]),
	.I1(\u_psram_top/rd_data_d [44]),
	.I2(\u_psram_top/rd_data_d [42]),
	.I3(\u_psram_top/rd_data_d [31]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_14 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s9 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s10  (
	.I0(\u_psram_top/rd_data_d [28]),
	.I1(\u_psram_top/rd_data_d [30]),
	.I2(\u_psram_top/rd_data_d [12]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_19 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_15 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s10 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s11  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_20 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_21 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_22 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_23 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_16 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s11 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s12  (
	.I0(\u_psram_top/rd_data_d [47]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_24 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_25 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_26 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_17 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s12 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s13  (
	.I0(\u_psram_top/rd_data_d [27]),
	.I1(\u_psram_top/rd_data_d [26]),
	.I2(\u_psram_top/rd_data_d [25]),
	.I3(\u_psram_top/rd_data_d [24]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_18 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s13 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n_state.IDLE_s16  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/adjust_over [1]),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top/u_psram_init/n_state.IDLE_21 ),
	.F(\u_psram_top/u_psram_init/n_state.IDLE_20 )
);
defparam \u_psram_top/u_psram_init/n_state.IDLE_s16 .INIT=16'h8F00;
LUT4 \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s20  (
	.I0(\u_psram_top/u_psram_init/Tvcs_done ),
	.I1(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I2(\u_psram_top/config_done_Z ),
	.I3(\u_psram_top/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_24 )
);
defparam \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s20 .INIT=16'hB0BB;
LUT3 \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s21  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/adjust_over [0]),
	.I2(\u_psram_top/u_psram_init/adjust_over [1]),
	.F(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_25 )
);
defparam \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s21 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s12  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top/rd_data_d [32]),
	.I2(\u_psram_top/rd_data_d [1]),
	.I3(\u_psram_top/rd_data_d [3]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s12 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s13  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/rd_data_d [55]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/rd_data_d [54]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s13 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s14  (
	.I0(\u_psram_top/rd_data_d [38]),
	.I1(\u_psram_top/rd_data_d [36]),
	.I2(\u_psram_top/rd_data_d [37]),
	.I3(\u_psram_top/rd_data_d [35]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s14 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s15  (
	.I0(\u_psram_top/rd_data_d [53]),
	.I1(\u_psram_top/rd_data_d [51]),
	.I2(\u_psram_top/rd_data_d [52]),
	.I3(\u_psram_top/rd_data_d [48]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s15 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s16  (
	.I0(\u_psram_top/rd_data_d [34]),
	.I1(\u_psram_top/rd_data_d [23]),
	.I2(\u_psram_top/rd_data_d [22]),
	.I3(\u_psram_top/rd_data_d [20]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s16 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s17  (
	.I0(\u_psram_top/rd_data_d [52]),
	.I1(\u_psram_top/rd_data_d [48]),
	.I2(\u_psram_top/rd_data_d [51]),
	.I3(\u_psram_top/rd_data_d [53]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s17 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s18  (
	.I0(\u_psram_top/rd_data_d [20]),
	.I1(\u_psram_top/rd_data_d [23]),
	.I2(\u_psram_top/rd_data_d [22]),
	.I3(\u_psram_top/rd_data_d [34]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s18 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s19  (
	.I0(\u_psram_top/rd_data_d [37]),
	.I1(\u_psram_top/rd_data_d [35]),
	.I2(\u_psram_top/rd_data_d [36]),
	.I3(\u_psram_top/rd_data_d [38]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s19 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s20  (
	.I0(\u_psram_top/rd_data_d [54]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/rd_data_d [55]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s20 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s21  (
	.I0(\u_psram_top/rd_data_d [19]),
	.I1(\u_psram_top/rd_data_d [18]),
	.I2(\u_psram_top/rd_data_d [17]),
	.I3(\u_psram_top/rd_data_d [16]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s21 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s14  (
	.I0(\u_psram_top/rd_data_d [10]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I3(\u_psram_top/rd_data_d [8]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_19 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s14 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s15  (
	.I0(\u_psram_top/rd_data_d [30]),
	.I1(\u_psram_top/rd_data_d [12]),
	.I2(\u_psram_top/rd_data_d [28]),
	.I3(\u_psram_top/rd_data_d [10]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_20 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s15 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s16  (
	.I0(\u_psram_top/rd_data_d [59]),
	.I1(\u_psram_top/rd_data_d [46]),
	.I2(\u_psram_top/rd_data_d [56]),
	.I3(\u_psram_top/rd_data_d [45]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_21 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s16 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s17  (
	.I0(\u_psram_top/rd_data_d [63]),
	.I1(\u_psram_top/rd_data_d [61]),
	.I2(\u_psram_top/rd_data_d [62]),
	.I3(\u_psram_top/rd_data_d [60]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_22 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s17 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s18  (
	.I0(\u_psram_top/rd_data_d [44]),
	.I1(\u_psram_top/rd_data_d [42]),
	.I2(\u_psram_top/rd_data_d [31]),
	.I3(\u_psram_top/rd_data_d [43]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_23 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s18 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s19  (
	.I0(\u_psram_top/rd_data_d [40]),
	.I1(\u_psram_top/rd_data_d [41]),
	.I2(\u_psram_top/rd_data_d [29]),
	.I3(\u_psram_top/rd_data_d [15]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_24 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s19 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s20  (
	.I0(init_calib),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I2(\u_psram_top/rd_data_d [57]),
	.I3(\u_psram_top/rd_data_d [58]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_25 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s20 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s21  (
	.I0(\u_psram_top/rd_data_d [13]),
	.I1(\u_psram_top/rd_data_d [9]),
	.I2(\u_psram_top/rd_data_d [11]),
	.I3(\u_psram_top/rd_data_d [14]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_26 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s21 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n_state.IDLE_s17  (
	.I0(\u_psram_top/u_psram_init/write_done ),
	.I1(\u_psram_top/u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top/u_psram_init/n_state.IDLE_21 )
);
defparam \u_psram_top/u_psram_init/n_state.IDLE_s17 .INIT=16'hB0BB;
LUT4 \u_psram_top/u_psram_init/n182_s4  (
	.I0(\u_psram_top/u_psram_init/n184_7 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.F(\u_psram_top/u_psram_init/n182_9 )
);
defparam \u_psram_top/u_psram_init/n182_s4 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_init/n245_s7  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n245_11 )
);
defparam \u_psram_top/u_psram_init/n245_s7 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_62_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_15_5 ),
	.I3(\u_psram_top/out_dq_Z [16]),
	.F(\u_psram_top/out_dq_Z [62])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_62_s0 .INIT=16'hFF40;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s5  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.I2(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s5 .INIT=16'h00BF;
LUT4 \u_psram_top/u_psram_init/read_cnt_8_s4  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.I2(\u_psram_top/u_psram_init/rd_data_valid_d_17 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_top/u_psram_init/read_cnt_8_10 )
);
defparam \u_psram_top/u_psram_init/read_cnt_8_s4 .INIT=16'hFFB0;
LUT3 \u_psram_top/u_psram_init/n1926_s2  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1892_3 ),
	.F(\u_psram_top/u_psram_init/n1926_6 )
);
defparam \u_psram_top/u_psram_init/n1926_s2 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n1444_s3  (
	.I0(\u_psram_top/u_psram_init/n1410_3 ),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1444_7 )
);
defparam \u_psram_top/u_psram_init/n1444_s3 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n1150_s8  (
	.I0(\u_psram_top/u_psram_init/n1150_9 ),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1150_12 )
);
defparam \u_psram_top/u_psram_init/n1150_s8 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1165_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n1165_9 )
);
defparam \u_psram_top/u_psram_init/n1165_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1167_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n1167_9 )
);
defparam \u_psram_top/u_psram_init/n1167_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/n1382_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1382_9 )
);
defparam \u_psram_top/u_psram_init/n1382_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1384_s4  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1384_9 )
);
defparam \u_psram_top/u_psram_init/n1384_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/n1864_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1864_9 )
);
defparam \u_psram_top/u_psram_init/n1864_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1866_s4  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1866_9 )
);
defparam \u_psram_top/u_psram_init/n1866_s4 .INIT=16'h1444;
LUT3 \u_psram_top/u_psram_init/n902_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/n901_8 ),
	.F(\u_psram_top/u_psram_init/n902_9 )
);
defparam \u_psram_top/u_psram_init/n902_s4 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n904_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/n901_8 ),
	.F(\u_psram_top/u_psram_init/n904_9 )
);
defparam \u_psram_top/u_psram_init/n904_s4 .INIT=8'h20;
LUT4 \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s22  (
	.I0(\u_psram_top/u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_top/u_psram_init/delay_wait_over [1]),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I3(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_24 ),
	.F(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_27 )
);
defparam \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s22 .INIT=16'h8F00;
LUT4 \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s23  (
	.I0(\u_psram_top/u_psram_init/phase_over ),
	.I1(\u_psram_top/u_psram_init/calib_done [0]),
	.I2(\u_psram_top/u_psram_init/calib_done [1]),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE ),
	.F(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_29 )
);
defparam \u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s23 .INIT=16'h1500;
LUT4 \u_psram_top/u_psram_init/SDTAP_1_s4  (
	.I0(\u_psram_top/u_psram_init/adjust_over [1]),
	.I1(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top/u_psram_init/SDTAP_1_7 )
);
defparam \u_psram_top/u_psram_init/SDTAP_1_s4 .INIT=16'hFFF4;
LUT4 \u_psram_top/u_psram_init/SDTAP_0_s4  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top/u_psram_init/SDTAP_0_7 )
);
defparam \u_psram_top/u_psram_init/SDTAP_0_s4 .INIT=16'hFFF4;
LUT3 \u_psram_top/u_psram_init/wr_data_63_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/n901_8 ),
	.F(\u_psram_top/u_psram_init/wr_data_63_9 )
);
defparam \u_psram_top/u_psram_init/wr_data_63_s6 .INIT=8'h70;
LUT4 \u_psram_top/u_psram_init/n583_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top/u_psram_init/n583_10 )
);
defparam \u_psram_top/u_psram_init/n583_s6 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n595_s2  (
	.I0(\u_psram_top/u_psram_init/n583_7 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/n595_7 )
);
defparam \u_psram_top/u_psram_init/n595_s2 .INIT=16'hBFEA;
LUT4 \u_psram_top/u_psram_init/n259_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n245_11 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top/u_psram_init/n259_8 )
);
defparam \u_psram_top/u_psram_init/n259_s3 .INIT=16'h80FF;
LUT4 \u_psram_top/u_psram_init/n597_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n583_10 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n597_8 )
);
defparam \u_psram_top/u_psram_init/n597_s3 .INIT=16'h80FF;
LUT4 \u_psram_top/u_psram_init/n_state.ADJUST_PHASE_s16  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_27 ),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE ),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top/u_psram_init/n_state.ADJUST_PHASE )
);
defparam \u_psram_top/u_psram_init/n_state.ADJUST_PHASE_s16 .INIT=16'hFF70;
LUT4 \u_psram_top/u_psram_init/n_state.TVCS_WAITE_s16  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_27 ),
	.I2(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_top/u_psram_init/c_state.IDLE ),
	.F(\u_psram_top/u_psram_init/n_state.TVCS_WAITE )
);
defparam \u_psram_top/u_psram_init/n_state.TVCS_WAITE_s16 .INIT=16'hFF70;
LUT3 \u_psram_top/u_psram_init/n_state.IDLE_s18  (
	.I0(\u_psram_top/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_27 ),
	.I2(\u_psram_top/u_psram_init/c_state.IDLE ),
	.F(\u_psram_top/u_psram_init/n_state.IDLE )
);
defparam \u_psram_top/u_psram_init/n_state.IDLE_s18 .INIT=8'h70;
LUT4 \u_psram_top/u_psram_init/n1537_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [31]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1537_7 )
);
defparam \u_psram_top/u_psram_init/n1537_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1538_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [30]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1538_7 )
);
defparam \u_psram_top/u_psram_init/n1538_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1539_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [29]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1539_7 )
);
defparam \u_psram_top/u_psram_init/n1539_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1540_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [28]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1540_7 )
);
defparam \u_psram_top/u_psram_init/n1540_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1541_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [27]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1541_7 )
);
defparam \u_psram_top/u_psram_init/n1541_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1542_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [26]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1542_7 )
);
defparam \u_psram_top/u_psram_init/n1542_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1543_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [25]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1543_7 )
);
defparam \u_psram_top/u_psram_init/n1543_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1544_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [24]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1544_7 )
);
defparam \u_psram_top/u_psram_init/n1544_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1545_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [23]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1545_7 )
);
defparam \u_psram_top/u_psram_init/n1545_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1546_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [22]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1546_7 )
);
defparam \u_psram_top/u_psram_init/n1546_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1547_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [21]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1547_7 )
);
defparam \u_psram_top/u_psram_init/n1547_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1548_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [20]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1548_7 )
);
defparam \u_psram_top/u_psram_init/n1548_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1549_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [19]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1549_7 )
);
defparam \u_psram_top/u_psram_init/n1549_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1550_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [18]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1550_7 )
);
defparam \u_psram_top/u_psram_init/n1550_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1551_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [17]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1551_7 )
);
defparam \u_psram_top/u_psram_init/n1551_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1552_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [16]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1552_7 )
);
defparam \u_psram_top/u_psram_init/n1552_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1553_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [15]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1553_7 )
);
defparam \u_psram_top/u_psram_init/n1553_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1554_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1554_7 )
);
defparam \u_psram_top/u_psram_init/n1554_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1555_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1555_7 )
);
defparam \u_psram_top/u_psram_init/n1555_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1556_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1556_7 )
);
defparam \u_psram_top/u_psram_init/n1556_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1557_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1557_7 )
);
defparam \u_psram_top/u_psram_init/n1557_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1558_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1558_7 )
);
defparam \u_psram_top/u_psram_init/n1558_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1559_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1559_7 )
);
defparam \u_psram_top/u_psram_init/n1559_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1560_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1560_7 )
);
defparam \u_psram_top/u_psram_init/n1560_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1561_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1561_7 )
);
defparam \u_psram_top/u_psram_init/n1561_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1562_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1562_7 )
);
defparam \u_psram_top/u_psram_init/n1562_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1563_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1563_7 )
);
defparam \u_psram_top/u_psram_init/n1563_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1564_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1564_7 )
);
defparam \u_psram_top/u_psram_init/n1564_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1565_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1565_7 )
);
defparam \u_psram_top/u_psram_init/n1565_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1566_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1566_7 )
);
defparam \u_psram_top/u_psram_init/n1566_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n1567_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1410_4 ),
	.I3(\u_psram_top/u_psram_init/n1410_5 ),
	.F(\u_psram_top/u_psram_init/n1567_7 )
);
defparam \u_psram_top/u_psram_init/n1567_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2019_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [31]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2019_7 )
);
defparam \u_psram_top/u_psram_init/n2019_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2020_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [30]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2020_7 )
);
defparam \u_psram_top/u_psram_init/n2020_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2021_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [29]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2021_7 )
);
defparam \u_psram_top/u_psram_init/n2021_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2022_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [28]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2022_7 )
);
defparam \u_psram_top/u_psram_init/n2022_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2023_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [27]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2023_7 )
);
defparam \u_psram_top/u_psram_init/n2023_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2024_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [26]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2024_7 )
);
defparam \u_psram_top/u_psram_init/n2024_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2025_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [25]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2025_7 )
);
defparam \u_psram_top/u_psram_init/n2025_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2026_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [24]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2026_7 )
);
defparam \u_psram_top/u_psram_init/n2026_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2027_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [23]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2027_7 )
);
defparam \u_psram_top/u_psram_init/n2027_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2028_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [22]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2028_7 )
);
defparam \u_psram_top/u_psram_init/n2028_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2029_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [21]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2029_7 )
);
defparam \u_psram_top/u_psram_init/n2029_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2030_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [20]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2030_7 )
);
defparam \u_psram_top/u_psram_init/n2030_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2031_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [19]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2031_7 )
);
defparam \u_psram_top/u_psram_init/n2031_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2032_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [18]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2032_7 )
);
defparam \u_psram_top/u_psram_init/n2032_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2033_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [17]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2033_7 )
);
defparam \u_psram_top/u_psram_init/n2033_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2034_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [16]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2034_7 )
);
defparam \u_psram_top/u_psram_init/n2034_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2035_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [15]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2035_7 )
);
defparam \u_psram_top/u_psram_init/n2035_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2036_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [14]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2036_7 )
);
defparam \u_psram_top/u_psram_init/n2036_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2037_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [13]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2037_7 )
);
defparam \u_psram_top/u_psram_init/n2037_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2038_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2038_7 )
);
defparam \u_psram_top/u_psram_init/n2038_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2039_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [11]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2039_7 )
);
defparam \u_psram_top/u_psram_init/n2039_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2040_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [10]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2040_7 )
);
defparam \u_psram_top/u_psram_init/n2040_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2041_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [9]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2041_7 )
);
defparam \u_psram_top/u_psram_init/n2041_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2042_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2042_7 )
);
defparam \u_psram_top/u_psram_init/n2042_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2043_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2043_7 )
);
defparam \u_psram_top/u_psram_init/n2043_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2044_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [6]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2044_7 )
);
defparam \u_psram_top/u_psram_init/n2044_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2045_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2045_7 )
);
defparam \u_psram_top/u_psram_init/n2045_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2046_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2046_7 )
);
defparam \u_psram_top/u_psram_init/n2046_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2047_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2047_7 )
);
defparam \u_psram_top/u_psram_init/n2047_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2048_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2048_7 )
);
defparam \u_psram_top/u_psram_init/n2048_s2 .INIT=16'hBAAA;
LUT4 \u_psram_top/u_psram_init/n2049_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/n1892_4 ),
	.I3(\u_psram_top/u_psram_init/n1892_5 ),
	.F(\u_psram_top/u_psram_init/n2049_7 )
);
defparam \u_psram_top/u_psram_init/n2049_s2 .INIT=16'hBAAA;
LUT3 \u_psram_top/u_psram_init/n1131_s3  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/readd_Z [0]),
	.I2(\u_psram_top/readd_Z_0 [1]),
	.F(\u_psram_top/u_psram_init/n1131_11 )
);
defparam \u_psram_top/u_psram_init/n1131_s3 .INIT=8'h56;
LUT2 \u_psram_top/u_psram_init/n1125_s2  (
	.I0(\u_psram_top/readd_Z [0]),
	.I1(\u_psram_top/readd_Z_0 [1]),
	.F(\u_psram_top/u_psram_init/n1125_7 )
);
defparam \u_psram_top/u_psram_init/n1125_s2 .INIT=4'hE;
LUT3 \u_psram_top/u_psram_init/n1275_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n1265_3 ),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top/u_psram_init/n1275_8 )
);
defparam \u_psram_top/u_psram_init/n1275_s3 .INIT=8'h9A;
LUT2 \u_psram_top/u_psram_init/n2453_s1  (
	.I0(\u_psram_top/u_psram_init/n1265_3 ),
	.I1(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top/u_psram_init/n2453_5 )
);
defparam \u_psram_top/u_psram_init/n2453_s1 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_init/n1498_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.I1(\u_psram_top/u_psram_init/n1410_3 ),
	.I2(\u_psram_top/u_psram_init/n2459_4 ),
	.I3(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top/u_psram_init/n1498_8 )
);
defparam \u_psram_top/u_psram_init/n1498_s3 .INIT=16'hA9AA;
LUT3 \u_psram_top/u_psram_init/n2459_s6  (
	.I0(\u_psram_top/u_psram_init/n1410_3 ),
	.I1(\u_psram_top/u_psram_init/n2459_4 ),
	.I2(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top/u_psram_init/n2459_10 )
);
defparam \u_psram_top/u_psram_init/n2459_s6 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1757_s3  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/n1747_3 ),
	.F(\u_psram_top/u_psram_init/n1757_8 )
);
defparam \u_psram_top/u_psram_init/n1757_s3 .INIT=8'hC6;
LUT2 \u_psram_top/u_psram_init/n2467_s1  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top/u_psram_init/n1747_3 ),
	.F(\u_psram_top/u_psram_init/n2467_5 )
);
defparam \u_psram_top/u_psram_init/n2467_s1 .INIT=4'h2;
LUT4 \u_psram_top/u_psram_init/n1980_s3  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0]),
	.I2(\u_psram_top/u_psram_init/n1892_3 ),
	.I3(\u_psram_top/u_psram_init/n2491_4 ),
	.F(\u_psram_top/u_psram_init/n1980_8 )
);
defparam \u_psram_top/u_psram_init/n1980_s3 .INIT=16'hCCC6;
LUT3 \u_psram_top/u_psram_init/n2491_s6  (
	.I0(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_top/u_psram_init/n1892_3 ),
	.I2(\u_psram_top/u_psram_init/n2491_4 ),
	.F(\u_psram_top/u_psram_init/n2491_10 )
);
defparam \u_psram_top/u_psram_init/n2491_s6 .INIT=8'h02;
LUT4 \u_psram_top/u_psram_init/n184_s5  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/n184_7 ),
	.I2(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_top/u_psram_init/n162_3 ),
	.F(\u_psram_top/u_psram_init/n184_10 )
);
defparam \u_psram_top/u_psram_init/n184_s5 .INIT=16'h666A;
LUT2 \u_psram_top/u_psram_init/tvcs_cnt_15_s4  (
	.I0(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top/u_psram_init/n162_3 ),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_15_14 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s4 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n189_s5  (
	.I0(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top/u_psram_init/n162_3 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I3(\u_psram_top/u_psram_init/n189_7 ),
	.F(\u_psram_top/u_psram_init/n189_10 )
);
defparam \u_psram_top/u_psram_init/n189_s5 .INIT=16'h1EF0;
LUT4 \u_psram_top/u_psram_init/n192_s5  (
	.I0(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top/u_psram_init/n162_3 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n192_7 ),
	.F(\u_psram_top/u_psram_init/n192_10 )
);
defparam \u_psram_top/u_psram_init/n192_s5 .INIT=16'h1EF0;
LUT4 \u_psram_top/u_psram_init/n195_s4  (
	.I0(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top/u_psram_init/n162_3 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top/u_psram_init/n195_9 )
);
defparam \u_psram_top/u_psram_init/n195_s4 .INIT=16'h1EF0;
LUT3 \u_psram_top/u_psram_init/n196_s4  (
	.I0(\u_psram_top/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top/u_psram_init/n162_3 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top/u_psram_init/n196_9 )
);
defparam \u_psram_top/u_psram_init/n196_s4 .INIT=8'h12;
LUT4 \u_psram_top/u_psram_init/n254_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n245_11 ),
	.I3(\u_psram_top/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top/u_psram_init/n254_8 )
);
defparam \u_psram_top/u_psram_init/n254_s3 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/timer_cnt_5_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n245_11 ),
	.I3(\u_psram_top/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top/u_psram_init/timer_cnt_5_15 )
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s6 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n255_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n245_11 ),
	.I3(\u_psram_top/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top/u_psram_init/n255_8 )
);
defparam \u_psram_top/u_psram_init/n255_s3 .INIT=16'hBCCC;
LUT4 \u_psram_top/u_psram_init/n592_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top/u_psram_init/n583_10 ),
	.I3(\u_psram_top/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top/u_psram_init/n592_8 )
);
defparam \u_psram_top/u_psram_init/n592_s3 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/timer_cnt0_5_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top/u_psram_init/n583_10 ),
	.I3(\u_psram_top/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top/u_psram_init/timer_cnt0_5_15 )
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s6 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n593_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top/u_psram_init/n583_10 ),
	.I3(\u_psram_top/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top/u_psram_init/n593_8 )
);
defparam \u_psram_top/u_psram_init/n593_s3 .INIT=16'hBCCC;
LUT4 \u_psram_top/u_psram_init/n1113_s4  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I2(\u_psram_top/u_psram_init/read_over_9 ),
	.I3(\u_psram_top/u_psram_init/read_over_10 ),
	.F(\u_psram_top/u_psram_init/n1113_9 )
);
defparam \u_psram_top/u_psram_init/n1113_s4 .INIT=16'h3222;
LUT4 \u_psram_top/u_psram_init/n1165_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I2(\u_psram_top/u_psram_init/n1165_9 ),
	.I3(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top/u_psram_init/n1165_12 )
);
defparam \u_psram_top/u_psram_init/n1165_s6 .INIT=16'h1444;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_5_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_5_12 )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s4 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n1168_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_top/u_psram_init/n1168_9 )
);
defparam \u_psram_top/u_psram_init/n1168_s4 .INIT=16'h1450;
LUT3 \u_psram_top/u_psram_init/n1169_s5  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_top/u_psram_init/n1169_10 )
);
defparam \u_psram_top/u_psram_init/n1169_s5 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1386_s4  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 ),
	.F(\u_psram_top/u_psram_init/n1386_9 )
);
defparam \u_psram_top/u_psram_init/n1386_s4 .INIT=16'h4144;
LUT3 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s22  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_28 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s22 .INIT=8'hBA;
DFFC \u_psram_top/u_psram_init/c_state.TVCS_WAITE_s0  (
	.D(\u_psram_top/u_psram_init/n_state.TVCS_WAITE ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.TVCS_WAITE )
);
defparam \u_psram_top/u_psram_init/c_state.TVCS_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.CONFIG_CR_s0  (
	.D(\u_psram_top/u_psram_init/n_state.CONFIG_CR ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.CONFIG_CR )
);
defparam \u_psram_top/u_psram_init/c_state.CONFIG_CR_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.WRITE_DATA_s0  (
	.D(\u_psram_top/u_psram_init/n_state.WRITE_DATA ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.WRITE_DATA )
);
defparam \u_psram_top/u_psram_init/c_state.WRITE_DATA_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.READ_CHECK_DATA_s0  (
	.D(\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA )
);
defparam \u_psram_top/u_psram_init/c_state.READ_CHECK_DATA_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE_s0  (
	.D(\u_psram_top/u_psram_init/n_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE )
);
defparam \u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.ADJUST_PHASE_s0  (
	.D(\u_psram_top/u_psram_init/n_state.ADJUST_PHASE ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE )
);
defparam \u_psram_top/u_psram_init/c_state.ADJUST_PHASE_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.INIT_CALIB_WAITE_s0  (
	.D(\u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.INIT_CALIB_WAITE )
);
defparam \u_psram_top/u_psram_init/c_state.INIT_CALIB_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE_s0  (
	.D(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE )
);
defparam \u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.ADJUST_DELAY_s0  (
	.D(\u_psram_top/u_psram_init/n_state.ADJUST_DELAY ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.ADJUST_DELAY )
);
defparam \u_psram_top/u_psram_init/c_state.ADJUST_DELAY_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0  (
	.D(\u_psram_top/u_psram_init/n_state.INIT_CALIB_DONE ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE )
);
defparam \u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/Tvcs_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n162_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/Tvcs_done )
);
defparam \u_psram_top/u_psram_init/Tvcs_done_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/config_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n245_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/config_done_Z )
);
defparam \u_psram_top/u_psram_init/config_done_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/write_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n583_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/write_done )
);
defparam \u_psram_top/u_psram_init/write_done_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/cmd_s0  (
	.D(\u_psram_top/u_psram_init/n628_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/cmd_calib )
);
defparam \u_psram_top/u_psram_init/cmd_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/cmd_en_s0  (
	.D(\u_psram_top/u_psram_init/n906_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/cmd_en_calib )
);
defparam \u_psram_top/u_psram_init/cmd_en_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/rd_data_valid_d_s0  (
	.D(\u_psram_top/rd_data_valid_calib ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/rd_data_valid_d_17 )
);
defparam \u_psram_top/u_psram_init/rd_data_valid_d_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt1_clr_s0  (
	.D(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1_clr )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_clr_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_4_s0  (
	.D(\u_psram_top/u_psram_init/n1127_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1125_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [4])
);
defparam \u_psram_top/u_psram_init/phase_cnt_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_3_s0  (
	.D(\u_psram_top/u_psram_init/n1128_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1125_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [3])
);
defparam \u_psram_top/u_psram_init/phase_cnt_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n1129_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1125_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [2])
);
defparam \u_psram_top/u_psram_init/phase_cnt_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n1130_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1125_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [1])
);
defparam \u_psram_top/u_psram_init/phase_cnt_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_over_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1150_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_over )
);
defparam \u_psram_top/u_psram_init/phase_over_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n1248_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n1249_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_0_s0  (
	.D(\u_psram_top/u_psram_init/n1250_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_7_s0  (
	.D(\u_psram_top/u_psram_init/n1268_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2453_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_7_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_6_s0  (
	.D(\u_psram_top/u_psram_init/n1269_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2453_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_6_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_5_s0  (
	.D(\u_psram_top/u_psram_init/n1270_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2453_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_5_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_4_s0  (
	.D(\u_psram_top/u_psram_init/n1271_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2453_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_3_s0  (
	.D(\u_psram_top/u_psram_init/n1272_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2453_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_2_s0  (
	.D(\u_psram_top/u_psram_init/n1273_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2453_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_1_s0  (
	.D(\u_psram_top/u_psram_init/n1274_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2453_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/adjust_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1265_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/adjust_over [0])
);
defparam \u_psram_top/u_psram_init/adjust_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_4_s0  (
	.D(\u_psram_top/u_psram_init/n1494_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2459_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_3_s0  (
	.D(\u_psram_top/u_psram_init/n1495_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2459_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_2_s0  (
	.D(\u_psram_top/u_psram_init/n1496_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2459_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_1_s0  (
	.D(\u_psram_top/u_psram_init/n1497_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2459_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/delay_wait_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1630_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/delay_wait_over [0])
);
defparam \u_psram_top/u_psram_init/delay_wait_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_done_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1654_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_done [0])
);
defparam \u_psram_top/u_psram_init/calib_done_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_0_s0  (
	.D(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/calib_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/calib_Z [0])
);
defparam \u_psram_top/u_psram_init/calib_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].add_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n1730_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].add_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n1731_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].add_cnt_0_s0  (
	.D(\u_psram_top/u_psram_init/n1732_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_7_s0  (
	.D(\u_psram_top/u_psram_init/n1750_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2467_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_7_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_6_s0  (
	.D(\u_psram_top/u_psram_init/n1751_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2467_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_6_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_5_s0  (
	.D(\u_psram_top/u_psram_init/n1752_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2467_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_5_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_4_s0  (
	.D(\u_psram_top/u_psram_init/n1753_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2467_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_3_s0  (
	.D(\u_psram_top/u_psram_init/n1754_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2467_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_2_s0  (
	.D(\u_psram_top/u_psram_init/n1755_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2467_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_1_s0  (
	.D(\u_psram_top/u_psram_init/n1756_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2467_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/adjust_over_1_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1747_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/adjust_over [1])
);
defparam \u_psram_top/u_psram_init/adjust_over_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_4_s0  (
	.D(\u_psram_top/u_psram_init/n1976_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_3_s0  (
	.D(\u_psram_top/u_psram_init/n1977_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_2_s0  (
	.D(\u_psram_top/u_psram_init/n1978_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_1_s0  (
	.D(\u_psram_top/u_psram_init/n1979_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/delay_wait_over_1_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2112_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/delay_wait_over [1])
);
defparam \u_psram_top/u_psram_init/delay_wait_over_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_done_1_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2136_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_done [1])
);
defparam \u_psram_top/u_psram_init/calib_done_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_1_s0  (
	.D(\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/calib_1_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/calib_Z [1])
);
defparam \u_psram_top/u_psram_init/calib_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/init_calib_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(init_calib)
);
defparam \u_psram_top/u_psram_init/init_calib_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_init/c_state.IDLE_s0  (
	.D(\u_psram_top/u_psram_init/n_state.IDLE ),
	.CLK(clk_out),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state.IDLE )
);
defparam \u_psram_top/u_psram_init/c_state.IDLE_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_15_s1  (
	.D(\u_psram_top/u_psram_init/n181_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [15])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_14_s1  (
	.D(\u_psram_top/u_psram_init/n182_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [14])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_13_s1  (
	.D(\u_psram_top/u_psram_init/n183_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [13])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_11_s1  (
	.D(\u_psram_top/u_psram_init/n185_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [11])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_10_s1  (
	.D(\u_psram_top/u_psram_init/n186_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [10])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_9_s1  (
	.D(\u_psram_top/u_psram_init/n187_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [9])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_8_s1  (
	.D(\u_psram_top/u_psram_init/n188_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [8])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_6_s1  (
	.D(\u_psram_top/u_psram_init/n190_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [6])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n191_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [5])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n193_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [3])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n194_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [2])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n256_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n257_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n258_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n259_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_3_s1  (
	.D(\u_psram_top/u_psram_init/n594_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_2_s1  (
	.D(\u_psram_top/u_psram_init/n595_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_1_s1  (
	.D(\u_psram_top/u_psram_init/n596_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_0_s1  (
	.D(\u_psram_top/u_psram_init/n597_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_63_s1  (
	.D(\u_psram_top/u_psram_init/n904_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_63_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [63])
);
defparam \u_psram_top/u_psram_init/wr_data_63_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_62_s1  (
	.D(\u_psram_top/u_psram_init/n902_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_63_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [62])
);
defparam \u_psram_top/u_psram_init/wr_data_62_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_58_s1  (
	.D(\u_psram_top/u_psram_init/n901_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_63_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [58])
);
defparam \u_psram_top/u_psram_init/wr_data_58_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_8_s1  (
	.D(\u_psram_top/u_psram_init/n1077_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [8])
);
defparam \u_psram_top/u_psram_init/read_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_7_s1  (
	.D(\u_psram_top/u_psram_init/n1078_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [7])
);
defparam \u_psram_top/u_psram_init/read_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_6_s1  (
	.D(\u_psram_top/u_psram_init/n1079_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [6])
);
defparam \u_psram_top/u_psram_init/read_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n1080_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n1081_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n1082_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n1083_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n1084_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1085_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_5_s1  (
	.D(\u_psram_top/u_psram_init/n1164_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_3_s1  (
	.D(\u_psram_top/u_psram_init/n1166_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_2_s1  (
	.D(\u_psram_top/u_psram_init/n1167_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_init/n1198_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_init/n1199_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_init/n1200_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/SDTAP_0_s1  (
	.D(\u_psram_top/u_psram_init/n1212_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/SDTAP_0_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/SDTAP_Z [0])
);
defparam \u_psram_top/u_psram_init/SDTAP_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/VALUE_0_s1  (
	.D(\u_psram_top/u_psram_init/n1229_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/VALUE_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/VALUE_Z [0])
);
defparam \u_psram_top/u_psram_init/VALUE_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n1381_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_28 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n1382_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_28 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n1383_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_28 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n1384_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_28 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n1385_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_28 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_31_s1  (
	.D(\u_psram_top/u_psram_init/n1410_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1443_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [31])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_30_s1  (
	.D(\u_psram_top/u_psram_init/n1537_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1444_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [30])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_29_s1  (
	.D(\u_psram_top/u_psram_init/n1538_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1445_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [29])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_28_s1  (
	.D(\u_psram_top/u_psram_init/n1539_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1446_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [28])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1  (
	.D(\u_psram_top/u_psram_init/n1540_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1447_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [27])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_26_s1  (
	.D(\u_psram_top/u_psram_init/n1541_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1448_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [26])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_25_s1  (
	.D(\u_psram_top/u_psram_init/n1542_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1449_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [25])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_24_s1  (
	.D(\u_psram_top/u_psram_init/n1543_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1450_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [24])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_23_s1  (
	.D(\u_psram_top/u_psram_init/n1544_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1451_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [23])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_22_s1  (
	.D(\u_psram_top/u_psram_init/n1545_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1452_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [22])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1  (
	.D(\u_psram_top/u_psram_init/n1546_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1453_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [21])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_20_s1  (
	.D(\u_psram_top/u_psram_init/n1547_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1454_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [20])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_19_s1  (
	.D(\u_psram_top/u_psram_init/n1548_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1455_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [19])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_18_s1  (
	.D(\u_psram_top/u_psram_init/n1549_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1456_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [18])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_17_s1  (
	.D(\u_psram_top/u_psram_init/n1550_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1457_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [17])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_16_s1  (
	.D(\u_psram_top/u_psram_init/n1551_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1458_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [16])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_15_s1  (
	.D(\u_psram_top/u_psram_init/n1552_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1459_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [15])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_14_s1  (
	.D(\u_psram_top/u_psram_init/n1553_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1460_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_13_s1  (
	.D(\u_psram_top/u_psram_init/n1554_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1461_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_12_s1  (
	.D(\u_psram_top/u_psram_init/n1555_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1462_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_11_s1  (
	.D(\u_psram_top/u_psram_init/n1556_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1463_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1  (
	.D(\u_psram_top/u_psram_init/n1557_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1464_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_9_s1  (
	.D(\u_psram_top/u_psram_init/n1558_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1465_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_8_s1  (
	.D(\u_psram_top/u_psram_init/n1559_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1466_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_7_s1  (
	.D(\u_psram_top/u_psram_init/n1560_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1467_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_6_s1  (
	.D(\u_psram_top/u_psram_init/n1561_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1468_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_5_s1  (
	.D(\u_psram_top/u_psram_init/n1562_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1469_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_4_s1  (
	.D(\u_psram_top/u_psram_init/n1563_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1470_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_3_s1  (
	.D(\u_psram_top/u_psram_init/n1564_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1471_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_2_s1  (
	.D(\u_psram_top/u_psram_init/n1565_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1472_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_1_s1  (
	.D(\u_psram_top/u_psram_init/n1566_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1473_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n1567_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1474_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_init/n1680_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_init/n1681_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_init/n1682_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/SDTAP_1_s1  (
	.D(\u_psram_top/u_psram_init/n1212_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/SDTAP_1_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/SDTAP_Z [1])
);
defparam \u_psram_top/u_psram_init/SDTAP_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/VALUE_1_s1  (
	.D(\u_psram_top/u_psram_init/n1711_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/VALUE_1_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/VALUE_Z [1])
);
defparam \u_psram_top/u_psram_init/VALUE_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n1863_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n1864_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n1865_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n1866_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n1867_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1868_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1  (
	.D(\u_psram_top/u_psram_init/n1892_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1925_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [31])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1  (
	.D(\u_psram_top/u_psram_init/n2019_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1926_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [30])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1  (
	.D(\u_psram_top/u_psram_init/n2020_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1927_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [29])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1  (
	.D(\u_psram_top/u_psram_init/n2021_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1928_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [28])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1  (
	.D(\u_psram_top/u_psram_init/n2022_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1929_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [27])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1  (
	.D(\u_psram_top/u_psram_init/n2023_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1930_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [26])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_25_s1  (
	.D(\u_psram_top/u_psram_init/n2024_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1931_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [25])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1  (
	.D(\u_psram_top/u_psram_init/n2025_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1932_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [24])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_23_s1  (
	.D(\u_psram_top/u_psram_init/n2026_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1933_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [23])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1  (
	.D(\u_psram_top/u_psram_init/n2027_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1934_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [22])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1  (
	.D(\u_psram_top/u_psram_init/n2028_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1935_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [21])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1  (
	.D(\u_psram_top/u_psram_init/n2029_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1936_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [20])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_19_s1  (
	.D(\u_psram_top/u_psram_init/n2030_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1937_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [19])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_18_s1  (
	.D(\u_psram_top/u_psram_init/n2031_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1938_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [18])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1  (
	.D(\u_psram_top/u_psram_init/n2032_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1939_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [17])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_16_s1  (
	.D(\u_psram_top/u_psram_init/n2033_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1940_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [16])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1  (
	.D(\u_psram_top/u_psram_init/n2034_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1941_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [15])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1  (
	.D(\u_psram_top/u_psram_init/n2035_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1942_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [14])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1  (
	.D(\u_psram_top/u_psram_init/n2036_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1943_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [13])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1  (
	.D(\u_psram_top/u_psram_init/n2037_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1944_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [12])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1  (
	.D(\u_psram_top/u_psram_init/n2038_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1945_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [11])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1  (
	.D(\u_psram_top/u_psram_init/n2039_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1946_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [10])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1  (
	.D(\u_psram_top/u_psram_init/n2040_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1947_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [9])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1  (
	.D(\u_psram_top/u_psram_init/n2041_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1948_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1  (
	.D(\u_psram_top/u_psram_init/n2042_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1949_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1  (
	.D(\u_psram_top/u_psram_init/n2043_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1950_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1  (
	.D(\u_psram_top/u_psram_init/n2044_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1951_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1  (
	.D(\u_psram_top/u_psram_init/n2045_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1952_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1  (
	.D(\u_psram_top/u_psram_init/n2046_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1953_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1  (
	.D(\u_psram_top/u_psram_init/n2047_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1954_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_1_s1  (
	.D(\u_psram_top/u_psram_init/n2048_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1955_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n2049_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1956_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/phase_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1131_11 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [0])
);
defparam \u_psram_top/u_psram_init/phase_cnt_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_0_s1  (
	.D(\u_psram_top/u_psram_init/n1275_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n1498_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_0_s1  (
	.D(\u_psram_top/u_psram_init/n1757_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n1980_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_12_s3  (
	.D(\u_psram_top/u_psram_init/n184_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [12])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_12_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_7_s3  (
	.D(\u_psram_top/u_psram_init/n189_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [7])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_7_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_4_s3  (
	.D(\u_psram_top/u_psram_init/n192_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [4])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_1_s3  (
	.D(\u_psram_top/u_psram_init/n195_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [1])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_0_s3  (
	.D(\u_psram_top/u_psram_init/n196_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [0])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt_5_s5  (
	.D(\u_psram_top/u_psram_init/n254_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s5 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt_4_s3  (
	.D(\u_psram_top/u_psram_init/n255_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt0_5_s5  (
	.D(\u_psram_top/u_psram_init/n592_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s5 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt0_4_s3  (
	.D(\u_psram_top/u_psram_init/n593_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_over_s6  (
	.D(\u_psram_top/u_psram_init/n1113_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_over )
);
defparam \u_psram_top/u_psram_init/read_over_s6 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt1_4_s3  (
	.D(\u_psram_top/u_psram_init/n1165_12 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt1_1_s3  (
	.D(\u_psram_top/u_psram_init/n1168_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt1_0_s3  (
	.D(\u_psram_top/u_psram_init/n1169_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_0_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].check_cnt_0_s3  (
	.D(\u_psram_top/u_psram_init/n1386_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_0_s3 .INIT=1'b0;
ALU \u_psram_top/u_psram_init/n1130_s  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1130_2 ),
	.SUM(\u_psram_top/u_psram_init/n1130_1 )
);
defparam \u_psram_top/u_psram_init/n1130_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1129_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1130_2 ),
	.COUT(\u_psram_top/u_psram_init/n1129_2 ),
	.SUM(\u_psram_top/u_psram_init/n1129_1 )
);
defparam \u_psram_top/u_psram_init/n1129_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1128_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1129_2 ),
	.COUT(\u_psram_top/u_psram_init/n1128_2 ),
	.SUM(\u_psram_top/u_psram_init/n1128_1 )
);
defparam \u_psram_top/u_psram_init/n1128_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1127_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1128_2 ),
	.COUT(\u_psram_top/u_psram_init/n1127_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1127_1 )
);
defparam \u_psram_top/u_psram_init/n1127_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1274_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1274_2 ),
	.SUM(\u_psram_top/u_psram_init/n1274_1 )
);
defparam \u_psram_top/u_psram_init/n1274_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1273_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1274_2 ),
	.COUT(\u_psram_top/u_psram_init/n1273_2 ),
	.SUM(\u_psram_top/u_psram_init/n1273_1 )
);
defparam \u_psram_top/u_psram_init/n1273_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1272_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1273_2 ),
	.COUT(\u_psram_top/u_psram_init/n1272_2 ),
	.SUM(\u_psram_top/u_psram_init/n1272_1 )
);
defparam \u_psram_top/u_psram_init/n1272_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1271_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1272_2 ),
	.COUT(\u_psram_top/u_psram_init/n1271_2 ),
	.SUM(\u_psram_top/u_psram_init/n1271_1 )
);
defparam \u_psram_top/u_psram_init/n1271_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1270_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1271_2 ),
	.COUT(\u_psram_top/u_psram_init/n1270_2 ),
	.SUM(\u_psram_top/u_psram_init/n1270_1 )
);
defparam \u_psram_top/u_psram_init/n1270_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1269_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1270_2 ),
	.COUT(\u_psram_top/u_psram_init/n1269_2 ),
	.SUM(\u_psram_top/u_psram_init/n1269_1 )
);
defparam \u_psram_top/u_psram_init/n1269_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1268_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1269_2 ),
	.COUT(\u_psram_top/u_psram_init/n1268_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1268_1 )
);
defparam \u_psram_top/u_psram_init/n1268_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1497_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1497_2 ),
	.SUM(\u_psram_top/u_psram_init/n1497_1 )
);
defparam \u_psram_top/u_psram_init/n1497_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1496_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1497_2 ),
	.COUT(\u_psram_top/u_psram_init/n1496_2 ),
	.SUM(\u_psram_top/u_psram_init/n1496_1 )
);
defparam \u_psram_top/u_psram_init/n1496_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1495_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1496_2 ),
	.COUT(\u_psram_top/u_psram_init/n1495_2 ),
	.SUM(\u_psram_top/u_psram_init/n1495_1 )
);
defparam \u_psram_top/u_psram_init/n1495_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1494_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1495_2 ),
	.COUT(\u_psram_top/u_psram_init/n1494_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1494_1 )
);
defparam \u_psram_top/u_psram_init/n1494_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1756_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1756_2 ),
	.SUM(\u_psram_top/u_psram_init/n1756_1 )
);
defparam \u_psram_top/u_psram_init/n1756_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1755_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1756_2 ),
	.COUT(\u_psram_top/u_psram_init/n1755_2 ),
	.SUM(\u_psram_top/u_psram_init/n1755_1 )
);
defparam \u_psram_top/u_psram_init/n1755_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1754_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1755_2 ),
	.COUT(\u_psram_top/u_psram_init/n1754_2 ),
	.SUM(\u_psram_top/u_psram_init/n1754_1 )
);
defparam \u_psram_top/u_psram_init/n1754_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1753_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1754_2 ),
	.COUT(\u_psram_top/u_psram_init/n1753_2 ),
	.SUM(\u_psram_top/u_psram_init/n1753_1 )
);
defparam \u_psram_top/u_psram_init/n1753_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1752_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1753_2 ),
	.COUT(\u_psram_top/u_psram_init/n1752_2 ),
	.SUM(\u_psram_top/u_psram_init/n1752_1 )
);
defparam \u_psram_top/u_psram_init/n1752_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1751_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1752_2 ),
	.COUT(\u_psram_top/u_psram_init/n1751_2 ),
	.SUM(\u_psram_top/u_psram_init/n1751_1 )
);
defparam \u_psram_top/u_psram_init/n1751_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1750_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1751_2 ),
	.COUT(\u_psram_top/u_psram_init/n1750_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1750_1 )
);
defparam \u_psram_top/u_psram_init/n1750_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1979_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].times_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1979_2 ),
	.SUM(\u_psram_top/u_psram_init/n1979_1 )
);
defparam \u_psram_top/u_psram_init/n1979_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1978_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1979_2 ),
	.COUT(\u_psram_top/u_psram_init/n1978_2 ),
	.SUM(\u_psram_top/u_psram_init/n1978_1 )
);
defparam \u_psram_top/u_psram_init/n1978_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1977_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1978_2 ),
	.COUT(\u_psram_top/u_psram_init/n1977_2 ),
	.SUM(\u_psram_top/u_psram_init/n1977_1 )
);
defparam \u_psram_top/u_psram_init/n1977_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1976_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1977_2 ),
	.COUT(\u_psram_top/u_psram_init/n1976_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1976_1 )
);
defparam \u_psram_top/u_psram_init/n1976_s .ALU_MODE=0;
INV \u_psram_top/u_psram_init/calib_0_s3  (
	.I(\u_psram_top/u_psram_init/calib_done [0]),
	.O(\u_psram_top/u_psram_init/calib_0_5 )
);
INV \u_psram_top/u_psram_init/calib_1_s3  (
	.I(\u_psram_top/u_psram_init/calib_done [1]),
	.O(\u_psram_top/u_psram_init/calib_1_5 )
);
LUT2 \u_psram_top/u_psram_sync/n13_s0  (
	.I0(pll_lock),
	.I1(\u_psram_top/dll_lock ),
	.F(\u_psram_top/u_psram_sync/n13_3 )
);
defparam \u_psram_top/u_psram_sync/n13_s0 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n86_s0  (
	.I0(\u_psram_top/u_psram_sync/n86_4 ),
	.I1(\u_psram_top/u_psram_sync/n86_5 ),
	.I2(\u_psram_top/u_psram_sync/n86_6 ),
	.I3(\u_psram_top/u_psram_sync/n86_7 ),
	.F(\u_psram_top/u_psram_sync/n86_3 )
);
defparam \u_psram_top/u_psram_sync/n86_s0 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_sync/n348_s5  (
	.I0(\u_psram_top/u_psram_sync/n348_16 ),
	.I1(\u_psram_top/u_psram_sync/n348_11 ),
	.I2(\u_psram_top/u_psram_sync/flag [1]),
	.I3(\u_psram_top/u_psram_sync/n348_12 ),
	.F(\u_psram_top/u_psram_sync/n348_9 )
);
defparam \u_psram_top/u_psram_sync/n348_s5 .INIT=16'h00F8;
LUT3 \u_psram_top/u_psram_sync/n359_s6  (
	.I0(\u_psram_top/u_psram_sync/n348_11 ),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/n359_11 ),
	.F(\u_psram_top/u_psram_sync/n359_10 )
);
defparam \u_psram_top/u_psram_sync/n359_s6 .INIT=8'h4F;
LUT4 \u_psram_top/u_psram_sync/n282_s12  (
	.I0(\u_psram_top/u_psram_sync/n282_17 ),
	.I1(\u_psram_top/u_psram_sync/n348_16 ),
	.I2(\u_psram_top/u_psram_sync/n282_18 ),
	.I3(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.F(\u_psram_top/u_psram_sync/n282_16 )
);
defparam \u_psram_top/u_psram_sync/n282_s12 .INIT=16'h3FA0;
LUT4 \u_psram_top/u_psram_sync/n293_s12  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/n293_20 ),
	.I3(\u_psram_top/u_psram_sync/n293_18 ),
	.F(\u_psram_top/u_psram_sync/n293_16 )
);
defparam \u_psram_top/u_psram_sync/n293_s12 .INIT=16'h5CCC;
LUT4 \u_psram_top/u_psram_sync/n304_s12  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/n304_17 ),
	.I2(\u_psram_top/u_psram_sync/n293_20 ),
	.I3(\u_psram_top/cs_memsync [3]),
	.F(\u_psram_top/u_psram_sync/n304_16 )
);
defparam \u_psram_top/u_psram_sync/n304_s12 .INIT=16'h3F40;
LUT4 \u_psram_top/u_psram_sync/n315_s12  (
	.I0(\u_psram_top/u_psram_sync/n315_17 ),
	.I1(\u_psram_top/u_psram_sync/n315_18 ),
	.I2(\u_psram_top/u_psram_sync/lock_d2 ),
	.I3(\u_psram_top/u_psram_sync/n315_19 ),
	.F(\u_psram_top/u_psram_sync/n315_16 )
);
defparam \u_psram_top/u_psram_sync/n315_s12 .INIT=16'hFF80;
LUT3 \u_psram_top/u_psram_sync/n326_s12  (
	.I0(\u_psram_top/u_psram_sync/n359_11 ),
	.I1(\u_psram_top/u_psram_sync/n326_17 ),
	.I2(\u_psram_top/u_psram_sync/n326_18 ),
	.F(\u_psram_top/u_psram_sync/n326_16 )
);
defparam \u_psram_top/u_psram_sync/n326_s12 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_sync/n337_s12  (
	.I0(\u_psram_top/u_psram_sync/n315_17 ),
	.I1(\u_psram_top/u_psram_sync/n337_17 ),
	.I2(\u_psram_top/u_psram_sync/n337_18 ),
	.F(\u_psram_top/u_psram_sync/n337_16 )
);
defparam \u_psram_top/u_psram_sync/n337_s12 .INIT=8'hF8;
LUT2 \u_psram_top/u_psram_sync/n389_s3  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/n389_8 ),
	.F(\u_psram_top/u_psram_sync/n389_7 )
);
defparam \u_psram_top/u_psram_sync/n389_s3 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_sync/n388_s2  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/n388_7 ),
	.F(\u_psram_top/u_psram_sync/n388_6 )
);
defparam \u_psram_top/u_psram_sync/n388_s2 .INIT=8'h60;
LUT4 \u_psram_top/u_psram_sync/n387_s2  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.I3(\u_psram_top/u_psram_sync/n388_7 ),
	.F(\u_psram_top/u_psram_sync/n387_6 )
);
defparam \u_psram_top/u_psram_sync/n387_s2 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n48_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_top/u_psram_sync/n49_6 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n48_5 )
);
defparam \u_psram_top/u_psram_sync/n48_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n46_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/n47_6 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n46_5 )
);
defparam \u_psram_top/u_psram_sync/n46_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n45_s1  (
	.I0(\u_psram_top/u_psram_sync/n47_6 ),
	.I1(\u_psram_top/u_psram_sync/n45_6 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n45_5 )
);
defparam \u_psram_top/u_psram_sync/n45_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n44_s1  (
	.I0(\u_psram_top/u_psram_sync/n47_6 ),
	.I1(\u_psram_top/u_psram_sync/n44_8 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n44_5 )
);
defparam \u_psram_top/u_psram_sync/n44_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n42_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/n43_6 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n42_5 )
);
defparam \u_psram_top/u_psram_sync/n42_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n41_s1  (
	.I0(\u_psram_top/u_psram_sync/n43_6 ),
	.I1(\u_psram_top/u_psram_sync/n41_6 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n41_5 )
);
defparam \u_psram_top/u_psram_sync/n41_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n40_s1  (
	.I0(\u_psram_top/u_psram_sync/n43_6 ),
	.I1(\u_psram_top/u_psram_sync/n40_6 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n40_5 )
);
defparam \u_psram_top/u_psram_sync/n40_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n38_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_top/u_psram_sync/n39_6 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n38_5 )
);
defparam \u_psram_top/u_psram_sync/n38_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n86_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.F(\u_psram_top/u_psram_sync/n86_4 )
);
defparam \u_psram_top/u_psram_sync/n86_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n86_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_psram_top/u_psram_sync/n86_5 )
);
defparam \u_psram_top/u_psram_sync/n86_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n86_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.F(\u_psram_top/u_psram_sync/n86_6 )
);
defparam \u_psram_top/u_psram_sync/n86_s3 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_sync/n86_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.F(\u_psram_top/u_psram_sync/n86_7 )
);
defparam \u_psram_top/u_psram_sync/n86_s4 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n348_s7  (
	.I0(\u_psram_top/u_psram_sync/n326_17 ),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I3(\u_psram_top/u_psram_sync/n348_13 ),
	.F(\u_psram_top/u_psram_sync/n348_11 )
);
defparam \u_psram_top/u_psram_sync/n348_s7 .INIT=16'h2C00;
LUT4 \u_psram_top/u_psram_sync/n348_s8  (
	.I0(\u_psram_top/u_psram_sync/n348_14 ),
	.I1(\u_psram_top/u_psram_sync/n359_11 ),
	.I2(\u_psram_top/u_psram_sync/n282_17 ),
	.I3(\u_psram_top/u_psram_sync/n315_17 ),
	.F(\u_psram_top/u_psram_sync/n348_12 )
);
defparam \u_psram_top/u_psram_sync/n348_s8 .INIT=16'hB0BB;
LUT4 \u_psram_top/u_psram_sync/n359_s7  (
	.I0(\u_psram_top/u_psram_sync/n359_12 ),
	.I1(\u_psram_top/u_psram_sync/n359_13 ),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/n359_14 ),
	.F(\u_psram_top/u_psram_sync/n359_11 )
);
defparam \u_psram_top/u_psram_sync/n359_s7 .INIT=16'h7077;
LUT4 \u_psram_top/u_psram_sync/n282_s13  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/flag [1]),
	.I3(\u_psram_top/u_psram_sync/n282_19 ),
	.F(\u_psram_top/u_psram_sync/n282_17 )
);
defparam \u_psram_top/u_psram_sync/n282_s13 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_sync/n282_s14  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/n359_12 ),
	.F(\u_psram_top/u_psram_sync/n282_18 )
);
defparam \u_psram_top/u_psram_sync/n282_s14 .INIT=8'h10;
LUT2 \u_psram_top/u_psram_sync/n293_s14  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.F(\u_psram_top/u_psram_sync/n293_18 )
);
defparam \u_psram_top/u_psram_sync/n293_s14 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_sync/n304_s13  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_top/stop ),
	.F(\u_psram_top/u_psram_sync/n304_17 )
);
defparam \u_psram_top/u_psram_sync/n304_s13 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_sync/n315_s13  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/u_psram_sync/n348_13 ),
	.F(\u_psram_top/u_psram_sync/n315_17 )
);
defparam \u_psram_top/u_psram_sync/n315_s13 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_sync/n315_s14  (
	.I0(\u_psram_top/u_psram_sync/count [1]),
	.I1(\u_psram_top/u_psram_sync/flag [1]),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.I3(\u_psram_top/u_psram_sync/n282_19 ),
	.F(\u_psram_top/u_psram_sync/n315_18 )
);
defparam \u_psram_top/u_psram_sync/n315_s14 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_sync/n315_s15  (
	.I0(\u_psram_top/u_psram_sync/n348_16 ),
	.I1(\u_psram_top/u_psram_sync/n348_13 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.F(\u_psram_top/u_psram_sync/n315_19 )
);
defparam \u_psram_top/u_psram_sync/n315_s15 .INIT=8'h70;
LUT3 \u_psram_top/u_psram_sync/n326_s13  (
	.I0(\u_psram_top/u_psram_sync/count [2]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.F(\u_psram_top/u_psram_sync/n326_17 )
);
defparam \u_psram_top/u_psram_sync/n326_s13 .INIT=8'h40;
LUT4 \u_psram_top/u_psram_sync/n326_s14  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/n359_14 ),
	.I2(\u_psram_top/u_psram_sync/n326_17 ),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/n326_18 )
);
defparam \u_psram_top/u_psram_sync/n326_s14 .INIT=16'hBF00;
LUT4 \u_psram_top/u_psram_sync/n337_s13  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.I3(\u_psram_top/u_psram_sync/flag [0]),
	.F(\u_psram_top/u_psram_sync/n337_17 )
);
defparam \u_psram_top/u_psram_sync/n337_s13 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_sync/n337_s14  (
	.I0(\u_psram_top/u_psram_sync/lock_d2 ),
	.I1(\u_psram_top/u_psram_sync/n359_14 ),
	.I2(\u_psram_top/u_psram_sync/n348_13 ),
	.I3(O_psram_reset_n[0]),
	.F(\u_psram_top/u_psram_sync/n337_18 )
);
defparam \u_psram_top/u_psram_sync/n337_s14 .INIT=16'hEF00;
LUT4 \u_psram_top/u_psram_sync/n389_s4  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I3(\u_psram_top/u_psram_sync/n348_13 ),
	.F(\u_psram_top/u_psram_sync/n389_8 )
);
defparam \u_psram_top/u_psram_sync/n389_s4 .INIT=16'h0B00;
LUT3 \u_psram_top/u_psram_sync/n388_s3  (
	.I0(\u_psram_top/u_psram_sync/n315_18 ),
	.I1(\u_psram_top/u_psram_sync/n389_8 ),
	.I2(\u_psram_top/u_psram_sync/n388_8 ),
	.F(\u_psram_top/u_psram_sync/n388_7 )
);
defparam \u_psram_top/u_psram_sync/n388_s3 .INIT=8'h01;
LUT2 \u_psram_top/u_psram_sync/n51_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n51_6 )
);
defparam \u_psram_top/u_psram_sync/n51_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_sync/n49_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.F(\u_psram_top/u_psram_sync/n49_6 )
);
defparam \u_psram_top/u_psram_sync/n49_s2 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n47_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.F(\u_psram_top/u_psram_sync/n47_6 )
);
defparam \u_psram_top/u_psram_sync/n47_s2 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/n45_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_psram_top/u_psram_sync/n45_6 )
);
defparam \u_psram_top/u_psram_sync/n45_s2 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/n43_s2  (
	.I0(\u_psram_top/u_psram_sync/n47_6 ),
	.I1(\u_psram_top/u_psram_sync/n43_7 ),
	.F(\u_psram_top/u_psram_sync/n43_6 )
);
defparam \u_psram_top/u_psram_sync/n43_s2 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/n41_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.F(\u_psram_top/u_psram_sync/n41_6 )
);
defparam \u_psram_top/u_psram_sync/n41_s2 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_sync/n40_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_psram_top/u_psram_sync/n40_6 )
);
defparam \u_psram_top/u_psram_sync/n40_s2 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n39_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I1(\u_psram_top/u_psram_sync/n47_6 ),
	.I2(\u_psram_top/u_psram_sync/n43_7 ),
	.I3(\u_psram_top/u_psram_sync/n40_6 ),
	.F(\u_psram_top/u_psram_sync/n39_6 )
);
defparam \u_psram_top/u_psram_sync/n39_s2 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_sync/n37_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I2(\u_psram_top/u_psram_sync/n39_6 ),
	.F(\u_psram_top/u_psram_sync/n37_6 )
);
defparam \u_psram_top/u_psram_sync/n37_s2 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n348_s9  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/stop ),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/n348_13 )
);
defparam \u_psram_top/u_psram_sync/n348_s9 .INIT=16'h0100;
LUT2 \u_psram_top/u_psram_sync/n348_s10  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(\u_psram_top/u_psram_sync/n348_13 ),
	.F(\u_psram_top/u_psram_sync/n348_14 )
);
defparam \u_psram_top/u_psram_sync/n348_s10 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_sync/n359_s8  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/n359_12 )
);
defparam \u_psram_top/u_psram_sync/n359_s8 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_sync/n359_s9  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/stop ),
	.F(\u_psram_top/u_psram_sync/n359_13 )
);
defparam \u_psram_top/u_psram_sync/n359_s9 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n359_s10  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/stop ),
	.I3(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.F(\u_psram_top/u_psram_sync/n359_14 )
);
defparam \u_psram_top/u_psram_sync/n359_s10 .INIT=16'h0100;
LUT2 \u_psram_top/u_psram_sync/n282_s15  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.F(\u_psram_top/u_psram_sync/n282_19 )
);
defparam \u_psram_top/u_psram_sync/n282_s15 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_sync/n388_s4  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/u_psram_sync/n326_17 ),
	.F(\u_psram_top/u_psram_sync/n388_8 )
);
defparam \u_psram_top/u_psram_sync/n388_s4 .INIT=8'hE0;
LUT4 \u_psram_top/u_psram_sync/n43_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.F(\u_psram_top/u_psram_sync/n43_7 )
);
defparam \u_psram_top/u_psram_sync/n43_s3 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/ddr_rsti_s0  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/dll_rsti ),
	.F(\u_psram_top/ddr_rsti )
);
defparam \u_psram_top/u_psram_sync/ddr_rsti_s0 .INIT=4'hE;
LUT3 \u_psram_top/u_psram_sync/n44_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_psram_top/u_psram_sync/n44_8 )
);
defparam \u_psram_top/u_psram_sync/n44_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n49_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n49_8 )
);
defparam \u_psram_top/u_psram_sync/n49_s3 .INIT=16'h6A00;
LUT4 \u_psram_top/u_psram_sync/n293_s15  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/n326_17 ),
	.F(\u_psram_top/u_psram_sync/n293_20 )
);
defparam \u_psram_top/u_psram_sync/n293_s15 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_sync/n43_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/n47_6 ),
	.I2(\u_psram_top/u_psram_sync/n43_7 ),
	.I3(\u_psram_top/u_psram_sync/n51_6 ),
	.F(\u_psram_top/u_psram_sync/n43_9 )
);
defparam \u_psram_top/u_psram_sync/n43_s4 .INIT=16'h6A00;
LUT4 \u_psram_top/u_psram_sync/n348_s11  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.I2(\u_psram_top/u_psram_sync/count [1]),
	.I3(\u_psram_top/u_psram_sync/count [0]),
	.F(\u_psram_top/u_psram_sync/n348_16 )
);
defparam \u_psram_top/u_psram_sync/n348_s11 .INIT=16'h2000;
LUT4 \u_psram_top/u_psram_sync/n36_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.I2(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I3(\u_psram_top/u_psram_sync/n37_6 ),
	.F(\u_psram_top/u_psram_sync/n36_10 )
);
defparam \u_psram_top/u_psram_sync/n36_s4 .INIT=16'hE0A0;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_15_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_15_17 )
);
defparam \u_psram_top/u_psram_sync/lock_cnt_15_s5 .INIT=4'h7;
LUT4 \u_psram_top/u_psram_sync/n37_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.I2(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I3(\u_psram_top/u_psram_sync/n37_6 ),
	.F(\u_psram_top/u_psram_sync/n37_11 )
);
defparam \u_psram_top/u_psram_sync/n37_s5 .INIT=16'h90C0;
LUT4 \u_psram_top/u_psram_sync/n39_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I3(\u_psram_top/u_psram_sync/n39_6 ),
	.F(\u_psram_top/u_psram_sync/n39_11 )
);
defparam \u_psram_top/u_psram_sync/n39_s5 .INIT=16'h84C0;
LUT4 \u_psram_top/u_psram_sync/n47_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I3(\u_psram_top/u_psram_sync/n47_6 ),
	.F(\u_psram_top/u_psram_sync/n47_11 )
);
defparam \u_psram_top/u_psram_sync/n47_s5 .INIT=16'h84C0;
LUT4 \u_psram_top/u_psram_sync/n50_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.F(\u_psram_top/u_psram_sync/n50_10 )
);
defparam \u_psram_top/u_psram_sync/n50_s4 .INIT=16'h84C0;
LUT3 \u_psram_top/u_psram_sync/n51_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.F(\u_psram_top/u_psram_sync/n51_11 )
);
defparam \u_psram_top/u_psram_sync/n51_s5 .INIT=8'h84;
DFFC \u_psram_top/u_psram_sync/lock_syn_0_s0  (
	.D(\u_psram_top/u_psram_sync/n13_3 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_syn [0])
);
defparam \u_psram_top/u_psram_sync/lock_syn_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_d2_s0  (
	.D(VCC),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/n86_3 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_d2 )
);
defparam \u_psram_top/u_psram_sync/lock_d2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_5_s0  (
	.D(\u_psram_top/u_psram_sync/n282_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync_0 [5])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_4_s0  (
	.D(\u_psram_top/u_psram_sync/n293_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/stop )
);
defparam \u_psram_top/u_psram_sync/cs_memsync_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_3_s0  (
	.D(\u_psram_top/u_psram_sync/n304_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/cs_memsync [3])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_2_s0  (
	.D(\u_psram_top/u_psram_sync/n315_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync_0 [2])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_0_s0  (
	.D(\u_psram_top/u_psram_sync/n337_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(O_psram_reset_n[0])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_0_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_sync/dll_rst_s0  (
	.D(GND),
	.CLK(clk_d),
	.PRESET(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/dll_rsti )
);
defparam \u_psram_top/u_psram_sync/dll_rst_s0 .INIT=1'b1;
DFFC \u_psram_top/u_psram_sync/flag_1_s0  (
	.D(\u_psram_top/u_psram_sync/n348_9 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/flag [1])
);
defparam \u_psram_top/u_psram_sync/flag_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/flag_0_s0  (
	.D(\u_psram_top/u_psram_sync/n359_10 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/flag [0])
);
defparam \u_psram_top/u_psram_sync/flag_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_2_s0  (
	.D(\u_psram_top/u_psram_sync/n387_6 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/count [2])
);
defparam \u_psram_top/u_psram_sync/count_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_1_s0  (
	.D(\u_psram_top/u_psram_sync/n388_6 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/count [1])
);
defparam \u_psram_top/u_psram_sync/count_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_0_s0  (
	.D(\u_psram_top/u_psram_sync/n389_7 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/count [0])
);
defparam \u_psram_top/u_psram_sync/count_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_syn_1_s0  (
	.D(\u_psram_top/u_psram_sync/lock_syn [0]),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_syn [1])
);
defparam \u_psram_top/u_psram_sync/lock_syn_1_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_sync/cs_memsync_1_s0  (
	.D(\u_psram_top/u_psram_sync/n326_16 ),
	.CLK(clk_d),
	.PRESET(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/uddcntln )
);
defparam \u_psram_top/u_psram_sync/cs_memsync_1_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_13_s1  (
	.D(\u_psram_top/u_psram_sync/n38_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [13])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_11_s1  (
	.D(\u_psram_top/u_psram_sync/n40_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [11])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_10_s1  (
	.D(\u_psram_top/u_psram_sync/n41_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [10])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_9_s1  (
	.D(\u_psram_top/u_psram_sync/n42_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [9])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_8_s1  (
	.D(\u_psram_top/u_psram_sync/n43_9 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [8])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_7_s1  (
	.D(\u_psram_top/u_psram_sync/n44_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [7])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_6_s1  (
	.D(\u_psram_top/u_psram_sync/n45_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [6])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_5_s1  (
	.D(\u_psram_top/u_psram_sync/n46_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [5])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_3_s1  (
	.D(\u_psram_top/u_psram_sync/n48_5 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [3])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_2_s1  (
	.D(\u_psram_top/u_psram_sync/n49_8 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [2])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_2_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_15_s4  (
	.D(\u_psram_top/u_psram_sync/n36_10 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [15])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_15_s4 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_14_s3  (
	.D(\u_psram_top/u_psram_sync/n37_11 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [14])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_14_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_12_s3  (
	.D(\u_psram_top/u_psram_sync/n39_11 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [12])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_12_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_4_s3  (
	.D(\u_psram_top/u_psram_sync/n47_11 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [4])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_1_s3  (
	.D(\u_psram_top/u_psram_sync/n50_10 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [1])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_0_s3  (
	.D(\u_psram_top/u_psram_sync/n51_11 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [0])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_0_s3 .INIT=1'b0;
endmodule
