INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/kr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/kreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/perm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/pxormatlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pxormatlayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/sboxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sboxes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sources_1/new/sreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/PRESENT Block Cipher/PRESENT Block Cipher.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
