
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354490500                       # Number of ticks simulated
final_tick                               2261605164500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              113342230                       # Simulator instruction rate (inst/s)
host_op_rate                                113339520                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              340815730                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767948                       # Number of bytes of host memory used
host_seconds                                     1.04                       # Real time elapsed on the host
sim_insts                                   117884624                       # Number of instructions simulated
sim_ops                                     117884624                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       129728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       224128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        36928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        87552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       624128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1212288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       129728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        36928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        276480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       611136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          611136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9549                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9549                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    365956210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    632253897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    104172044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    246979820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    309808020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1760633924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3419803916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    365956210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    104172044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    309808020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        779936275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1723984141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1723984141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1723984141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    365956210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    632253897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    104172044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    246979820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    309808020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1760633924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5143788056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138897000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151156500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61914500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.411554                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64909                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.924930                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.611592                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.799962                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969554                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130029                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130029                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56265                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56265                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076721                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076721                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081673                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3110                       # number of writebacks
system.cpu0.dcache.writebacks::total             3110                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338027                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.246272                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612853                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359104                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334482                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334482                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163518                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163518                       # number of overall hits
system.cpu0.icache.overall_hits::total         163518                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166000                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014952                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014952                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351540000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357326000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017408000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.278007                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.247771                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.030237                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170406                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722715                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893121                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu1.dcache.writebacks::total              957                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804072                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.348750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.455323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375681                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357062500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357227000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.125596                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.976131                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531203                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551011500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560444500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509919500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.818751                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.621276                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.197476                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335198                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621479                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956677                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79956                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8188                       # number of writebacks
system.cpu3.dcache.writebacks::total             8188                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871178                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.361523                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.509656                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401097                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598652                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20836                       # number of replacements
system.l2.tags.tagsinuse                  4006.909374                       # Cycle average of tags in use
system.l2.tags.total_refs                       18285                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20836                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.877568                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1865.963518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        46.676105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       118.652608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.111305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         5.175005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         9.807613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        16.934907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         5.749772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         6.516070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   393.343787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   257.758523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    47.470289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    90.341077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   449.883792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   691.525005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.455557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.011396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.028968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.096031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.062929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.022056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.109835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.168829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978249                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2932                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    440063                       # Number of tag accesses
system.l2.tags.data_accesses                   440063                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12256                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5430                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          572                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   820                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3702                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4140                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          455                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1208                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          692                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2970                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8662                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          455                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1208                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          692                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          782                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2555                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2970                       # number of overall hits
system.l2.overall_hits::total                    8662                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8746                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2027                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4320                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5878                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2027                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          577                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1368                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9754                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18944                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2027                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3502                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          577                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1368                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9754                       # number of overall misses
system.l2.overall_misses::total                 18944                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4710                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27606                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4710                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27606                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.782609                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.921769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.863422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.916752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.914280                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.816680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.454689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.401779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.538519                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.605204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.540648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.590296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586744                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.816680                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.743524                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.454689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.636279                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.401779                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.766583                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.686228                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.816680                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.743524                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.454689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.636279                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.401779                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.766583                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.686228                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9549                       # number of writebacks
system.l2.writebacks::total                      9549                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10198                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9549                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7781                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              128                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8782                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8744                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10198                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1823424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1823504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1823504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36506                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36506    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36506                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33926                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28434                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62360                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165888                       # Number of instructions committed
system.switch_cpus0.committedOps               165888                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160081                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17158                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160081                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220709                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112845                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62624                       # number of memory refs
system.switch_cpus0.num_load_insts              34130                       # Number of load instructions
system.switch_cpus0.num_store_insts             28494                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230958.708080                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70660.291920                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234270                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765730                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22555                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95849     57.74%     59.47% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35090     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28774     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166000                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522803251                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655288480.413469                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867514770.586531                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191809                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808191                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522803137                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520449174.971617                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353962.028383                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523210330                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644087465.732502                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879122864.267498                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636522                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363478                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5221                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3731                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1490                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18549                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5879                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       521936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       205592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1344992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2933776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20836                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            77083                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.313869                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.750602                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62519     81.11%     81.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8452     10.96%     92.07% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2860      3.71%     95.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2986      3.87%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    266      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77083                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042209                       # Number of seconds simulated
sim_ticks                                 42209467500                       # Number of ticks simulated
final_tick                               2304171168500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2504163                       # Simulator instruction rate (inst/s)
host_op_rate                                  2504162                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              521142252                       # Simulator tick rate (ticks/s)
host_mem_usage                                 771020                       # Number of bytes of host memory used
host_seconds                                    80.99                       # Real time elapsed on the host
sim_insts                                   202822398                       # Number of instructions simulated
sim_ops                                     202822398                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        23680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        21888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       135744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       241856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2334080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    139420928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        31488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142241408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        23680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       135744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2334080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2516800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    117777728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       117777728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        36470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2178452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2222522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1840277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1840277                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       561012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       518557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3215961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      5729899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     55297547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   3303072421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       551914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       745994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          200145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3369893449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       561012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3215961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     55297547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       551914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         59626433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2790315419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2790315419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2790315419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       561012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       518557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3215961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      5729899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     55297547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   3303072421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       551914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       745994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         200145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6160208868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1533                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     472     32.66%     32.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      4.98%     37.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     43      2.98%     40.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     40.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    857     59.31%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1445                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      472     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      6.79%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      43      4.06%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     472     44.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1060                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             42342842000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2107000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               65853000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         42416366500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.550758                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.733564                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1215     85.74%     85.74% # number of callpals executed
system.cpu0.kern.callpal::rdps                     88      6.21%     91.95% # number of callpals executed
system.cpu0.kern.callpal::rti                     114      8.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1417                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              116                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              421                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          470.286988                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              19551                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              421                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.439430                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   470.286988                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.918529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.918529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           127307                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          127307                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        39321                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          39321                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        21807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         21807                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          758                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          648                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          648                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        61128                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           61128                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        61128                       # number of overall hits
system.cpu0.dcache.overall_hits::total          61128                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          471                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          247                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          247                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           38                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           74                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          718                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           718                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          718                       # number of overall misses
system.cpu0.dcache.overall_misses::total          718                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        39792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        39792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        22054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        22054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61846                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.011837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011837                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011200                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011200                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.047739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.102493                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.102493                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011609                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011609                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011609                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011609                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu0.dcache.writebacks::total              186                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              749                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              89184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              749                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           119.070761                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           390323                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          390323                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       194038                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         194038                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       194038                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          194038                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       194038                       # number of overall hits
system.cpu0.icache.overall_hits::total         194038                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          749                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          749                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          749                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           749                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          749                       # number of overall misses
system.cpu0.icache.overall_misses::total          749                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       194787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       194787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       194787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       194787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       194787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       194787                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003845                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003845                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003845                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          749                       # number of writebacks
system.cpu0.icache.writebacks::total              749                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1483                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     373     34.19%     34.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     43      3.94%     38.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.09%     38.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    674     61.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1091                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      373     47.28%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      43      5.45%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.13%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     372     47.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  789                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             41712439000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2107000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               35396000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         41750106500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.551929                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.723190                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.21%      1.29% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.17%      1.46% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  983     84.67%     86.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                     86      7.41%     93.54% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     93.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      64      5.51%     99.14% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.78%     99.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.09%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1161                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 45                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.022222                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.424242                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65262000     45.04%     45.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            79634500     54.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5501                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.863043                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             102640                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5501                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.658426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.863043                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.956764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           265301                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          265301                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        72633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          72633                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        49967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         49967                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          667                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          667                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       122600                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          122600                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       122600                       # number of overall hits
system.cpu1.dcache.overall_hits::total         122600                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3401                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2258                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           40                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5659                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5659                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5659                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5659                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        76034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        76034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        52225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        52225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       128259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       128259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       128259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       128259                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.044730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044730                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.043236                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043236                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.140464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.140464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.044122                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044122                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.044122                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044122                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3271                       # number of writebacks
system.cpu1.dcache.writebacks::total             3271                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3149                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999647                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             498993                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3149                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           158.460781                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.001847                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.997800                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           728029                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          728029                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       359288                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         359288                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       359288                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          359288                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       359288                       # number of overall hits
system.cpu1.icache.overall_hits::total         359288                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3151                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3151                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3151                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3151                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3151                       # number of overall misses
system.cpu1.icache.overall_misses::total         3151                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       362439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       362439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       362439                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       362439                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       362439                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       362439                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008694                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008694                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008694                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3149                       # number of writebacks
system.cpu1.icache.writebacks::total             3149                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     361                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     77532                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   25046     47.89%     47.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.23%     48.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     43      0.08%     48.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  27095     51.80%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               52304                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    23753     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.25%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      43      0.09%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   23752     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                47668                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             38881420500     91.67%     91.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8508500      0.02%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2107000      0.00%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3524263500      8.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         42416411500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.948375                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.876619                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.911364                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.82%      8.82% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.82%     17.65% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.94%     20.59% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.76%     32.35% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.94%     35.29% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.94%     38.24% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.94%     41.18% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.94%     44.12% # number of syscalls executed
system.cpu2.kern.syscall::71                       15     44.12%     88.24% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      2.94%     91.18% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.94%     94.12% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.94%     97.06% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.94%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    34                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  136      0.26%      0.26% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.27% # number of callpals executed
system.cpu2.kern.callpal::swpipl                44291     83.39%     83.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                    720      1.36%     85.02% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     85.02% # number of callpals executed
system.cpu2.kern.callpal::rti                    7850     14.78%     99.80% # number of callpals executed
system.cpu2.kern.callpal::callsys                  49      0.09%     99.89% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.90% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 53      0.10%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 53112                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7985                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6418                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               6417                      
system.cpu2.kern.mode_good::user                 6418                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.803632                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.891134                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20434531000     47.31%     47.31% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         22760458000     52.69%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     136                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2398256                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.345681                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           29129066                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2398256                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.145937                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.838386                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.507295                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.001637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997085                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         65727692                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        65727692                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7624965                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7624965                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     21456434                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      21456434                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        86664                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        86664                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        97464                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        97464                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     29081399                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        29081399                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     29081399                       # number of overall hits
system.cpu2.dcache.overall_hits::total       29081399                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       658630                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       658630                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1729364                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1729364                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        10881                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        10881                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           71                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2387994                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2387994                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2387994                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2387994                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8283595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8283595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     23185798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23185798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        97545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        97545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        97535                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        97535                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     31469393                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31469393                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     31469393                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31469393                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.079510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.079510                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.074587                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074587                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.111549                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.111549                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.075883                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.075883                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.075883                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.075883                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1797763                       # number of writebacks
system.cpu2.dcache.writebacks::total          1797763                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           195414                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           69432487                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           195414                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           355.309686                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.573692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.426308                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003074                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.996926                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        167294194                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       167294194                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     83353976                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       83353976                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     83353976                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        83353976                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     83353976                       # number of overall hits
system.cpu2.icache.overall_hits::total       83353976                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       195414                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       195414                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       195414                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        195414                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       195414                       # number of overall misses
system.cpu2.icache.overall_misses::total       195414                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     83549390                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     83549390                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     83549390                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     83549390                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     83549390                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     83549390                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002339                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002339                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002339                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002339                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002339                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002339                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       195414                       # number of writebacks
system.cpu2.icache.writebacks::total           195414                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       933                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     249     29.68%     29.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     43      5.13%     34.80% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.36%     35.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    544     64.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 839                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      249     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      43      7.92%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.55%     54.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     248     45.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  543                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             41927014500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2107000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               27271500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         41956744500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.455882                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.647199                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  749     84.54%     84.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                     89     10.05%     94.92% # number of callpals executed
system.cpu3.kern.callpal::rti                      45      5.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   886                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              804                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          442.810515                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4933                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              804                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.135572                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   442.810515                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.864864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            64798                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           64798                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        18738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          18738                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        11529                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11529                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          162                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        30267                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           30267                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        30267                       # number of overall hits
system.cpu3.dcache.overall_hits::total          30267                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          832                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          832                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          332                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           35                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           36                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1164                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1164                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1164                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1164                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        19570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        19570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        11861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        11861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        31431                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        31431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        31431                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        31431                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.042514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.042514                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.027991                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.027991                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.169082                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.169082                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.181818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.181818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.037034                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037034                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.037034                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037034                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          345                       # number of writebacks
system.cpu3.dcache.writebacks::total              345                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1356                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              69886                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            51.538348                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           189312                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          189312                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        92622                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          92622                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        92622                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           92622                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        92622                       # number of overall hits
system.cpu3.icache.overall_hits::total          92622                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1356                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1356                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1356                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1356                       # number of overall misses
system.cpu3.icache.overall_misses::total         1356                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        93978                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        93978                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        93978                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        93978                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        93978                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        93978                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014429                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014429                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014429                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1356                       # number of writebacks
system.cpu3.icache.writebacks::total             1356                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2025                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2025                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179935                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179935                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11366854                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               177782                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177782                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600038                       # Number of tag accesses
system.iocache.tags.data_accesses             1600038                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          374                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              374                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          374                       # number of demand (read+write) misses
system.iocache.demand_misses::total               374                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          374                       # number of overall misses
system.iocache.overall_misses::total              374                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          374                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            374                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          374                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             374                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          374                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            374                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2251207                       # number of replacements
system.l2.tags.tagsinuse                  3971.040206                       # Cycle average of tags in use
system.l2.tags.total_refs                      884756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2251207                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.393014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2885.799870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.033337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.101354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.013505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.028408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.219981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.136418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.018022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.059421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     1.086669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.267038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     8.040446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     6.258709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   118.008125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   947.513629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     1.780858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.674417                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.704541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.028811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.231327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4058                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1798                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44631499                       # Number of tag accesses
system.l2.tags.data_accesses                 44631499                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1801565                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1801565                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       132495                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           132495                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        83869                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 84059                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       158944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             161345                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           92                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       135354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            137070                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           94                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1030                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       158944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       219223                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          392                       # number of demand (read+write) hits
system.l2.demand_hits::total                   382474                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          379                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           94                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1030                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1420                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       158944                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       219223                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          992                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          392                       # number of overall hits
system.l2.overall_hits::total                  382474                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          162                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                266                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              112                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1645319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1647561                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        36470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39325                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       533185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          535559                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          370                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        36470                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2178504                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          493                       # number of demand (read+write) misses
system.l2.demand_misses::total                2222445                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          370                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          342                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2121                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3781                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        36470                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2178504                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          364                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          493                       # number of overall misses
system.l2.overall_misses::total               2222445                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1801565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1801565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       132495                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       132495                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              283                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1729188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1731620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       195414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         200670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       668539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          749                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5201                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       195414                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2397727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          885                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2604919                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          749                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5201                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       195414                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2397727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          885                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2604919                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.702703                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.939929                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.982759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.884615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.966102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.923364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.951498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.896996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.951456                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.493992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.673120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.186629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.268437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.195969                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.755968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.589677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.797538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.435583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.796218                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.493992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.784404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.673120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.726976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.186629                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.908570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.268437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.557062                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.853172                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.493992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.784404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.673120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.726976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.186629                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.908570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.268437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.557062                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.853172                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1662869                       # number of writebacks
system.l2.writebacks::total                   1662869                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1651                       # Transaction distribution
system.membus.trans_dist::ReadResp             576909                       # Transaction distribution
system.membus.trans_dist::WriteReq               2527                       # Transaction distribution
system.membus.trans_dist::WriteResp              2527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1840277                       # Transaction distribution
system.membus.trans_dist::CleanEvict           536063                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              486                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            217                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             417                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1647639                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1647522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        575258                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       533144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       533144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6644809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6653165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7186309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11378048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11378048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    248657600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    248667350                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               260045398                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4781744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4781744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4781744                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               40874                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              23180                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               64054                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              21845                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          21845                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                84832857                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             194787                       # Number of instructions committed
system.switch_cpus0.committedOps               194787                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       186941                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              13275                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        13283                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              186941                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       246410                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       145997                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                64242                       # number of memory refs
system.switch_cpus0.num_load_insts              41018                       # Number of load instructions
system.switch_cpus0.num_store_insts             23224                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      84637162.150954                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      195694.849046                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002307                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997693                       # Percentage of idle cycles
system.switch_cpus0.Branches                    29724                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          849      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           120197     61.71%     62.14% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             425      0.22%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           43184     22.17%     84.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          23310     11.97%     96.50% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6822      3.50%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            194787                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               76680                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              53022                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              129702                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             172757                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         172878                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                83499810                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             362282                       # Number of instructions committed
system.switch_cpus1.committedOps               362282                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       349887                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10533                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        36387                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              349887                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads       479138                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       256392                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               130076                       # number of memory refs
system.switch_cpus1.num_load_insts              76939                       # Number of load instructions
system.switch_cpus1.num_store_insts             53137                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      83141240.952413                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      358569.047587                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.004294                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.995706                       # Percentage of idle cycles
system.switch_cpus1.Branches                    50663                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5808      1.60%      1.60% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           217271     59.95%     61.55% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             427      0.12%     61.67% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           78242     21.59%     83.27% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          53418     14.74%     98.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          7224      1.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            362439                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             8380244                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6181                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3593526                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           23292819                       # DTB write hits
system.switch_cpus2.dtb.write_misses            17749                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13387219                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            31673063                       # DTB hits
system.switch_cpus2.dtb.data_misses             23930                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        16980745                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           46327992                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       46328298                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                84833195                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           83525439                       # Number of instructions committed
system.switch_cpus2.committedOps             83525439                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     76132214                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          5601                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             753246                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      6665416                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            76132214                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 5601                       # number of float instructions
system.switch_cpus2.num_int_register_reads    111431953                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     44637063                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1298                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1318                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             31699584                       # number of memory refs
system.switch_cpus2.num_load_insts            8388550                       # Number of load instructions
system.switch_cpus2.num_store_insts          23311034                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      873864.887183                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      83959330.112817                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989699                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010301                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7598158                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      7020493      8.40%      8.40% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         44110352     52.80%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           59587      0.07%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3254      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             50      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8516724     10.19%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23321689     27.91%     99.38% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        517221      0.62%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          83549390                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               19764                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              12113                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               31877                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              10816                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          10816                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                83913537                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              93976                       # Number of instructions committed
system.switch_cpus3.committedOps                93976                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        90202                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               3862                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         7376                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               90202                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       123745                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        69692                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                31950                       # number of memory refs
system.switch_cpus3.num_load_insts              19783                       # Number of load instructions
system.switch_cpus3.num_store_insts             12167                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      83820169.338702                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      93367.661298                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001113                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998887                       # Percentage of idle cycles
system.switch_cpus3.Branches                    12998                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          616      0.66%      0.66% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            56873     60.52%     61.17% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             305      0.32%     61.50% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           20189     21.48%     82.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          12173     12.95%     95.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          3811      4.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             93978                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5213139                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2548649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       188737                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         270473                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       251678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        18795                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1651                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            876718                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2527                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1801565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       132495                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          541654                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             464                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1731737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1731737                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        200670                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       674397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       520185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7142158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7699048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        67072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        51038                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       338688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       573416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     20785344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    268583508                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       131456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        94524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              290625046                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2606771                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7824088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.097973                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418269                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7291820     93.20%     93.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 397620      5.08%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39786      0.51%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  90091      1.15%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4771      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7824088                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.520556                       # Number of seconds simulated
sim_ticks                                520555954500                       # Number of ticks simulated
final_tick                               2824727123000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1761161                       # Simulator instruction rate (inst/s)
host_op_rate                                  1761161                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              270751324                       # Simulator tick rate (ticks/s)
host_mem_usage                                 772044                       # Number of bytes of host memory used
host_seconds                                  1922.64                       # Real time elapsed on the host
sim_insts                                  3386070078                       # Number of instructions simulated
sim_ops                                    3386070078                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     14761856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    126692160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     11629184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    119023680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     11130304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     95241536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      7775424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     52664832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          438918976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     14761856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     11629184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     11130304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      7775424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      45296768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    305246592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       305246592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       230654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1979565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       181706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1859745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       173911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1488149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       121491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       822888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6858109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4769478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4769478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     28357866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    243378563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     22339931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    228647236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     21381571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    182961188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     14936769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    101170357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843173481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     28357866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     22339931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     21381571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     14936769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87016137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       586385747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            586385747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       586385747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     28357866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    243378563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     22339931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    228647236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     21381571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    182961188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     14936769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    101170357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1429559227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      75                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    142485                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   17832     41.09%     41.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.05%     41.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    533      1.23%     42.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1408      3.24%     45.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  23605     54.39%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               43398                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    17832     47.48%     47.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.05%     47.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     533      1.42%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1408      3.75%     52.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   17763     47.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                37556                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            518793573000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               26117000      0.01%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              263052500      0.05%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1444943500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        520529186000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.752510                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.865386                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      0.29%      0.29% # number of syscalls executed
system.cpu0.kern.syscall::17                       17      2.45%      2.74% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      0.29%      3.03% # number of syscalls executed
system.cpu0.kern.syscall::73                        3      0.43%      3.46% # number of syscalls executed
system.cpu0.kern.syscall::74                       70     10.09%     13.54% # number of syscalls executed
system.cpu0.kern.syscall::75                      600     86.46%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   694                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 2084      3.67%      3.67% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2179      3.83%      7.50% # number of callpals executed
system.cpu0.kern.callpal::tbi                      16      0.03%      7.53% # number of callpals executed
system.cpu0.kern.callpal::swpipl                34951     61.51%     69.04% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1749      3.08%     72.12% # number of callpals executed
system.cpu0.kern.callpal::rti                    6493     11.43%     83.55% # number of callpals executed
system.cpu0.kern.callpal::callsys                 792      1.39%     84.94% # number of callpals executed
system.cpu0.kern.callpal::imb                      16      0.03%     84.97% # number of callpals executed
system.cpu0.kern.callpal::rdunique               8539     15.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 56819                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             8670                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               6380                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               6380                      
system.cpu0.kern.mode_good::user                 6380                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.735871                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.847841                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       62882757000     11.17%     11.17% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        500083341000     88.83%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2179                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          6088672                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.214394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          301482249                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6088672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.515272                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.214394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        621274264                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       621274264                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    214031582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      214031582                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     87216865                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      87216865                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        71601                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71601                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        77395                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        77395                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    301248447                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       301248447                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    301248447                       # number of overall hits
system.cpu0.dcache.overall_hits::total      301248447                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4605852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4605852                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1542358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1542358                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        15146                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15146                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         9168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         9168                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6148210                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6148210                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6148210                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6148210                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    218637434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    218637434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     88759223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     88759223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        86747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        86747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        86563                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        86563                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    307396657                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    307396657                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    307396657                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    307396657                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021066                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021066                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.017377                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017377                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.174600                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.174600                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.105911                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.105911                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020001                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020001                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020001                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020001                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      5209640                       # number of writebacks
system.cpu0.dcache.writebacks::total          5209640                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           548126                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          987083336                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           548126                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1800.832903                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2030454768                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2030454768                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1014405195                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1014405195                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1014405195                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1014405195                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1014405195                       # number of overall hits
system.cpu0.icache.overall_hits::total     1014405195                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       548126                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       548126                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       548126                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        548126                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       548126                       # number of overall misses
system.cpu0.icache.overall_misses::total       548126                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1014953321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1014953321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1014953321                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1014953321                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1014953321                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1014953321                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000540                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000540                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000540                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000540                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000540                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000540                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       548126                       # number of writebacks
system.cpu0.icache.writebacks::total           548126                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     314                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    116312                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   12536     39.63%     39.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    533      1.69%     41.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1655      5.23%     46.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  16907     53.45%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               31631                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    12536     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     533      1.97%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1655      6.13%     54.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   12280     45.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                27004                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            519672454000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               26117000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              314298000      0.06%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              969776000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        520982645000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.726326                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.853719                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2      0.46%      0.46% # number of syscalls executed
system.cpu1.kern.syscall::17                       14      3.19%      3.64% # number of syscalls executed
system.cpu1.kern.syscall::74                       76     17.31%     20.96% # number of syscalls executed
system.cpu1.kern.syscall::75                      347     79.04%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   439                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1303      3.04%      3.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2141      4.99%      8.03% # number of callpals executed
system.cpu1.kern.callpal::tbi                      16      0.04%      8.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl                24385     56.89%     64.96% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1499      3.50%     68.46% # number of callpals executed
system.cpu1.kern.callpal::rti                    5067     11.82%     80.28% # number of callpals executed
system.cpu1.kern.callpal::callsys                 518      1.21%     81.49% # number of callpals executed
system.cpu1.kern.callpal::imb                      16      0.04%     81.52% # number of callpals executed
system.cpu1.kern.callpal::rdunique               7920     18.48%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 42865                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             6632                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4736                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                576                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4772                      
system.cpu1.kern.mode_good::user                 4736                      
system.cpu1.kern.mode_good::idle                   36                      
system.cpu1.kern.mode_switch_good::kernel     0.719542                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.062500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.799062                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4792414500      0.85%      0.85% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        453553131500     80.88%     81.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        102438248500     18.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2141                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5436468                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.015824                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          277373608                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5436468                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.020922                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   506.015824                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.988312                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988312                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        571430580                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       571430580                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    197116041                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      197116041                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     80223643                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      80223643                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        55153                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        55153                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        58665                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        58665                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    277339684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       277339684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    277339684                       # number of overall hits
system.cpu1.dcache.overall_hits::total      277339684                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      4122066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4122066                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1376537                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1376537                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        11652                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11652                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         7960                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7960                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5498603                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5498603                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5498603                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5498603                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    201238107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    201238107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     81600180                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     81600180                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        66805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        66805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        66625                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        66625                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    282838287                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    282838287                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    282838287                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    282838287                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.020484                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020484                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.016869                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016869                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.174418                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.174418                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.119475                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.119475                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.019441                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019441                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.019441                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019441                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      4685767                       # number of writebacks
system.cpu1.dcache.writebacks::total          4685767                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           441670                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          879440503                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           441670                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1991.171017                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1834285576                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1834285576                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    916480283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      916480283                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    916480283                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       916480283                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    916480283                       # number of overall hits
system.cpu1.icache.overall_hits::total      916480283                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       441670                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       441670                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       441670                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        441670                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       441670                       # number of overall misses
system.cpu1.icache.overall_misses::total       441670                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    916921953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    916921953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    916921953                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    916921953                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    916921953                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    916921953                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000482                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000482                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000482                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000482                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000482                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000482                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       441670                       # number of writebacks
system.cpu1.icache.writebacks::total           441670                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1241                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     98490                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   15194     41.60%     41.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    533      1.46%     43.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1831      5.01%     48.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  18969     51.93%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               36527                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    15194     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     533      1.66%     49.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1831      5.71%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   14519     45.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                32077                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            519182738500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               26117000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              309950000      0.06%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1037023500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        520555829000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.765407                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.878172                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         3      0.51%      0.51% # number of syscalls executed
system.cpu2.kern.syscall::71                       12      2.04%      2.56% # number of syscalls executed
system.cpu2.kern.syscall::73                        7      1.19%      3.75% # number of syscalls executed
system.cpu2.kern.syscall::74                       62     10.56%     14.31% # number of syscalls executed
system.cpu2.kern.syscall::75                      503     85.69%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   587                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1737      3.75%      3.75% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 2095      4.52%      8.28% # number of callpals executed
system.cpu2.kern.callpal::tbi                      16      0.03%      8.31% # number of callpals executed
system.cpu2.kern.callpal::swpipl                29105     62.86%     71.17% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1642      3.55%     74.72% # number of callpals executed
system.cpu2.kern.callpal::rti                    5411     11.69%     86.41% # number of callpals executed
system.cpu2.kern.callpal::callsys                 640      1.38%     87.79% # number of callpals executed
system.cpu2.kern.callpal::imb                      16      0.03%     87.82% # number of callpals executed
system.cpu2.kern.callpal::rdunique               5637     12.18%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 46299                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7506                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               4158                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               4158                      
system.cpu2.kern.mode_good::user                 4158                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.553957                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.712963                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      217421506500     41.77%     41.77% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        303134322500     58.23%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    2095                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          3884586                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          469.148732                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          194144887                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3884586                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            49.978270                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   469.148732                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.916306                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.916306                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        399748564                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       399748564                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    136109395                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      136109395                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     57779903                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      57779903                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        51263                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51263                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        56293                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        56293                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    193889298                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       193889298                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    193889298                       # number of overall hits
system.cpu2.dcache.overall_hits::total      193889298                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2847826                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2847826                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1054177                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1054177                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        13066                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        13066                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         7877                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7877                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3902003                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3902003                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3902003                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3902003                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    138957221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    138957221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     58834080                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     58834080                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        64329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        64329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        64170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        64170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    197791301                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    197791301                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    197791301                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    197791301                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.020494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020494                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.017918                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017918                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.203112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.203112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.122752                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.122752                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.019728                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019728                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.019728                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019728                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3363924                       # number of writebacks
system.cpu2.dcache.writebacks::total          3363924                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           381685                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          610872416                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           381685                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1600.462203                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1235982077                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1235982077                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    617418511                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      617418511                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    617418511                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       617418511                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    617418511                       # number of overall hits
system.cpu2.icache.overall_hits::total      617418511                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       381685                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       381685                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       381685                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        381685                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       381685                       # number of overall misses
system.cpu2.icache.overall_misses::total       381685                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    617800196                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    617800196                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    617800196                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    617800196                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    617800196                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    617800196                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000618                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000618                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000618                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000618                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000618                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000618                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       381685                       # number of writebacks
system.cpu2.icache.writebacks::total           381685                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     908                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    125264                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   13446     35.78%     35.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    533      1.42%     37.19% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   3373      8.97%     46.17% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  20232     53.83%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               37584                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    13446     42.36%     42.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     533      1.68%     44.04% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    3373     10.63%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   14387     45.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                31739                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            519002898000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               26117000      0.01%     99.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              386012000      0.07%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1567748000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        520982775000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.711101                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.844482                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         5      1.32%      1.32% # number of syscalls executed
system.cpu3.kern.syscall::17                       20      5.28%      6.60% # number of syscalls executed
system.cpu3.kern.syscall::71                        1      0.26%      6.86% # number of syscalls executed
system.cpu3.kern.syscall::73                        5      1.32%      8.18% # number of syscalls executed
system.cpu3.kern.syscall::74                      348     91.82%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   379                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1115      1.55%      1.55% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 3009      4.18%      5.73% # number of callpals executed
system.cpu3.kern.callpal::tbi                      16      0.02%      5.75% # number of callpals executed
system.cpu3.kern.callpal::swpipl                30645     42.56%     48.31% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1429      1.98%     50.30% # number of callpals executed
system.cpu3.kern.callpal::rti                    4692      6.52%     56.81% # number of callpals executed
system.cpu3.kern.callpal::callsys                1750      2.43%     59.25% # number of callpals executed
system.cpu3.kern.callpal::imb                      16      0.02%     59.27% # number of callpals executed
system.cpu3.kern.callpal::rdunique              29327     40.73%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 71999                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             7701                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               3762                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               3762                      
system.cpu3.kern.mode_good::user                 3762                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.488508                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.656373                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       59913376000     16.07%     16.07% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        312948824000     83.93%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    3009                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1074506                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.731001                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           91720618                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1074506                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            85.360731                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.731001                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.985803                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.985803                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        187117485                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       187117485                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     74413010                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       74413010                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     17303639                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17303639                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        83773                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        83773                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        89094                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        89094                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     91716649                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        91716649                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     91716649                       # number of overall hits
system.cpu3.dcache.overall_hits::total       91716649                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       656848                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       656848                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       439841                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       439841                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        14477                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14477                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         8670                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         8670                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1096689                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1096689                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1096689                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1096689                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     75069858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     75069858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     17743480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17743480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        98250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        98250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        97764                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        97764                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     92813338                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     92813338                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     92813338                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     92813338                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008750                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008750                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.024789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.024789                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.147349                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.147349                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.088683                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.088683                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011816                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011816                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011816                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011816                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       575183                       # number of writebacks
system.cpu3.dcache.writebacks::total           575183                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           310708                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          602514431                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           310708                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1939.166133                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1267857780                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1267857780                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    633462828                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      633462828                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    633462828                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       633462828                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    633462828                       # number of overall hits
system.cpu3.icache.overall_hits::total      633462828                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       310708                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       310708                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       310708                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        310708                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       310708                       # number of overall misses
system.cpu3.icache.overall_misses::total       310708                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    633773536                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    633773536                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    633773536                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    633773536                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    633773536                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    633773536                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000490                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000490                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000490                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000490                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000490                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000490                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       310708                       # number of writebacks
system.cpu3.icache.writebacks::total           310708                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  122                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 122                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14693                       # Transaction distribution
system.iobus.trans_dist::WriteResp              14693                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        29260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        29630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   29630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       117040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       117365                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   117365                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8608003                       # number of replacements
system.l2.tags.tagsinuse                  4001.349301                       # Cycle average of tags in use
system.l2.tags.total_refs                    21419513                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8608003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.488325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2241.055144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   116.042282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   518.412399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    81.524615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   435.095187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    55.593381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   294.995928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    63.129274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   195.501092                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.547133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.028331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.126566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.019903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.106224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.013573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.072020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.047730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976892                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          831                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996582                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 294057692                       # Number of tag accesses
system.l2.tags.data_accesses                294057692                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     13834514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13834514                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       746369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           746369                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          153                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          359                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1834                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          610                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          138                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          195                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1040                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       711292                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       627503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       457301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        65496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1861592                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       317472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       259964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       207774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       189217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             974427                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3394836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2946918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1940235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       188387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8470376                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       317472                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      4106128                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       259964                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3574421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       207774                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2397536                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       189217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       253883                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11306395                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       317472                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      4106128                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       259964                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3574421                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       207774                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2397536                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       189217                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       253883                       # number of overall hits
system.l2.overall_hits::total                11306395                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data        20061                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data        12616                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         3900                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         8741                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              45318                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         2142                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         2098                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2064                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         1982                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8286                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       791482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       718707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       588441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       359688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2458318                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       230654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       181706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       173911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       121491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           707762                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1188112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1141070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       899725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       463231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3692138                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       230654                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1979594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       181706                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1859777                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       173911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1488166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       121491                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       822919                       # number of demand (read+write) misses
system.l2.demand_misses::total                6858218                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       230654                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1979594                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       181706                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1859777                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       173911                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1488166                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       121491                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       822919                       # number of overall misses
system.l2.overall_misses::total               6858218                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     13834514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13834514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       746369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       746369                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        21180                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data        12819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         4053                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         9100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47152                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         2752                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         2236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         2177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9326                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1502774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1346210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1045742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       425184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4319910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       548126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       441670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       381685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       310708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1682189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      4582948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      4087988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2839960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       651618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12162514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       548126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      6085722                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       441670                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5434198                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       381685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3885702                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       310708                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1076802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18164613                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       548126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      6085722                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       441670                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5434198                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       381685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3885702                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       310708                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1076802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18164613                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.947167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.984164                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.962250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.960549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.961105                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.778343                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.938283                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.955113                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.910427                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888484                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.526681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.533874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.562702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.845958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569067                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.420805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.411407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.455640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.391013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.420739                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.259246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.279128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.316809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.710893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303567                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.420805                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.325285                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.411407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.342236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.455640                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.382985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.391013                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.764225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.377559                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.420805                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.325285                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.411407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.342236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.455640                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.382985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.391013                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.764225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.377559                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              4769478                       # number of writebacks
system.l2.writebacks::total                   4769478                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp            4400022                       # Transaction distribution
system.membus.trans_dist::WriteReq              14693                       # Transaction distribution
system.membus.trans_dist::WriteResp             14693                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4769478                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1606789                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            68900                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          32635                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           53713                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2480587                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2458209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4399900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        29630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20270111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20299741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20299741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       117365                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    744165568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    744282933                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               744282933                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13373104                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                13373104    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            13373104                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           218688059                       # DTB read hits
system.switch_cpus0.dtb.read_misses             52560                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       216833573                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           88845898                       # DTB write hits
system.switch_cpus0.dtb.write_misses            13381                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       83919240                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           307533957                       # DTB hits
system.switch_cpus0.dtb.data_misses             65941                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       300752813                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1000918725                       # ITB hits
system.switch_cpus0.itb.fetch_misses            17771                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1000936496                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1041058429                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1014887380                       # Number of instructions committed
system.switch_cpus0.committedOps           1014887380                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    934215014                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        376444                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             940902                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     74578556                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           934215014                       # number of integer instructions
system.switch_cpus0.num_fp_insts               376444                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1380774558                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    767999521                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        45703                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        45819                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            307646697                       # number of memory refs
system.switch_cpus0.num_load_insts          218776863                       # Number of load instructions
system.switch_cpus0.num_store_insts          88869834                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      26139548.192557                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1014918880.807443                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.974891                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.025109                       # Percentage of idle cycles
system.switch_cpus0.Branches                 80998447                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     74905862      7.38%      7.38% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        630355391     62.11%     69.49% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          494888      0.05%     69.54% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     69.54% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         325749      0.03%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          12199      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           3918      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       218958141     21.57%     91.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       88877546      8.76%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1019627      0.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1014953321                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           201271057                       # DTB read hits
system.switch_cpus1.dtb.read_misses             45634                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       200014649                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           81665532                       # DTB write hits
system.switch_cpus1.dtb.write_misses            10145                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       78481895                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           282936589                       # DTB hits
system.switch_cpus1.dtb.data_misses             55779                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       278496544                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          907700875                       # ITB hits
system.switch_cpus1.itb.fetch_misses            15489                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      907716364                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1041965604                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          916866174                       # Number of instructions committed
system.switch_cpus1.committedOps            916866174                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    844010035                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        369513                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             810336                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     66667669                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           844010035                       # number of integer instructions
system.switch_cpus1.num_fp_insts               369513                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1244758507                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    693191581                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads        48236                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        48346                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            283036128                       # number of memory refs
system.switch_cpus1.num_load_insts          201350546                       # Number of load instructions
system.switch_cpus1.num_store_insts          81685582                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      124276602.322554                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      917689001.677446                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.880729                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.119271                       # Percentage of idle cycles
system.switch_cpus1.Branches                 72268664                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     67847945      7.40%      7.40% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        564246928     61.54%     68.94% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          477824      0.05%     68.99% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     68.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         317469      0.03%     69.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          13406      0.00%     69.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           4082      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     69.03% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       201479346     21.97%     91.00% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       81689769      8.91%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        845184      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         916921953                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           138995676                       # DTB read hits
system.switch_cpus2.dtb.read_misses             29130                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       137511189                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           58897438                       # DTB write hits
system.switch_cpus2.dtb.write_misses             9340                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       55197943                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           197893114                       # DTB hits
system.switch_cpus2.dtb.data_misses             38470                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       192709132                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          606931040                       # ITB hits
system.switch_cpus2.itb.fetch_misses            11710                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      606942750                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1041113150                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          617761726                       # Number of instructions committed
system.switch_cpus2.committedOps            617761726                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    568775694                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        296104                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             699727                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     44360165                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           568775694                       # number of integer instructions
system.switch_cpus2.num_fp_insts               296104                       # number of float instructions
system.switch_cpus2.num_int_register_reads    836351384                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    463865473                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        48885                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        48952                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            197967491                       # number of memory refs
system.switch_cpus2.num_load_insts          139050680                       # Number of load instructions
system.switch_cpus2.num_store_insts          58916811                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      423301748.572076                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      617811401.427924                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.593414                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.406586                       # Percentage of idle cycles
system.switch_cpus2.Branches                 47990559                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     45816220      7.42%      7.42% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        372557937     60.30%     67.72% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          373959      0.06%     67.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         244819      0.04%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          14045      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           4267      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       139197505     22.53%     90.35% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       58922424      9.54%     99.89% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        669020      0.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         617800196                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            75108672                       # DTB read hits
system.switch_cpus3.dtb.read_misses             34195                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        73728956                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           17836961                       # DTB write hits
system.switch_cpus3.dtb.write_misses             6941                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       16290705                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            92945633                       # DTB hits
system.switch_cpus3.dtb.data_misses             41136                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        90019661                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          626551868                       # ITB hits
system.switch_cpus3.itb.fetch_misses             9882                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      626561750                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1041966458                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          633732400                       # Number of instructions committed
system.switch_cpus3.committedOps            633732400                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    618171662                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        201253                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             535698                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     25750233                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           618171662                       # number of integer instructions
system.switch_cpus3.num_fp_insts               201253                       # number of float instructions
system.switch_cpus3.num_int_register_reads    949541244                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    574124808                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       120533                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       121472                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             93058594                       # number of memory refs
system.switch_cpus3.num_load_insts           75202303                       # Number of load instructions
system.switch_cpus3.num_store_insts          17856291                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      407663736.671912                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      634302721.328088                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.608755                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.391245                       # Percentage of idle cycles
system.switch_cpus3.Branches                 26781373                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     14769363      2.33%      2.33% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        524947847     82.83%     85.16% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           28527      0.00%     85.16% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     85.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd          49328      0.01%     85.17% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     85.17% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          26441      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv           8795      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     85.18% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        75360462     11.89%     97.07% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       17861190      2.82%     99.89% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        721583      0.11%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         633773536                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     36582131                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17693357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1971754                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        2930741                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      2505263                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       425478                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                122                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          13969244                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             14693                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            14693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13834514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       746369                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2337739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           70625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         33675                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         104300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4342288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4342288                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1682189                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12286933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1328784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18331245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1057183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16383659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       926836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     11672859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       797944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3281162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53779672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     49962112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    726046709                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     39392832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    651094288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     34889664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    465494816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     31183104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    107160592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2105224117                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8608003                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         45204949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176443                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.527307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39527561     87.44%     87.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4020021      8.89%     96.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1076265      2.38%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 520871      1.15%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  60221      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45204949                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028055                       # Number of seconds simulated
sim_ticks                                 28055019000                       # Number of ticks simulated
final_tick                               2852782142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              128853938                       # Simulator instruction rate (inst/s)
host_op_rate                                128853882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1050128697                       # Simulator tick rate (ticks/s)
host_mem_usage                                 772044                       # Number of bytes of host memory used
host_seconds                                    26.72                       # Real time elapsed on the host
sim_insts                                  3442432106                       # Number of instructions simulated
sim_ops                                    3442432106                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       130880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       623040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       924160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     24403200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        40960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        91392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26221248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       130880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       924160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1098944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12691584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12691584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        14440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       381300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              409707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        198306                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198306                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4665119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     22207791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       104937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       166530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     32940986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    869833665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1459988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      3257599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             934636615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4665119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       104937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     32940986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1459988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39171030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       452381943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            452381943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       452381943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4665119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     22207791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       104937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       166530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     32940986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    869833665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1459988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      3257599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1387018558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      32                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2433                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     646     38.85%     38.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      5.53%     44.38% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     29      1.74%     46.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     46.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    895     53.82%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1663                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      644     45.71%     45.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      6.53%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      29      2.06%     54.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.07%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     643     45.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1409                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             27999480000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.02%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1421000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               73717000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         28081630000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996904                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.718436                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.847264                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.18%      0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      3.16%      3.34% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1320     78.71%     82.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                     62      3.70%     85.75% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.06%     85.81% # number of callpals executed
system.cpu0.kern.callpal::rti                     221     13.18%     98.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.89%     99.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.12%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1677                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              273                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.351648                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.521622                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       28009199500     99.73%     99.73% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.27%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12708                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          489.522369                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             227256                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13220                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.190318                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   489.522369                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.956098                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.956098                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          449                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           471349                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          471349                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       111975                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         111975                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       100334                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        100334                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1948                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1948                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1940                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1940                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       212309                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          212309                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       212309                       # number of overall hits
system.cpu0.dcache.overall_hits::total         212309                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5811                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7027                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          156                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           63                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12838                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12838                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12838                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12838                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       117786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       117786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       107361                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       107361                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2003                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2003                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       225147                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       225147                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       225147                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       225147                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.049335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049335                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.065452                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065452                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.074144                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074144                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.031453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.031453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.057021                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057021                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.057021                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057021                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8286                       # number of writebacks
system.cpu0.dcache.writebacks::total             8286                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4754                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           28106427                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5266                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5337.338967                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1265456                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1265456                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       625594                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         625594                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       625594                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          625594                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       625594                       # number of overall hits
system.cpu0.icache.overall_hits::total         625594                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4756                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4756                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4756                       # number of overall misses
system.cpu0.icache.overall_misses::total         4756                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       630350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       630350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       630350                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       630350                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       630350                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       630350                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007545                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007545                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4754                       # number of writebacks
system.cpu0.icache.writebacks::total             4754                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       513                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     122     26.81%     26.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     29      6.37%     33.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.22%     33.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    303     66.59%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 455                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      122     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      29     10.62%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.37%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     121     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  273                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             27864097500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1421000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               15184000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         27880867000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.399340                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.600000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  395     81.78%     81.78% # number of callpals executed
system.cpu1.kern.callpal::rdps                     58     12.01%     93.79% # number of callpals executed
system.cpu1.kern.callpal::rti                      30      6.21%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   483                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 30                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               96                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          393.165122                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              53131                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              454                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           117.028634                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   393.165122                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.767901                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.767901                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            27708                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           27708                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         8640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8640                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         4784                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4784                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           92                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           86                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        13424                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           13424                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        13424                       # number of overall hits
system.cpu1.dcache.overall_hits::total          13424                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          126                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            9                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           15                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          155                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           155                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          155                       # number of overall misses
system.cpu1.dcache.overall_misses::total          155                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         8766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         4813                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         4813                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        13579                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        13579                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        13579                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        13579                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014374                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014374                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006025                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006025                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.089109                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.089109                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.148515                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.148515                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011415                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011415                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011415                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011415                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu1.dcache.writebacks::total               25                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              119                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           37175913                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              631                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         58915.868463                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            79259                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           79259                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        39451                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          39451                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        39451                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           39451                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        39451                       # number of overall hits
system.cpu1.icache.overall_hits::total          39451                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          119                       # number of overall misses
system.cpu1.icache.overall_misses::total          119                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        39570                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        39570                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        39570                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        39570                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        39570                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        39570                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003007                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003007                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          119                       # number of writebacks
system.cpu1.icache.writebacks::total              119                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    127186                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   28864     49.58%     49.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     49.59% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     29      0.05%     49.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     49.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  29319     50.36%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               58219                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    28864     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      29      0.05%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   28863     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                57763                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             25686677500     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 429000      0.00%     92.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1421000      0.01%     92.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     92.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2159454000      7.75%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         27848146000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.984447                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.992168                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.01%      0.02% # number of syscalls executed
system.cpu2.kern.syscall::4                     11372     99.92%     99.94% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.02%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.01%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.01%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.01%     99.98% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.01%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 11381                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   47      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl                46731     44.76%     44.80% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6194      5.93%     50.74% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     50.74% # number of callpals executed
system.cpu2.kern.callpal::rti                   11452     10.97%     61.70% # number of callpals executed
system.cpu2.kern.callpal::callsys               11390     10.91%     72.61% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     72.62% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28592     27.38%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                104415                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11500                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11418                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11419                      
system.cpu2.kern.mode_good::user                11418                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.992957                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.996466                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       24624647500     88.64%     88.64% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          3156989000     11.36%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      47                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           688692                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.655558                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16834392                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           689156                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.427549                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.655558                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35719767                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35719767                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9680318                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9680318                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6637742                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6637742                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       250092                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       250092                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       258207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       258207                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16318060                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16318060                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16318060                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16318060                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       470585                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       470585                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       208671                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       208671                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         9792                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9792                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           48                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       679256                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        679256                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       679256                       # number of overall misses
system.cpu2.dcache.overall_misses::total       679256                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10150903                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10150903                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6846413                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6846413                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       259884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       259884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       258255                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       258255                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16997316                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16997316                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16997316                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16997316                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046359                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046359                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.030479                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.030479                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.037678                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037678                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000186                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000186                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039963                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039963                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039963                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039963                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       315071                       # number of writebacks
system.cpu2.dcache.writebacks::total           315071                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           858983                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.998312                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           75193043                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           859495                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            87.485143                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.998312                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        111927612                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       111927612                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     54675324                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       54675324                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     54675324                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        54675324                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     54675324                       # number of overall hits
system.cpu2.icache.overall_hits::total       54675324                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       858988                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       858988                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       858988                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        858988                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       858988                       # number of overall misses
system.cpu2.icache.overall_misses::total       858988                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     55534312                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     55534312                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     55534312                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     55534312                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     55534312                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     55534312                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.015468                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015468                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.015468                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015468                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.015468                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015468                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       858983                       # number of writebacks
system.cpu2.icache.writebacks::total           858983                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1330                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     227     33.04%     33.04% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     29      4.22%     37.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.44%     37.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    428     62.30%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 687                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      227     46.80%     46.80% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      29      5.98%     52.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.62%     53.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     226     46.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  485                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             27858520000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1421000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               20619000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         27880911500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.528037                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.705968                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      7.36%      7.49% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.51%      7.99% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  558     70.81%     78.81% # number of callpals executed
system.cpu3.kern.callpal::rdps                     59      7.49%     86.29% # number of callpals executed
system.cpu3.kern.callpal::rti                      98     12.44%     98.73% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.14%     99.87% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   788                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              156                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.429487                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.600897                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      217995117000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2281                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          490.574492                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             266250                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2741                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            97.136082                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   490.574492                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.958153                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.958153                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           109629                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          109629                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        31817                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          31817                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        18098                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         18098                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          503                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          503                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          541                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          541                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        49915                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           49915                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        49915                       # number of overall hits
system.cpu3.dcache.overall_hits::total          49915                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1843                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1843                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          662                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          662                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           64                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           22                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2505                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2505                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2505                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2505                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        33660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        33660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        18760                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        18760                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          563                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          563                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        52420                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        52420                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        52420                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        52420                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.054753                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.054753                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.035288                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.035288                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.112875                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.112875                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.039076                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039076                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.047787                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.047787                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.047787                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.047787                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1297                       # number of writebacks
system.cpu3.dcache.writebacks::total             1297                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1519                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31200856                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2031                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         15362.312161                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           363791                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          363791                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       179617                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         179617                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       179617                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          179617                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       179617                       # number of overall hits
system.cpu3.icache.overall_hits::total         179617                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1519                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1519                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1519                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1519                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1519                       # number of overall misses
system.cpu3.icache.overall_misses::total         1519                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       181136                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       181136                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       181136                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       181136                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       181136                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       181136                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.008386                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008386                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.008386                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008386                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.008386                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008386                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1519                       # number of writebacks
system.cpu3.icache.writebacks::total             1519                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  624                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 624                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2526                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2526                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   126536                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1928                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1944                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17352                       # Number of tag accesses
system.iocache.tags.data_accesses               17352                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            8                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                8                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            8                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 8                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            8                       # number of overall misses
system.iocache.overall_misses::total                8                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              8                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            8                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               8                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            8                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              8                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    422773                       # number of replacements
system.l2.tags.tagsinuse                  3965.376426                       # Cycle average of tags in use
system.l2.tags.total_refs                     2399242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    426737                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.622297                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1613.007583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    18.101316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    17.758761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     2.259201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     5.092887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   277.407942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2028.804975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     1.951535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.992225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.393801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.067727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.495314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968109                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3964                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.967773                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24739919                       # Number of tag accesses
system.l2.tags.data_accesses                 24739919                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       324679                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           324679                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       786350                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           786350                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   75                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        43815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44474                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       844548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             848210                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       257130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            260431                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           73                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           38                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       844548                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       300945                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          879                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          949                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1153115                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2710                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2973                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           73                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           38                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       844548                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       300945                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          879                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          949                       # number of overall hits
system.l2.overall_hits::total                 1153115                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          108                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                197                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               57                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       164581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              171409                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2045                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        14440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17171                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           62                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       216724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          221133                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2045                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9736                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           73                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        14440                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       381305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          640                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1428                       # number of demand (read+write) misses
system.l2.demand_misses::total                 409713                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2045                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9736                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           73                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        14440                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       381305                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          640                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1428                       # number of overall misses
system.l2.overall_misses::total                409713                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       324679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       324679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       786350                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       786350                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              272                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       208396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            215883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       858988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         865381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       473854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        481564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4755                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12709                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       858988                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       682250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1562828                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4755                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12709                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       858988                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       682250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1562828                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.939130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.471074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.724265                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.918919                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.876923                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.911079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.789751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.920455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.793990                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.430074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.386555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.016810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.421330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019842                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.595999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.620000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.457365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.488927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.459198                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.430074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.766071                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.386555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.657658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.016810                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.558893                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.421330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.600757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262161                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.430074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.766071                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.386555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.657658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.016810                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.558893                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.421330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.600757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262161                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               196386                       # number of writebacks
system.l2.writebacks::total                    196386                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 616                       # Transaction distribution
system.membus.trans_dist::ReadResp             238928                       # Transaction distribution
system.membus.trans_dist::WriteReq                606                       # Transaction distribution
system.membus.trans_dist::WriteResp               606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198306                       # Transaction distribution
system.membus.trans_dist::CleanEvict           205117                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            140                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             256                       # Transaction distribution
system.membus.trans_dist::ReadExReq            171511                       # Transaction distribution
system.membus.trans_dist::ReadExResp           171407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        238312                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1221753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1224197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1229974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38790208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38793800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38917192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            816864                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  816864    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              816864                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              119790                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             109799                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              229589                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             181719                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         181871                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                56163625                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             629868                       # Number of instructions committed
system.switch_cpus0.committedOps               629868                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       605704                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              22627                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        58551                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              605704                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       847190                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       428123                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               230915                       # number of memory refs
system.switch_cpus0.num_load_insts             120813                       # Number of load instructions
system.switch_cpus0.num_store_insts            110102                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      55532553.878623                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      631071.121377                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.011236                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.988764                       # Percentage of idle cycles
system.switch_cpus0.Branches                    86749                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10488      1.66%      1.66% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           367201     58.25%     59.92% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             801      0.13%     60.04% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.19%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          125492     19.91%     80.17% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         110227     17.49%     97.66% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         14742      2.34%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            630350                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                8867                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               4944                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               13811                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               6157                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           6157                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                55761764                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              39570                       # Number of instructions committed
system.switch_cpus1.committedOps                39570                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        37682                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               1704                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         2558                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               37682                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        51062                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        29908                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                13841                       # number of memory refs
system.switch_cpus1.num_load_insts               8867                       # Number of load instructions
system.switch_cpus1.num_store_insts              4974                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      55722469.424073                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      39294.575927                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000705                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999295                       # Percentage of idle cycles
system.switch_cpus1.Branches                     5142                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          261      0.66%      0.66% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            23027     58.19%     58.85% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             147      0.37%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            9071     22.92%     82.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           4974     12.57%     94.72% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          2090      5.28%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             39570                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            10377080                       # DTB read hits
system.switch_cpus2.dtb.read_misses             22018                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2388045                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7116088                       # DTB write hits
system.switch_cpus2.dtb.write_misses              442                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         493119                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            17493168                       # DTB hits
system.switch_cpus2.dtb.data_misses             22460                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         2881164                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            7114044                       # ITB hits
system.switch_cpus2.itb.fetch_misses              263                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        7114307                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                55696053                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           55511840                       # Number of instructions committed
system.switch_cpus2.committedOps             55511840                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     53828896                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         91284                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1796067                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      5637973                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            53828896                       # number of integer instructions
system.switch_cpus2.num_fp_insts                91284                       # number of float instructions
system.switch_cpus2.num_int_register_reads     74273608                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     40503599                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        59031                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        58983                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             17549583                       # number of memory refs
system.switch_cpus2.num_load_insts           10432869                       # Number of load instructions
system.switch_cpus2.num_store_insts           7116714                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      571237.452578                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      55124815.547422                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989744                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010256                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7832416                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       626013      1.13%      1.13% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         36104803     65.01%     66.14% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           60259      0.11%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          31726      0.06%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          17480      0.03%     66.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5841      0.01%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        10949057     19.72%     86.06% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7125355     12.83%     98.89% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        613776      1.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          55534312                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               33681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              19250                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               52931                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              29515                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          29640                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                55761853                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             180750                       # Number of instructions committed
system.switch_cpus3.committedOps               180750                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       173579                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               4587                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        19234                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              173579                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       232063                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       133555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                54069                       # number of memory refs
system.switch_cpus3.num_load_insts              34566                       # Number of load instructions
system.switch_cpus3.num_store_insts             19503                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      55581746.610112                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      180106.389888                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.003230                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.996770                       # Percentage of idle cycles
system.switch_cpus3.Branches                    25799                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2979      1.64%      1.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           113975     62.92%     64.57% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             249      0.14%     64.70% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     64.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           35800     19.76%     84.48% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          19513     10.77%     95.26% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8593      4.74%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            181136                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3139457                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1510037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       179711                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          30089                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        23333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         6756                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1354384                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               606                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       324679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       786350                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          338449                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             402                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           215987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          215987                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        865382                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       488386                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        40014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2500265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2027742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4592532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       515392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1354603                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        11184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    105041728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     64252013                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       144512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       245120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              171573768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          426629                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3567308                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.510794                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3296948     92.42%     92.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 144437      4.05%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  58960      1.65%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  65782      1.84%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1181      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3567308                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
