LIBRARY IEEE;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY decodificador IS
    PORT (
        -- Input ports
        rd : IN std_logic := '0';
        wr : IN std_logic := '0';
        clk : IN std_logic;
        mem : IN std_logic_vector(7 DOWNTO 0);
        -- Output ports
        Hab7seg_read, Hab7seg_write : OUT std_logic;
        HabIO : OUT std_logic
    );
END ENTITY;

ARCHITECTURE comportamento OF decodificador IS
BEGIN

    Hab7seg_read <=
        '1' WHEN (rd = '1' AND unsigned(mem) < 16 AND wr = '0') ELSE
        '0';

    Hab7seg_write <=
        '1' WHEN (wr = '1' AND unsigned(mem) < 16 AND rd = '0') ELSE
        '0';
    habIO <= '0';
END ARCHITECTURE;