+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_slow_1p08V_125C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    0.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004086    0.036798    0.263331    0.500967 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036798    0.000302    0.501269 v fanout68/A (sg13g2_buf_1)
     4    0.029716    0.161380    0.199641    0.700910 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.161435    0.000787    0.701697 v fanout67/A (sg13g2_buf_1)
     5    0.023278    0.130339    0.232473    0.934169 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130357    0.001558    0.935727 v _202_/A (sg13g2_xor2_1)
     2    0.009844    0.074720    0.179579    1.115306 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.074722    0.000563    1.115869 v _204_/A (sg13g2_xor2_1)
     1    0.001847    0.038619    0.098555    1.214424 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.038619    0.000070    1.214495 v _297_/D (sg13g2_dfrbpq_1)
                                              1.214495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    0.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487636   clock uncertainty
                                  0.000000    0.487636   clock reconvergence pessimism
                                 -0.051735    0.435901   library hold time
                                              0.435901   data required time
---------------------------------------------------------------------------------------------
                                              0.435901   data required time
                                             -1.214495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778593   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    0.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004086    0.036798    0.263331    0.500967 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036798    0.000302    0.501269 v fanout68/A (sg13g2_buf_1)
     4    0.029716    0.161380    0.199641    0.700910 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.161435    0.000787    0.701697 v fanout67/A (sg13g2_buf_1)
     5    0.023278    0.130339    0.232473    0.934169 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130360    0.001648    0.935818 v _201_/A (sg13g2_and2_1)
     1    0.004001    0.038105    0.149083    1.084901 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.038105    0.000158    1.085059 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014450    0.155125    0.141322    1.226380 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155134    0.000969    1.227349 ^ _208_/B (sg13g2_xor2_1)
     1    0.002605    0.042333    0.125703    1.353053 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.042334    0.000189    1.353242 v _298_/D (sg13g2_dfrbpq_1)
                                              1.353242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000498    0.237650 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487650   clock uncertainty
                                  0.000000    0.487650   clock reconvergence pessimism
                                 -0.053231    0.434419   library hold time
                                              0.434419   data required time
---------------------------------------------------------------------------------------------
                                              0.434419   data required time
                                             -1.353242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918823   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104532    0.001217    1.154418 v _129_/A (sg13g2_inv_1)
     1    0.005485    0.059442    0.080993    1.235411 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.059442    0.000225    1.235636 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.235636   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000534    0.237241 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487241   clock uncertainty
                                  0.000000    0.487241   clock reconvergence pessimism
                                 -0.178921    0.308320   library removal time
                                              0.308320   data required time
---------------------------------------------------------------------------------------------
                                              0.308320   data required time
                                             -1.235636   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927316   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000534    0.237241 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001968    0.032447    0.271787    0.509028 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.032447    0.000073    0.509101 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018066    0.145858    0.640413    1.149515 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.145867    0.001273    1.150787 ^ fanout77/A (sg13g2_buf_8)
     6    0.034159    0.050541    0.168390    1.319177 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.050573    0.002040    1.321218 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002967    0.053827    0.101798    1.423016 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.053827    0.000193    1.423209 v _294_/D (sg13g2_dfrbpq_1)
                                              1.423209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487393   clock uncertainty
                                  0.000000    0.487393   clock reconvergence pessimism
                                 -0.057839    0.429554   library hold time
                                              0.429554   data required time
---------------------------------------------------------------------------------------------
                                              0.429554   data required time
                                             -1.423209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.993655   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000534    0.237241 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001968    0.032447    0.271787    0.509028 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.032447    0.000073    0.509101 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018066    0.145858    0.640413    1.149515 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.145867    0.001273    1.150787 ^ fanout77/A (sg13g2_buf_8)
     6    0.034159    0.050541    0.168390    1.319177 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.050541    0.000812    1.319989 ^ _128_/A (sg13g2_inv_2)
     5    0.030247    0.089260    0.093641    1.413630 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.089315    0.001884    1.415515 v _293_/D (sg13g2_dfrbpq_2)
                                              1.415515   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000534    0.237241 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487241   clock uncertainty
                                  0.000000    0.487241   clock reconvergence pessimism
                                 -0.072395    0.414845   library hold time
                                              0.414845   data required time
---------------------------------------------------------------------------------------------
                                              0.414845   data required time
                                             -1.415515   data arrival time
---------------------------------------------------------------------------------------------
                                              1.000669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045841    0.001779    1.313035 v _285_/A (sg13g2_inv_1)
     1    0.005183    0.047094    0.057326    1.370360 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.047097    0.000396    1.370757 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.370757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487393   clock uncertainty
                                  0.000000    0.487393   clock reconvergence pessimism
                                 -0.174231    0.313162   library removal time
                                              0.313162   data required time
---------------------------------------------------------------------------------------------
                                              0.313162   data required time
                                             -1.370757   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057594   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045930    0.002758    1.314014 v _287_/A (sg13g2_inv_1)
     1    0.005129    0.046796    0.057188    1.371202 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046796    0.000207    1.371409 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.371409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487653   clock uncertainty
                                  0.000000    0.487653   clock reconvergence pessimism
                                 -0.174127    0.313526   library removal time
                                              0.313526   data required time
---------------------------------------------------------------------------------------------
                                              0.313526   data required time
                                             -1.371409   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057883   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045924    0.002716    1.313972 v _290_/A (sg13g2_inv_1)
     1    0.005631    0.049690    0.059546    1.373519 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.049690    0.000229    1.373748 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.373748   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487667   clock uncertainty
                                  0.000000    0.487667   clock reconvergence pessimism
                                 -0.175161    0.312506   library removal time
                                              0.312506   data required time
---------------------------------------------------------------------------------------------
                                              0.312506   data required time
                                             -1.373748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061242   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045837    0.001621    1.312877 v _291_/A (sg13g2_inv_1)
     1    0.005779    0.050542    0.060131    1.373008 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.050566    0.000420    1.373428 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.373428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    0.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487191   clock uncertainty
                                  0.000000    0.487191   clock reconvergence pessimism
                                 -0.175572    0.311619   library removal time
                                              0.311619   data required time
---------------------------------------------------------------------------------------------
                                              0.311619   data required time
                                             -1.373428   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061809   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002660    0.035703    0.259503    0.496911 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035703    0.000150    0.497061 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011461    0.104482    0.606343    1.103404 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.104482    0.000414    1.103818 ^ fanout55/A (sg13g2_buf_8)
     8    0.040935    0.052774    0.154169    1.257987 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.053319    0.003579    1.261567 ^ _195_/B (sg13g2_xor2_1)
     2    0.010415    0.077027    0.141468    1.403034 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.077032    0.000704    1.403738 v _196_/B (sg13g2_xor2_1)
     1    0.002102    0.040285    0.093096    1.496835 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.040285    0.000076    1.496911 v _295_/D (sg13g2_dfrbpq_2)
                                              1.496911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    0.237351 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487351   clock uncertainty
                                  0.000000    0.487351   clock reconvergence pessimism
                                 -0.052402    0.434948   library hold time
                                              0.434948   data required time
---------------------------------------------------------------------------------------------
                                              0.434948   data required time
                                             -1.496911   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061963   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045912    0.002631    1.313887 v _286_/A (sg13g2_inv_1)
     1    0.005909    0.051314    0.060749    1.374635 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.051339    0.000449    1.375084 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.375084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    0.237351 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487351   clock uncertainty
                                  0.000000    0.487351   clock reconvergence pessimism
                                 -0.175786    0.311565   library removal time
                                              0.311565   data required time
---------------------------------------------------------------------------------------------
                                              0.311565   data required time
                                             -1.375084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063519   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045879    0.002393    1.313649 v _292_/A (sg13g2_inv_1)
     1    0.006193    0.052982    0.062082    1.375731 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.052988    0.000455    1.376186 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.376186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487408   clock uncertainty
                                  0.000000    0.487408   clock reconvergence pessimism
                                 -0.176509    0.310899   library removal time
                                              0.310899   data required time
---------------------------------------------------------------------------------------------
                                              0.310899   data required time
                                             -1.376186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065286   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045901    0.002553    1.313809 v _289_/A (sg13g2_inv_1)
     1    0.006305    0.053641    0.062618    1.376427 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.053647    0.000452    1.376879 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.376879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000498    0.237650 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487650   clock uncertainty
                                  0.000000    0.487650   clock reconvergence pessimism
                                 -0.176776    0.310874   library removal time
                                              0.310874   data required time
---------------------------------------------------------------------------------------------
                                              0.310874   data required time
                                             -1.376879   data arrival time
---------------------------------------------------------------------------------------------
                                              1.066005   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045954    0.002915    1.314171 v _288_/A (sg13g2_inv_1)
     1    0.006812    0.056642    0.064995    1.379166 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.056650    0.000511    1.379677 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.379677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    0.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487636   clock uncertainty
                                  0.000000    0.487636   clock reconvergence pessimism
                                 -0.177937    0.309699   library removal time
                                              0.309699   data required time
---------------------------------------------------------------------------------------------
                                              0.309699   data required time
                                             -1.379677   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069978   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002660    0.035703    0.259503    0.496911 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035703    0.000150    0.497061 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011461    0.104482    0.606343    1.103404 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.104482    0.000414    1.103818 ^ fanout55/A (sg13g2_buf_8)
     8    0.040935    0.052774    0.154169    1.257987 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052943    0.000981    1.258969 ^ _199_/B (sg13g2_xnor2_1)
     2    0.011635    0.128779    0.153176    1.412145 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.128823    0.000602    1.412747 v _200_/B (sg13g2_xor2_1)
     1    0.003505    0.045844    0.123524    1.536270 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.045844    0.000226    1.536496 v _296_/D (sg13g2_dfrbpq_1)
                                              1.536496   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487653   clock uncertainty
                                  0.000000    0.487653   clock reconvergence pessimism
                                 -0.054645    0.433008   library hold time
                                              0.433008   data required time
---------------------------------------------------------------------------------------------
                                              0.433008   data required time
                                             -1.536496   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103489   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080326    0.000823    0.558143 v fanout59/A (sg13g2_buf_8)
     8    0.041530    0.048598    0.146465    0.704609 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.050137    0.006588    0.711197 v _182_/B (sg13g2_nand2_1)
     1    0.004967    0.054128    0.068540    0.779737 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.054129    0.000312    0.780049 ^ _217_/A (sg13g2_nor3_1)
     1    0.004421    0.049389    0.070709    0.850758 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.049390    0.000331    0.851089 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003288    0.070562    0.123391    0.974480 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070562    0.000216    0.974696 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003619    0.060225    0.583316    1.558012 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.060225    0.000140    1.558152 ^ _219_/A (sg13g2_inv_1)
     1    0.001858    0.027401    0.045790    1.603943 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027401    0.000124    1.604067 v _301_/D (sg13g2_dfrbpq_1)
                                              1.604067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487408   clock uncertainty
                                  0.000000    0.487408   clock reconvergence pessimism
                                 -0.047196    0.440212   library hold time
                                              0.440212   data required time
---------------------------------------------------------------------------------------------
                                              0.440212   data required time
                                             -1.604067   data arrival time
---------------------------------------------------------------------------------------------
                                              1.163854   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    0.237351 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012420    0.060210    0.296875    0.534226 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.060255    0.000905    0.535131 ^ fanout72/A (sg13g2_buf_8)
     7    0.032872    0.045880    0.125325    0.660456 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046310    0.004057    0.664513 ^ _140_/B (sg13g2_nor2_2)
     5    0.018803    0.061911    0.076553    0.741066 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.061950    0.000980    0.742046 v _144_/A (sg13g2_nand2_1)
     2    0.008418    0.071138    0.083076    0.825122 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071144    0.000488    0.825610 ^ _212_/B (sg13g2_nor2_1)
     2    0.014794    0.092121    0.109914    0.935524 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.092170    0.001313    0.936837 v _213_/C (sg13g2_nand3_1)
     2    0.010458    0.085962    0.124502    1.061338 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.085974    0.000787    1.062125 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002174    0.047680    0.100211    1.162336 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047680    0.000140    1.162476 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001796    0.053779    0.590062    1.752537 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.053779    0.000066    1.752604 v _300_/D (sg13g2_dfrbpq_1)
                                              1.752604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    0.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487191   clock uncertainty
                                  0.000000    0.487191   clock reconvergence pessimism
                                 -0.057820    0.429371   library hold time
                                              0.429371   data required time
---------------------------------------------------------------------------------------------
                                              0.429371   data required time
                                             -1.752604   data arrival time
---------------------------------------------------------------------------------------------
                                              1.323232   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    0.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011143    0.070085    0.291415    0.528606 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.070094    0.000805    0.529411 v output2/A (sg13g2_buf_1)
     1    0.006723    0.049591    0.126851    0.656262 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.049594    0.000403    0.656665 v sign (out)
                                              0.656665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.656665   data arrival time
---------------------------------------------------------------------------------------------
                                              1.406665   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    0.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011143    0.070085    0.291415    0.528606 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.070089    0.000607    0.529214 v _127_/A (sg13g2_inv_1)
     1    0.010599    0.082675    0.093554    0.622768 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.082681    0.000581    0.623349 ^ output3/A (sg13g2_buf_1)
     1    0.008468    0.067953    0.141933    0.765282 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.067957    0.000584    0.765866 ^ signB (out)
                                              0.765866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.765866   data arrival time
---------------------------------------------------------------------------------------------
                                              1.515865   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    0.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004086    0.036798    0.263331    0.500967 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036798    0.000302    0.501269 v fanout68/A (sg13g2_buf_1)
     4    0.029716    0.161380    0.199641    0.700910 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.161435    0.000787    0.701697 v fanout67/A (sg13g2_buf_1)
     5    0.023278    0.130339    0.232473    0.934169 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130360    0.001648    0.935818 v _201_/A (sg13g2_and2_1)
     1    0.004001    0.038105    0.149083    1.084901 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.038105    0.000158    1.085059 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014450    0.155125    0.141322    1.226380 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155132    0.000829    1.227209 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.005799    0.078359    0.142678    1.369888 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.078360    0.000441    1.370328 v _211_/A (sg13g2_xnor2_1)
     1    0.001812    0.044674    0.106511    1.476839 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.044674    0.000068    1.476907 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001455    0.052169    0.586492    2.063399 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.052169    0.000057    2.063456 v _299_/D (sg13g2_dfrbpq_2)
                                              2.063456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487667   clock uncertainty
                                  0.000000    0.487667   clock reconvergence pessimism
                                 -0.057270    0.430397   library hold time
                                              0.430397   data required time
---------------------------------------------------------------------------------------------
                                              0.430397   data required time
                                             -2.063456   data arrival time
---------------------------------------------------------------------------------------------
                                              1.633059   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.558172 v fanout57/A (sg13g2_buf_8)
     8    0.033462    0.044185    0.143594    0.701766 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044217    0.001919    0.703685 v _180_/A (sg13g2_nand2_1)
     1    0.002920    0.037071    0.049867    0.753552 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037071    0.000196    0.753748 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.086078    0.131996    0.885745 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.086088    0.000989    0.886734 ^ sine_out[28] (out)
                                              0.886734   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.886734   data arrival time
---------------------------------------------------------------------------------------------
                                              1.636734   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.558172 v fanout57/A (sg13g2_buf_8)
     8    0.033462    0.044185    0.143594    0.701766 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044212    0.001763    0.703529 v _170_/A (sg13g2_nand2_1)
     1    0.003028    0.037672    0.050386    0.753915 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037672    0.000118    0.754033 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.089035    0.134483    0.888517 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.089043    0.000908    0.889425 ^ sine_out[24] (out)
                                              0.889425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.889425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.639425   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000879    0.565434 ^ fanout57/A (sg13g2_buf_8)
     8    0.034345    0.048112    0.147063    0.712497 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048138    0.001754    0.714251 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004644    0.039140    0.056215    0.770465 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.039142    0.000278    0.770744 v output17/A (sg13g2_buf_1)
     1    0.008461    0.057445    0.118245    0.888989 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.057449    0.000517    0.889506 v sine_out[21] (out)
                                              0.889506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.889506   data arrival time
---------------------------------------------------------------------------------------------
                                              1.639506   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000879    0.565434 ^ fanout57/A (sg13g2_buf_8)
     8    0.034345    0.048112    0.147063    0.712497 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048134    0.001572    0.714068 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006262    0.046581    0.062810    0.776878 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046585    0.000452    0.777330 v output13/A (sg13g2_buf_1)
     1    0.007647    0.053601    0.118879    0.896209 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.053601    0.000200    0.896409 v sine_out[18] (out)
                                              0.896409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.896409   data arrival time
---------------------------------------------------------------------------------------------
                                              1.646409   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000879    0.565434 ^ fanout57/A (sg13g2_buf_8)
     8    0.034345    0.048112    0.147063    0.712497 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048139    0.001775    0.714272 ^ _167_/A (sg13g2_nor2_1)
     1    0.006581    0.052442    0.070579    0.784851 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.052445    0.000388    0.785240 v output19/A (sg13g2_buf_1)
     1    0.008811    0.059352    0.126337    0.911577 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.059356    0.000539    0.912115 v sine_out[23] (out)
                                              0.912115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.912115   data arrival time
---------------------------------------------------------------------------------------------
                                              1.662115   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.558172 v fanout57/A (sg13g2_buf_8)
     8    0.033462    0.044185    0.143594    0.701766 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044213    0.001798    0.703564 v _175_/A (sg13g2_nand2_1)
     1    0.006622    0.057914    0.067000    0.770564 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.057924    0.000568    0.771132 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.089774    0.145535    0.916667 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.089780    0.000851    0.917518 ^ sine_out[26] (out)
                                              0.917518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.917518   data arrival time
---------------------------------------------------------------------------------------------
                                              1.667518   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.558172 v fanout57/A (sg13g2_buf_8)
     8    0.033462    0.044185    0.143594    0.701766 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044213    0.001783    0.703549 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007702    0.074397    0.082608    0.786157 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.074407    0.000678    0.786834 ^ output23/A (sg13g2_buf_1)
     1    0.011721    0.087476    0.152203    0.939037 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.087490    0.001115    0.940152 ^ sine_out[27] (out)
                                              0.940152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.940152   data arrival time
---------------------------------------------------------------------------------------------
                                              1.690152   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.558172 v fanout57/A (sg13g2_buf_8)
     8    0.033462    0.044185    0.143594    0.701766 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044212    0.001754    0.703521 v _172_/A (sg13g2_nand2_1)
     1    0.010185    0.078864    0.083280    0.786800 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.078892    0.001203    0.788003 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.084620    0.152503    0.940506 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.084634    0.001088    0.941594 ^ sine_out[25] (out)
                                              0.941594   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.941594   data arrival time
---------------------------------------------------------------------------------------------
                                              1.691594   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.558194 v fanout58/A (sg13g2_buf_2)
     8    0.031862    0.098936    0.188667    0.746861 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.099018    0.002558    0.749419 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002559    0.059947    0.082555    0.831973 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.059947    0.000099    0.832072 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.062662    0.126408    0.958481 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.062662    0.000200    0.958680 ^ sine_out[16] (out)
                                              0.958680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.958680   data arrival time
---------------------------------------------------------------------------------------------
                                              1.708680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.565455 ^ fanout58/A (sg13g2_buf_2)
     8    0.032596    0.117206    0.202110    0.767565 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117271    0.002549    0.770114 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.002671    0.044288    0.072246    0.842360 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.044288    0.000104    0.842464 v output16/A (sg13g2_buf_1)
     1    0.007677    0.053706    0.117844    0.960309 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.053706    0.000201    0.960510 v sine_out[20] (out)
                                              0.960510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.960510   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710510   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.565455 ^ fanout58/A (sg13g2_buf_2)
     8    0.032596    0.117206    0.202110    0.767565 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117272    0.002559    0.770124 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004999    0.053646    0.083862    0.853987 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.053646    0.000314    0.854300 v output18/A (sg13g2_buf_1)
     1    0.008209    0.056456    0.124545    0.978846 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.056459    0.000495    0.979340 v sine_out[22] (out)
                                              0.979340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.979340   data arrival time
---------------------------------------------------------------------------------------------
                                              1.729340   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.565455 ^ fanout58/A (sg13g2_buf_2)
     8    0.032596    0.117206    0.202110    0.767565 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117280    0.002688    0.770253 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003916    0.055046    0.087102    0.857355 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.055047    0.000273    0.857627 v output12/A (sg13g2_buf_1)
     1    0.007645    0.053732    0.123120    0.980748 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.053732    0.000200    0.980947 v sine_out[17] (out)
                                              0.980947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.980947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.730947   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.565455 ^ fanout58/A (sg13g2_buf_2)
     8    0.032596    0.117206    0.202110    0.767565 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117291    0.002864    0.770430 ^ _160_/A (sg13g2_nor2_1)
     1    0.005104    0.045579    0.094590    0.865019 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.045581    0.000343    0.865362 v output14/A (sg13g2_buf_1)
     1    0.007632    0.053509    0.118311    0.983673 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.053509    0.000199    0.983873 v sine_out[19] (out)
                                              0.983873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.983873   data arrival time
---------------------------------------------------------------------------------------------
                                              1.733873   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    0.237351 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012420    0.060210    0.296875    0.534226 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.060255    0.000905    0.535131 ^ fanout72/A (sg13g2_buf_8)
     7    0.032872    0.045880    0.125325    0.660456 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046163    0.003291    0.663747 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011113    0.133771    0.154399    0.818147 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.133783    0.001012    0.819159 v output28/A (sg13g2_buf_1)
     1    0.014115    0.086850    0.184681    1.003840 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.086852    0.000573    1.004413 v sine_out[31] (out)
                                              1.004413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.004413   data arrival time
---------------------------------------------------------------------------------------------
                                              1.754413   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054142    0.005404    0.720899 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.008200    0.102112    0.115949    0.836848 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.102123    0.000825    0.837674 v output15/A (sg13g2_buf_1)
     1    0.013749    0.084404    0.170386    1.008060 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.084418    0.001076    1.009136 v sine_out[1] (out)
                                              1.009136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.009136   data arrival time
---------------------------------------------------------------------------------------------
                                              1.759136   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.565455 ^ fanout58/A (sg13g2_buf_2)
     8    0.032596    0.117206    0.202110    0.767565 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117227    0.001565    0.769130 ^ _281_/A (sg13g2_nor2_1)
     1    0.012762    0.085441    0.130471    0.899601 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.085454    0.001052    0.900654 v output35/A (sg13g2_buf_1)
     1    0.009411    0.062704    0.145535    1.046189 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.062704    0.000238    1.046427 v sine_out[8] (out)
                                              1.046427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.046427   data arrival time
---------------------------------------------------------------------------------------------
                                              1.796427   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054571    0.006702    0.722198 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064542    0.080751    0.802949 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064566    0.000390    0.803339 v _284_/A (sg13g2_and2_1)
     1    0.005245    0.043189    0.124470    0.927808 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.043191    0.000314    0.928122 v output7/A (sg13g2_buf_1)
     1    0.008038    0.055413    0.118766    1.046889 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.055413    0.000167    1.047055 v sine_out[12] (out)
                                              1.047055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.047055   data arrival time
---------------------------------------------------------------------------------------------
                                              1.797055   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    0.237351 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012420    0.060210    0.296875    0.534226 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.060255    0.000905    0.535131 ^ fanout72/A (sg13g2_buf_8)
     7    0.032872    0.045880    0.125325    0.660456 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046310    0.004057    0.664513 ^ _140_/B (sg13g2_nor2_2)
     5    0.018803    0.061911    0.076553    0.741066 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.061950    0.000980    0.742046 v _144_/A (sg13g2_nand2_1)
     2    0.008418    0.071138    0.083076    0.825122 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071144    0.000496    0.825618 ^ _145_/B (sg13g2_nand2_1)
     1    0.005611    0.073245    0.106267    0.931885 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.073246    0.000355    0.932240 v output9/A (sg13g2_buf_1)
     1    0.007647    0.054047    0.132271    1.064511 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.054047    0.000200    1.064711 v sine_out[14] (out)
                                              1.064711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.064711   data arrival time
---------------------------------------------------------------------------------------------
                                              1.814711   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054571    0.006702    0.722198 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064542    0.080751    0.802949 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064565    0.000339    0.803288 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065193    0.077224    0.880512 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065201    0.000587    0.881100 ^ _278_/A (sg13g2_nor2_1)
     1    0.002791    0.038946    0.063049    0.944149 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.038946    0.000192    0.944341 v output33/A (sg13g2_buf_1)
     1    0.009493    0.062473    0.122262    1.066603 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.062478    0.000613    1.067216 v sine_out[6] (out)
                                              1.067216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.067216   data arrival time
---------------------------------------------------------------------------------------------
                                              1.817216   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053964    0.004796    0.720292 ^ _143_/A (sg13g2_nor2_1)
     2    0.006526    0.053154    0.073224    0.793516 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053154    0.000195    0.793711 v _147_/A (sg13g2_nand2_1)
     2    0.008294    0.069084    0.078614    0.872325 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.069092    0.000578    0.872903 ^ _275_/B (sg13g2_nor2_1)
     1    0.006228    0.049898    0.071935    0.944838 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.049903    0.000541    0.945380 v output30/A (sg13g2_buf_1)
     1    0.011554    0.072638    0.135771    1.081150 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.072659    0.001188    1.082338 v sine_out[3] (out)
                                              1.082338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.082338   data arrival time
---------------------------------------------------------------------------------------------
                                              1.832338   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054571    0.006702    0.722198 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064542    0.080751    0.802949 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064565    0.000339    0.803288 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065193    0.077224    0.880512 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065196    0.000376    0.880889 ^ _277_/A (sg13g2_nor2_1)
     1    0.004276    0.045299    0.069266    0.950154 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.045299    0.000284    0.950438 v output32/A (sg13g2_buf_1)
     1    0.011182    0.070885    0.132152    1.082590 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.070893    0.000788    1.083378 v sine_out[5] (out)
                                              1.083378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.083378   data arrival time
---------------------------------------------------------------------------------------------
                                              1.833378   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054571    0.006702    0.722198 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064542    0.080751    0.802949 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064565    0.000339    0.803288 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065193    0.077224    0.880512 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065197    0.000381    0.880894 ^ _279_/A (sg13g2_nor2_1)
     1    0.005045    0.048587    0.072495    0.953388 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.048587    0.000301    0.953689 v output34/A (sg13g2_buf_1)
     1    0.010740    0.068616    0.131911    1.085600 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.068633    0.001056    1.086657 v sine_out[7] (out)
                                              1.086657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.086657   data arrival time
---------------------------------------------------------------------------------------------
                                              1.836657   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    0.237351 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012420    0.060210    0.296875    0.534226 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.060255    0.000905    0.535131 ^ fanout72/A (sg13g2_buf_8)
     7    0.032872    0.045880    0.125325    0.660456 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046310    0.004057    0.664513 ^ _140_/B (sg13g2_nor2_2)
     5    0.018803    0.061911    0.076553    0.741066 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.061950    0.000980    0.742046 v _144_/A (sg13g2_nand2_1)
     2    0.008418    0.071138    0.083076    0.825122 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071144    0.000488    0.825610 ^ _212_/B (sg13g2_nor2_1)
     2    0.014794    0.092121    0.109914    0.935524 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.092167    0.001237    0.936760 v output26/A (sg13g2_buf_1)
     1    0.009612    0.063758    0.149341    1.086101 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.063774    0.000991    1.087093 v sine_out[2] (out)
                                              1.087093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.087093   data arrival time
---------------------------------------------------------------------------------------------
                                              1.837093   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054442    0.006334    0.721830 ^ _255_/A (sg13g2_nor4_1)
     1    0.003447    0.053849    0.071826    0.793655 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.053849    0.000253    0.793908 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006948    0.125105    0.128853    0.922761 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.125105    0.000459    0.923221 ^ output4/A (sg13g2_buf_1)
     1    0.011210    0.085413    0.172742    1.095963 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.085413    0.000423    1.096386 ^ sine_out[0] (out)
                                              1.096386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.096386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.846386   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054571    0.006702    0.722198 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064542    0.080751    0.802949 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064565    0.000339    0.803288 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065193    0.077224    0.880512 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065203    0.000641    0.881154 ^ _276_/A (sg13g2_nor2_1)
     1    0.006553    0.055123    0.078776    0.959930 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.055126    0.000456    0.960386 v output31/A (sg13g2_buf_1)
     1    0.011552    0.072847    0.138563    1.098949 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.072855    0.000822    1.099771 v sine_out[4] (out)
                                              1.099771   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.099771   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849771   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053964    0.004796    0.720292 ^ _143_/A (sg13g2_nor2_1)
     2    0.006526    0.053154    0.073224    0.793516 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053154    0.000195    0.793711 v _147_/A (sg13g2_nand2_1)
     2    0.008294    0.069084    0.078614    0.872325 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.069091    0.000556    0.872880 ^ _149_/B (sg13g2_nand2_1)
     1    0.005031    0.068097    0.101296    0.974176 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.068098    0.000312    0.974488 v output10/A (sg13g2_buf_1)
     1    0.007645    0.053950    0.129676    1.104164 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.053950    0.000200    1.104364 v sine_out[15] (out)
                                              1.104364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.104364   data arrival time
---------------------------------------------------------------------------------------------
                                              1.854364   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054574    0.006710    0.722205 ^ _131_/B (sg13g2_or2_1)
     6    0.021759    0.148128    0.191570    0.913775 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148199    0.001678    0.915454 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.002801    0.050631    0.080792    0.996246 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.050631    0.000212    0.996458 v output5/A (sg13g2_buf_1)
     1    0.008007    0.055388    0.122370    1.118828 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.055388    0.000187    1.119015 v sine_out[10] (out)
                                              1.119015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.119015   data arrival time
---------------------------------------------------------------------------------------------
                                              1.869015   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054574    0.006710    0.722205 ^ _131_/B (sg13g2_or2_1)
     6    0.021759    0.148128    0.191570    0.913775 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148206    0.001887    0.915663 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003450    0.053252    0.084342    1.000004 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.053252    0.000220    1.000224 v output6/A (sg13g2_buf_1)
     1    0.007988    0.055387    0.123447    1.123671 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.055390    0.000485    1.124156 v sine_out[11] (out)
                                              1.124156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.124156   data arrival time
---------------------------------------------------------------------------------------------
                                              1.874156   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054574    0.006710    0.722205 ^ _131_/B (sg13g2_or2_1)
     6    0.021759    0.148128    0.191570    0.913775 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148139    0.001388    0.915163 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003800    0.054649    0.086233    1.001397 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.054649    0.000231    1.001628 v output36/A (sg13g2_buf_1)
     1    0.008562    0.058178    0.126455    1.128083 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.058181    0.000524    1.128607 v sine_out[9] (out)
                                              1.128607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.128607   data arrival time
---------------------------------------------------------------------------------------------
                                              1.878607   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326888    0.564555 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.565403 ^ fanout59/A (sg13g2_buf_8)
     8    0.042133    0.053113    0.150092    0.715495 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054574    0.006710    0.722205 ^ _131_/B (sg13g2_or2_1)
     6    0.021759    0.148128    0.191570    0.913775 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148201    0.001732    0.915508 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.006225    0.064761    0.099453    1.014961 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.064761    0.000358    1.015319 v output8/A (sg13g2_buf_1)
     1    0.007645    0.053895    0.128000    1.143319 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.053895    0.000200    1.143518 v sine_out[13] (out)
                                              1.143518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.143518   data arrival time
---------------------------------------------------------------------------------------------
                                              1.893518   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.558194 v fanout58/A (sg13g2_buf_2)
     8    0.031862    0.098936    0.188667    0.746861 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.098983    0.001988    0.748848 v _181_/B (sg13g2_and2_1)
     4    0.014863    0.089724    0.190229    0.939078 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089733    0.000948    0.940026 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005007    0.077798    0.096870    1.036896 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077798    0.000203    1.037099 ^ output25/A (sg13g2_buf_1)
     1    0.012265    0.090801    0.156559    1.193658 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.090808    0.000880    1.194538 ^ sine_out[29] (out)
                                              1.194538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.194538   data arrival time
---------------------------------------------------------------------------------------------
                                              1.944538   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.558194 v fanout58/A (sg13g2_buf_2)
     8    0.031862    0.098936    0.188667    0.746861 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.098983    0.001988    0.748848 v _181_/B (sg13g2_and2_1)
     4    0.014863    0.089724    0.190229    0.939078 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089734    0.000970    0.940048 v _186_/B1 (sg13g2_a21oi_1)
     1    0.010532    0.124942    0.136483    1.076531 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.124950    0.000794    1.077324 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.083871    0.171259    1.248583 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.083885    0.001087    1.249670 ^ sine_out[30] (out)
                                              1.249670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.249670   data arrival time
---------------------------------------------------------------------------------------------
                                              1.999670   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    0.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080319    0.319654    0.557321 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.558194 v fanout58/A (sg13g2_buf_2)
     8    0.031862    0.098936    0.188667    0.746861 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.098983    0.001988    0.748848 v _181_/B (sg13g2_and2_1)
     4    0.014863    0.089724    0.190229    0.939078 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089734    0.000968    0.940046 v _189_/B1 (sg13g2_o21ai_1)
     1    0.013034    0.117108    0.133416    1.073462 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.117126    0.001199    1.074661 ^ output29/A (sg13g2_buf_1)
     1    0.013991    0.101960    0.182085    1.256746 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.101970    0.001070    1.257816 ^ sine_out[32] (out)
                                              1.257816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.257816   data arrival time
---------------------------------------------------------------------------------------------
                                              2.007816   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045579    0.002202    1.508902 v _140_/A (sg13g2_nor2_2)
     5    0.019567    0.148594    0.155132    1.664034 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.148604    0.001028    1.665062 ^ _225_/A2 (sg13g2_a21oi_1)
     2    0.009856    0.129349    0.185908    1.850970 v _225_/Y (sg13g2_a21oi_1)
                                                         _050_ (net)
                      0.129352    0.000882    1.851852 v _263_/B1 (sg13g2_a221oi_1)
     1    0.005279    0.208473    0.247508    2.099360 ^ _263_/Y (sg13g2_a221oi_1)
                                                         _087_ (net)
                      0.208473    0.000341    2.099701 ^ _264_/B (sg13g2_nor2_1)
     1    0.004058    0.066348    0.102026    2.201726 v _264_/Y (sg13g2_nor2_1)
                                                         _088_ (net)
                      0.066349    0.000281    2.202008 v _265_/C (sg13g2_nor3_1)
     1    0.006142    0.176245    0.173825    2.375833 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.176245    0.000380    2.376213 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.008200    0.127320    0.194062    2.570275 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.127324    0.000826    2.571101 v output15/A (sg13g2_buf_1)
     1    0.013749    0.085045    0.180302    2.751403 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.085058    0.001076    2.752479 v sine_out[1] (out)
                                              2.752479   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.752479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.997521   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043020    0.000772    1.349304 ^ fanout73/A (sg13g2_buf_8)
     8    0.037869    0.048875    0.119077    1.468381 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048905    0.001021    1.469403 ^ _137_/B (sg13g2_nand3_1)
     5    0.028650    0.412914    0.371319    1.840721 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.412918    0.001103    1.841825 v _244_/B (sg13g2_nand3_1)
     1    0.003703    0.120106    0.168523    2.010348 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.120106    0.000147    2.010495 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003622    0.089652    0.098274    2.108769 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.089652    0.000143    2.108912 v _248_/C (sg13g2_nor3_1)
     1    0.003742    0.136810    0.147935    2.256847 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.136810    0.000149    2.256996 ^ _255_/B (sg13g2_nor4_1)
     1    0.003447    0.068474    0.109613    2.366609 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.068474    0.000253    2.366862 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006948    0.152516    0.148619    2.515481 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.152517    0.000459    2.515940 ^ output4/A (sg13g2_buf_1)
     1    0.011210    0.086127    0.183171    2.699111 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.086128    0.000423    2.699534 ^ sine_out[0] (out)
                                              2.699534   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.699534   data arrival time
---------------------------------------------------------------------------------------------
                                              1.050465   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093177    0.001828    1.253246 v fanout69/A (sg13g2_buf_8)
     8    0.038086    0.046812    0.152463    1.405709 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.047203    0.002935    1.408644 v _125_/A (sg13g2_inv_2)
     3    0.019309    0.072459    0.076474    1.485118 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.072470    0.000743    1.485861 ^ fanout54/A (sg13g2_buf_8)
     8    0.038113    0.049849    0.135661    1.621522 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.050210    0.003167    1.624690 ^ _161_/A (sg13g2_nand2_1)
     3    0.016401    0.172117    0.165594    1.790284 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.172120    0.000976    1.791260 v _177_/B (sg13g2_nand2_1)
     3    0.011236    0.110357    0.151559    1.942819 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.110358    0.000603    1.943422 ^ _179_/A (sg13g2_nand2_1)
     2    0.011652    0.134530    0.157910    2.101332 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.134574    0.000663    2.101995 v _281_/B (sg13g2_nor2_1)
     1    0.012831    0.197355    0.207437    2.309433 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.197363    0.001061    2.310493 ^ output35/A (sg13g2_buf_1)
     1    0.009411    0.076901    0.190062    2.500555 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.076901    0.000238    2.500793 ^ sine_out[8] (out)
                                              2.500793   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.500793   data arrival time
---------------------------------------------------------------------------------------------
                                              1.249207   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045558    0.002030    1.508730 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015595    0.276801    0.265805    1.774535 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.276807    0.001061    1.775596 ^ _185_/B (sg13g2_nor2_2)
     5    0.026753    0.128753    0.197438    1.973034 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.128762    0.001196    1.974230 v _189_/A2 (sg13g2_o21ai_1)
     1    0.013034    0.245356    0.262354    2.236584 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.245365    0.001200    2.237784 ^ output29/A (sg13g2_buf_1)
     1    0.013991    0.104873    0.225190    2.462974 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.104883    0.001070    2.464044 ^ sine_out[32] (out)
                                              2.464044   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.464044   data arrival time
---------------------------------------------------------------------------------------------
                                              1.285956   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002695    0.030751    0.257847    0.495255 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030751    0.000153    0.495408 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011051    0.097594    0.632157    1.127566 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.097594    0.000399    1.127964 v fanout55/A (sg13g2_buf_8)
     8    0.040020    0.047929    0.155756    1.283720 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.048526    0.003618    1.287338 v _191_/B (sg13g2_xnor2_1)
     2    0.008509    0.109961    0.173601    1.460939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109962    0.000549    1.461488 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013426    0.248905    0.258815    1.720303 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.248909    0.000829    1.721131 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016157    0.209480    0.271404    1.992535 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.209482    0.001048    1.993583 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011183    0.222516    0.281188    2.274771 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.222516    0.000627    2.275398 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013969    0.174887    0.245852    2.521249 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.174887    0.000793    2.522042 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005900    0.155662    0.200833    2.722875 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.155662    0.000449    2.723325 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001778    0.079360    0.175935    2.899259 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.079360    0.000066    2.899326 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001435    0.048391    0.576367    3.475693 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.048391    0.000056    3.475749 ^ _299_/D (sg13g2_dfrbpq_2)
                                              3.475749   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    5.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.987667   clock uncertainty
                                  0.000000    4.987667   clock reconvergence pessimism
                                 -0.199295    4.788372   library setup time
                                              4.788372   data required time
---------------------------------------------------------------------------------------------
                                              4.788372   data required time
                                             -3.475749   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312623   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043020    0.000772    1.349304 ^ fanout73/A (sg13g2_buf_8)
     8    0.037869    0.048875    0.119077    1.468381 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048905    0.001021    1.469403 ^ _137_/B (sg13g2_nand3_1)
     5    0.028650    0.412914    0.371319    1.840721 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.412920    0.001373    1.842095 v _138_/B (sg13g2_nor2_1)
     2    0.009724    0.207205    0.252870    2.094964 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.207205    0.000594    2.095558 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006225    0.105950    0.178771    2.274329 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.105950    0.000358    2.274687 v output8/A (sg13g2_buf_1)
     1    0.007645    0.054733    0.147616    2.422303 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.054733    0.000200    2.422503 v sine_out[13] (out)
                                              2.422503   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.422503   data arrival time
---------------------------------------------------------------------------------------------
                                              1.327497   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045558    0.002030    1.508730 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015595    0.276801    0.265805    1.774535 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.276807    0.001061    1.775596 ^ _185_/B (sg13g2_nor2_2)
     5    0.026753    0.128753    0.197438    1.973034 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.128762    0.001229    1.974263 v _186_/A2 (sg13g2_a21oi_1)
     1    0.010532    0.173433    0.216262    2.190526 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.173438    0.000794    2.191320 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.085168    0.189707    2.381026 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.085181    0.001087    2.382113 ^ sine_out[30] (out)
                                              2.382113   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.382113   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367887   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043020    0.000772    1.349304 ^ fanout73/A (sg13g2_buf_8)
     8    0.037869    0.048875    0.119077    1.468381 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048905    0.001021    1.469403 ^ _137_/B (sg13g2_nand3_1)
     5    0.028650    0.412914    0.371319    1.840721 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.412920    0.001373    1.842095 v _138_/B (sg13g2_nor2_1)
     2    0.009724    0.207205    0.252870    2.094964 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.207205    0.000564    2.095528 ^ _279_/B (sg13g2_nor2_1)
     1    0.005045    0.070189    0.107948    2.203476 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.070190    0.000301    2.203777 v output34/A (sg13g2_buf_1)
     1    0.010740    0.068920    0.142796    2.346573 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.068937    0.001056    2.347629 v sine_out[7] (out)
                                              2.347629   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.347629   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402371   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043020    0.000772    1.349304 ^ fanout73/A (sg13g2_buf_8)
     8    0.037869    0.048875    0.119077    1.468381 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048905    0.001021    1.469403 ^ _137_/B (sg13g2_nand3_1)
     5    0.028650    0.412914    0.371319    1.840721 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.412929    0.002151    1.842872 v _156_/B (sg13g2_nand2b_1)
     2    0.007351    0.133883    0.189275    2.032147 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.133883    0.000224    2.032371 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007633    0.103097    0.150263    2.182634 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.103100    0.000669    2.183302 v output23/A (sg13g2_buf_1)
     1    0.011721    0.074439    0.162609    2.345912 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.074457    0.001114    2.347026 v sine_out[27] (out)
                                              2.347026   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.347026   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402974   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093177    0.001828    1.253246 v fanout69/A (sg13g2_buf_8)
     8    0.038086    0.046812    0.152463    1.405709 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.047203    0.002935    1.408644 v _125_/A (sg13g2_inv_2)
     3    0.019309    0.072459    0.076474    1.485118 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.072470    0.000743    1.485861 ^ fanout54/A (sg13g2_buf_8)
     8    0.038113    0.049849    0.135661    1.621522 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.050210    0.003167    1.624690 ^ _161_/A (sg13g2_nand2_1)
     3    0.016401    0.172117    0.165594    1.790284 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.172120    0.000976    1.791260 v _177_/B (sg13g2_nand2_1)
     3    0.011236    0.110357    0.151559    1.942819 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.110358    0.000603    1.943422 ^ _179_/A (sg13g2_nand2_1)
     2    0.011652    0.134530    0.157910    2.101332 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.134575    0.000750    2.102082 v _180_/B (sg13g2_nand2_1)
     1    0.002920    0.059006    0.091260    2.193342 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.059006    0.000197    2.193539 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.086418    0.143544    2.337083 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.086429    0.000989    2.338072 ^ sine_out[28] (out)
                                              2.338072   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.338072   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411928   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043020    0.000772    1.349304 ^ fanout73/A (sg13g2_buf_8)
     8    0.037869    0.048875    0.119077    1.468381 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048905    0.001021    1.469403 ^ _137_/B (sg13g2_nand3_1)
     5    0.028650    0.412914    0.371319    1.840721 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.412929    0.002151    1.842872 v _156_/B (sg13g2_nand2b_1)
     2    0.007351    0.133883    0.189275    2.032147 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.133883    0.000345    2.032492 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006262    0.097384    0.153503    2.185995 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.097386    0.000453    2.186448 v output13/A (sg13g2_buf_1)
     1    0.007647    0.054465    0.144307    2.330755 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.054465    0.000200    2.330954 v sine_out[18] (out)
                                              2.330954   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.330954   data arrival time
---------------------------------------------------------------------------------------------
                                              1.419046   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093179    0.001851    1.253270 v _142_/B (sg13g2_or2_1)
     7    0.035716    0.198864    0.313797    1.567067 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198889    0.002259    1.569326 v _143_/B (sg13g2_nor2_1)
     2    0.006819    0.137862    0.166971    1.736297 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137862    0.000335    1.736633 ^ _144_/B (sg13g2_nand2_1)
     2    0.008095    0.110493    0.149420    1.886053 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.110493    0.000468    1.886521 v _212_/B (sg13g2_nor2_1)
     2    0.015054    0.220640    0.219665    2.106186 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.220650    0.001261    2.107447 ^ output26/A (sg13g2_buf_1)
     1    0.009612    0.078699    0.197544    2.304991 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.078711    0.000992    2.305983 ^ sine_out[2] (out)
                                              2.305983   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.305983   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444017   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045558    0.002030    1.508730 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015595    0.276801    0.265805    1.774535 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.276806    0.001020    1.775555 ^ _147_/B (sg13g2_nand2_1)
     2    0.007972    0.118196    0.190007    1.965562 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.118196    0.000555    1.966117 v _275_/B (sg13g2_nor2_1)
     1    0.006297    0.118236    0.137854    2.103970 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.118237    0.000551    2.104521 ^ output30/A (sg13g2_buf_1)
     1    0.011554    0.087180    0.171289    2.275810 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.087197    0.001188    2.276998 ^ sine_out[3] (out)
                                              2.276998   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.276998   data arrival time
---------------------------------------------------------------------------------------------
                                              1.473002   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043020    0.000772    1.349304 ^ fanout73/A (sg13g2_buf_8)
     8    0.037869    0.048875    0.119077    1.468381 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048905    0.001021    1.469403 ^ _137_/B (sg13g2_nand3_1)
     5    0.028650    0.412914    0.371319    1.840721 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.412927    0.002024    1.842745 v _166_/A (sg13g2_nor2_1)
     1    0.003895    0.121851    0.188253    2.030998 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.121851    0.000267    2.031265 ^ _167_/B (sg13g2_nor2_1)
     1    0.006581    0.061143    0.093399    2.124664 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.061144    0.000388    2.125052 v output19/A (sg13g2_buf_1)
     1    0.008811    0.059487    0.130712    2.255764 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.059491    0.000539    2.256303 v sine_out[23] (out)
                                              2.256303   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.256303   data arrival time
---------------------------------------------------------------------------------------------
                                              1.493697   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045558    0.002030    1.508730 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015595    0.276801    0.265805    1.774535 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.276807    0.001061    1.775596 ^ _185_/B (sg13g2_nor2_2)
     5    0.026753    0.128753    0.197438    1.973034 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.128759    0.001053    1.974087 v _278_/B (sg13g2_nor2_1)
     1    0.002860    0.082985    0.107351    2.081438 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.082985    0.000198    2.081636 ^ output33/A (sg13g2_buf_1)
     1    0.009493    0.074174    0.146765    2.228401 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.074178    0.000613    2.229014 ^ sine_out[6] (out)
                                              2.229014   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.229014   data arrival time
---------------------------------------------------------------------------------------------
                                              1.520986   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040657    0.000650    1.382182 v _141_/A (sg13g2_or2_1)
     3    0.012716    0.089317    0.205182    1.587364 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.089320    0.000566    1.587930 v _173_/A2 (sg13g2_o21ai_1)
     2    0.012998    0.241237    0.245081    1.833011 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.241255    0.001683    1.834694 ^ _174_/B (sg13g2_nand2_1)
     1    0.003777    0.078953    0.144198    1.978892 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.078953    0.000146    1.979038 v _175_/B (sg13g2_nand2_1)
     1    0.006622    0.067599    0.089480    2.068519 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.067607    0.000568    2.069086 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.089918    0.150634    2.219720 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.089924    0.000851    2.220571 ^ sine_out[26] (out)
                                              2.220571   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.220571   data arrival time
---------------------------------------------------------------------------------------------
                                              1.529429   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043026    0.001187    1.349719 ^ _132_/A (sg13g2_nand2_2)
     4    0.020531    0.117287    0.120192    1.469912 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117327    0.001786    1.471698 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022021    0.372109    0.356818    1.828516 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.372120    0.001653    1.830169 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004938    0.134445    0.204513    2.034683 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.134445    0.000199    2.034882 v output25/A (sg13g2_buf_1)
     1    0.012265    0.077908    0.177198    2.212080 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.077918    0.000880    2.212960 v sine_out[29] (out)
                                              2.212960   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.212960   data arrival time
---------------------------------------------------------------------------------------------
                                              1.537040   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043026    0.001187    1.349719 ^ _132_/A (sg13g2_nand2_2)
     4    0.020531    0.117287    0.120192    1.469912 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117327    0.001786    1.471698 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022021    0.372109    0.356818    1.828516 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.372115    0.001278    1.829794 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004644    0.115123    0.211703    2.041496 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.115123    0.000278    2.041775 v output17/A (sg13g2_buf_1)
     1    0.008461    0.058940    0.154326    2.196100 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.058943    0.000517    2.196617 v sine_out[21] (out)
                                              2.196617   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.196617   data arrival time
---------------------------------------------------------------------------------------------
                                              1.553383   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045558    0.002030    1.508730 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015595    0.276801    0.265805    1.774535 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.276806    0.001020    1.775555 ^ _147_/B (sg13g2_nand2_1)
     2    0.007972    0.118196    0.190007    1.965562 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.118196    0.000531    1.966093 v _149_/B (sg13g2_nand2_1)
     1    0.005100    0.066764    0.097505    2.063598 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.066764    0.000318    2.063916 ^ output10/A (sg13g2_buf_1)
     1    0.007645    0.062807    0.129992    2.193908 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.062807    0.000200    2.194108 ^ sine_out[15] (out)
                                              2.194108   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.194108   data arrival time
---------------------------------------------------------------------------------------------
                                              1.555892   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045558    0.002030    1.508730 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015595    0.276801    0.265805    1.774535 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.276806    0.001015    1.775550 ^ _171_/A (sg13g2_nand2_1)
     1    0.003269    0.094864    0.133693    1.909243 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.094864    0.000129    1.909373 v _172_/B (sg13g2_nand2_1)
     1    0.010185    0.089465    0.114067    2.023439 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.089491    0.001203    2.024642 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.084791    0.158083    2.182725 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.084805    0.001088    2.183813 ^ sine_out[25] (out)
                                              2.183813   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.183813   data arrival time
---------------------------------------------------------------------------------------------
                                              1.566187   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045579    0.002202    1.508902 v _140_/A (sg13g2_nor2_2)
     5    0.019567    0.148594    0.155132    1.664034 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.148603    0.000975    1.665009 ^ _152_/B (sg13g2_nor2_2)
     4    0.019203    0.086754    0.125359    1.790368 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086773    0.001184    1.791552 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003985    0.179156    0.213742    2.005295 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.179156    0.000278    2.005573 ^ output12/A (sg13g2_buf_1)
     1    0.007645    0.066197    0.176550    2.182123 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.066197    0.000200    2.182323 ^ sine_out[17] (out)
                                              2.182323   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.182323   data arrival time
---------------------------------------------------------------------------------------------
                                              1.567677   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043026    0.001187    1.349719 ^ _132_/A (sg13g2_nand2_2)
     4    0.020531    0.117287    0.120192    1.469912 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117327    0.001786    1.471698 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022021    0.372109    0.356818    1.828516 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.372116    0.001285    1.829801 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002801    0.100709    0.194582    2.024382 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.100709    0.000212    2.024594 v output5/A (sg13g2_buf_1)
     1    0.008007    0.056272    0.147062    2.171656 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.056272    0.000187    2.171844 v sine_out[10] (out)
                                              2.171844   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.171844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.578157   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.032347    0.256739    0.494132 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032347    0.000075    0.494208 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008640    0.087603    0.588550    1.082757 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.087603    0.000683    1.083440 ^ fanout75/A (sg13g2_buf_8)
     5    0.037162    0.049515    0.143142    1.226582 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.050079    0.003968    1.230550 ^ fanout74/A (sg13g2_buf_8)
     5    0.028930    0.043011    0.117982    1.348532 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.043026    0.001187    1.349719 ^ _132_/A (sg13g2_nand2_2)
     4    0.020531    0.117287    0.120192    1.469912 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117327    0.001786    1.471698 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022021    0.372109    0.356818    1.828516 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.372119    0.001567    1.830083 ^ _276_/B (sg13g2_nor2_1)
     1    0.006553    0.105302    0.153248    1.983331 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.105302    0.000456    1.983787 v output31/A (sg13g2_buf_1)
     1    0.011552    0.073641    0.162880    2.146667 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.073649    0.000822    2.147490 v sine_out[4] (out)
                                              2.147490   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.147490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.602510   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045464    0.000955    1.507656 v _158_/B (sg13g2_nor2_1)
     3    0.016250    0.229991    0.204308    1.711963 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.230003    0.001393    1.713356 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003156    0.088590    0.160923    1.874279 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.088590    0.000125    1.874403 v _160_/B (sg13g2_nor2_1)
     1    0.005173    0.100584    0.117463    1.991867 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.100584    0.000349    1.992216 ^ output14/A (sg13g2_buf_1)
     1    0.007632    0.063495    0.147127    2.139344 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.063495    0.000199    2.139543 ^ sine_out[19] (out)
                                              2.139543   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.139543   data arrival time
---------------------------------------------------------------------------------------------
                                              1.610457   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093179    0.001851    1.253270 v _142_/B (sg13g2_or2_1)
     7    0.035716    0.198864    0.313797    1.567067 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198889    0.002259    1.569326 v _143_/B (sg13g2_nor2_1)
     2    0.006819    0.137862    0.166971    1.736297 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137862    0.000335    1.736633 ^ _144_/B (sg13g2_nand2_1)
     2    0.008095    0.110493    0.149420    1.886053 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.110493    0.000474    1.886527 v _145_/B (sg13g2_nand2_1)
     1    0.005680    0.069143    0.097854    1.984381 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.069144    0.000361    1.984742 ^ output9/A (sg13g2_buf_1)
     1    0.007647    0.062871    0.131253    2.115995 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.062871    0.000200    2.116195 ^ sine_out[14] (out)
                                              2.116195   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.116195   data arrival time
---------------------------------------------------------------------------------------------
                                              1.633805   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093177    0.001828    1.253246 v fanout69/A (sg13g2_buf_8)
     8    0.038086    0.046812    0.152463    1.405709 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.047203    0.002935    1.408644 v _125_/A (sg13g2_inv_2)
     3    0.019309    0.072459    0.076474    1.485118 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.072470    0.000743    1.485861 ^ fanout54/A (sg13g2_buf_8)
     8    0.038113    0.049849    0.135661    1.621522 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.050210    0.003167    1.624690 ^ _161_/A (sg13g2_nand2_1)
     3    0.016401    0.172117    0.165594    1.790284 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.172119    0.000816    1.791100 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003869    0.103240    0.168618    1.959719 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.103240    0.000237    1.959956 ^ output36/A (sg13g2_buf_1)
     1    0.008562    0.068999    0.152245    2.112201 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.069002    0.000524    2.112725 ^ sine_out[9] (out)
                                              2.112725   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.112725   data arrival time
---------------------------------------------------------------------------------------------
                                              1.637275   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093179    0.001851    1.253270 v _142_/B (sg13g2_or2_1)
     7    0.035716    0.198864    0.313797    1.567067 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198889    0.002259    1.569326 v _143_/B (sg13g2_nor2_1)
     2    0.006819    0.137862    0.166971    1.736297 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137862    0.000335    1.736633 ^ _144_/B (sg13g2_nand2_1)
     2    0.008095    0.110493    0.149420    1.886053 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.110493    0.000468    1.886521 v _212_/B (sg13g2_nor2_1)
     2    0.015054    0.220640    0.219665    2.106186 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.220652    0.001346    2.107532 ^ _213_/C (sg13g2_nand3_1)
     2    0.010228    0.182566    0.255358    2.362890 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.182566    0.000771    2.363661 v _214_/B (sg13g2_xnor2_1)
     1    0.002174    0.057901    0.186349    2.550010 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.057901    0.000140    2.550150 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001796    0.053799    0.595735    3.145885 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.053799    0.000066    3.145951 v _300_/D (sg13g2_dfrbpq_1)
                                              3.145951   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    5.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987191   clock uncertainty
                                  0.000000    4.987191   clock reconvergence pessimism
                                 -0.188203    4.798988   library setup time
                                              4.798988   data required time
---------------------------------------------------------------------------------------------
                                              4.798988   data required time
                                             -3.145951   data arrival time
---------------------------------------------------------------------------------------------
                                              1.653037   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045579    0.002202    1.508902 v _140_/A (sg13g2_nor2_2)
     5    0.019567    0.148594    0.155132    1.664034 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.148603    0.000975    1.665009 ^ _152_/B (sg13g2_nor2_2)
     4    0.019203    0.086754    0.125359    1.790368 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086772    0.001167    1.791535 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005068    0.110439    0.148941    1.940476 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.110440    0.000320    1.940796 ^ output18/A (sg13g2_buf_1)
     1    0.008209    0.067151    0.153379    2.094175 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.067153    0.000495    2.094670 ^ sine_out[22] (out)
                                              2.094670   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.094670   data arrival time
---------------------------------------------------------------------------------------------
                                              1.655330   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093177    0.001828    1.253246 v fanout69/A (sg13g2_buf_8)
     8    0.038086    0.046812    0.152463    1.405709 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.047203    0.002935    1.408644 v _125_/A (sg13g2_inv_2)
     3    0.019309    0.072459    0.076474    1.485118 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.072470    0.000743    1.485861 ^ fanout54/A (sg13g2_buf_8)
     8    0.038113    0.049849    0.135661    1.621522 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.050210    0.003167    1.624690 ^ _161_/A (sg13g2_nand2_1)
     3    0.016401    0.172117    0.165594    1.790284 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.172120    0.000950    1.791234 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002740    0.086667    0.157766    1.949000 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.086667    0.000107    1.949107 ^ output16/A (sg13g2_buf_1)
     1    0.007677    0.063420    0.140602    2.089709 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.063420    0.000201    2.089910 ^ sine_out[20] (out)
                                              2.089910   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.089910   data arrival time
---------------------------------------------------------------------------------------------
                                              1.660090   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045579    0.002202    1.508902 v _140_/A (sg13g2_nor2_2)
     5    0.019567    0.148594    0.155132    1.664034 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.148603    0.000975    1.665009 ^ _152_/B (sg13g2_nor2_2)
     4    0.019203    0.086754    0.125359    1.790368 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086767    0.000995    1.791363 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003519    0.099411    0.134580    1.925943 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.099412    0.000226    1.926169 ^ output6/A (sg13g2_buf_1)
     1    0.007988    0.065492    0.148174    2.074343 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.065494    0.000485    2.074828 ^ sine_out[11] (out)
                                              2.074828   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.074828   data arrival time
---------------------------------------------------------------------------------------------
                                              1.675172   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093179    0.001851    1.253270 v _142_/B (sg13g2_or2_1)
     7    0.035716    0.198864    0.313797    1.567067 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198887    0.002205    1.569272 v _168_/B (sg13g2_nor2_1)
     2    0.007883    0.149720    0.178196    1.747468 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.149720    0.000481    1.747949 ^ _169_/B (sg13g2_nand2_1)
     1    0.003254    0.072547    0.116489    1.864438 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.072547    0.000130    1.864568 v _170_/B (sg13g2_nand2_1)
     1    0.003028    0.047380    0.069468    1.934036 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.047380    0.000118    1.934154 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.089180    0.139595    2.073748 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.089188    0.000908    2.074657 ^ sine_out[24] (out)
                                              2.074657   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.074657   data arrival time
---------------------------------------------------------------------------------------------
                                              1.675343   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093179    0.001851    1.253270 v _142_/B (sg13g2_or2_1)
     7    0.035716    0.198864    0.313797    1.567067 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198888    0.002244    1.569310 v _187_/A2 (sg13g2_o21ai_1)
     1    0.011182    0.228406    0.269616    1.838926 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.228490    0.001023    1.839949 ^ output28/A (sg13g2_buf_1)
     1    0.014115    0.105117    0.220956    2.060905 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.105118    0.000573    2.061478 ^ sine_out[31] (out)
                                              2.061478   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.061478   data arrival time
---------------------------------------------------------------------------------------------
                                              1.688522   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045579    0.002202    1.508902 v _140_/A (sg13g2_nor2_2)
     5    0.019567    0.148594    0.155132    1.664034 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.148603    0.000975    1.665009 ^ _152_/B (sg13g2_nor2_2)
     4    0.019203    0.086754    0.125359    1.790368 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086767    0.001010    1.791378 v _277_/B (sg13g2_nor2_1)
     1    0.004345    0.091121    0.108941    1.900319 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.091121    0.000290    1.900609 ^ output32/A (sg13g2_buf_1)
     1    0.011182    0.084471    0.158660    2.059269 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.084477    0.000788    2.060057 ^ sine_out[5] (out)
                                              2.060057   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.060057   data arrival time
---------------------------------------------------------------------------------------------
                                              1.689943   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093179    0.001851    1.253270 v _142_/B (sg13g2_or2_1)
     7    0.035716    0.198864    0.313797    1.567067 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198889    0.002259    1.569326 v _143_/B (sg13g2_nor2_1)
     2    0.006819    0.137862    0.166971    1.736297 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137862    0.000335    1.736633 ^ _144_/B (sg13g2_nand2_1)
     2    0.008095    0.110493    0.149420    1.886053 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.110493    0.000468    1.886521 v _212_/B (sg13g2_nor2_1)
     2    0.015054    0.220640    0.219665    2.106186 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.220652    0.001346    2.107532 ^ _213_/C (sg13g2_nand3_1)
     2    0.010228    0.182566    0.255358    2.362890 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.182566    0.000675    2.363564 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003288    0.105415    0.103779    2.467344 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.105415    0.000216    2.467560 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003619    0.060236    0.602998    3.070558 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.060236    0.000140    3.070698 ^ _219_/A (sg13g2_inv_1)
     1    0.001858    0.027403    0.045795    3.116493 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027403    0.000124    3.116617 v _301_/D (sg13g2_dfrbpq_1)
                                              3.116617   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    5.237409 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987409   clock uncertainty
                                  0.000000    4.987409   clock reconvergence pessimism
                                 -0.176239    4.811170   library setup time
                                              4.811170   data required time
---------------------------------------------------------------------------------------------
                                              4.811170   data required time
                                             -3.116617   data arrival time
---------------------------------------------------------------------------------------------
                                              1.694553   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002588    0.035309    0.259139    0.496792 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.035309    0.000099    0.496891 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002596    0.054735    0.556900    1.053791 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.054735    0.000103    1.053895 ^ fanout70/A (sg13g2_buf_2)
     5    0.030332    0.109798    0.173723    1.227618 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.109834    0.001882    1.229500 ^ fanout69/A (sg13g2_buf_8)
     8    0.039078    0.051833    0.155432    1.384932 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.052244    0.003304    1.388236 ^ _215_/B (sg13g2_nand3_1)
     2    0.011566    0.209423    0.202565    1.590801 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.209495    0.000850    1.591651 v _284_/B (sg13g2_and2_1)
     1    0.005245    0.047841    0.195064    1.786715 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.047859    0.000314    1.787029 v output7/A (sg13g2_buf_1)
     1    0.008038    0.055489    0.121112    1.908141 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.055489    0.000167    1.908307 v sine_out[12] (out)
                                              1.908307   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.908307   data arrival time
---------------------------------------------------------------------------------------------
                                              1.841693   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    0.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    0.237152 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    0.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002623    0.030438    0.257522    0.495175 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030438    0.000100    0.495275 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002498    0.056931    0.584405    1.079680 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.056931    0.000099    1.079780 v fanout70/A (sg13g2_buf_2)
     5    0.029554    0.093136    0.171639    1.251419 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.093179    0.001851    1.253270 v _142_/B (sg13g2_or2_1)
     7    0.035716    0.198864    0.313797    1.567067 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198881    0.001972    1.569039 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002559    0.087769    0.163132    1.732171 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.087769    0.000099    1.732270 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.063254    0.141036    1.873306 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.063254    0.000200    1.873505 ^ sine_out[16] (out)
                                              1.873505   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.873505   data arrival time
---------------------------------------------------------------------------------------------
                                              1.876495   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002695    0.030751    0.257847    0.495255 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030751    0.000153    0.495408 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011051    0.097594    0.632157    1.127566 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.097594    0.000399    1.127964 v fanout55/A (sg13g2_buf_8)
     8    0.040020    0.047929    0.155756    1.283720 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.048526    0.003618    1.287338 v _191_/B (sg13g2_xnor2_1)
     2    0.008509    0.109961    0.173601    1.460939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109962    0.000549    1.461488 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013426    0.248905    0.258815    1.720303 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.248909    0.000829    1.721131 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016157    0.209480    0.271404    1.992535 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.209482    0.001048    1.993583 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011183    0.222516    0.281188    2.274771 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.222516    0.000627    2.275398 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013969    0.174887    0.245852    2.521249 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.174888    0.000937    2.522187 v _208_/B (sg13g2_xor2_1)
     1    0.002605    0.092344    0.195420    2.717607 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.092345    0.000189    2.717795 v _298_/D (sg13g2_dfrbpq_1)
                                              2.717795   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000498    5.237650 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987650   clock uncertainty
                                  0.000000    4.987650   clock reconvergence pessimism
                                 -0.205699    4.781952   library setup time
                                              4.781952   data required time
---------------------------------------------------------------------------------------------
                                              4.781952   data required time
                                             -2.717795   data arrival time
---------------------------------------------------------------------------------------------
                                              2.064157   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002695    0.030751    0.257847    0.495255 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030751    0.000153    0.495408 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011051    0.097594    0.632157    1.127566 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.097594    0.000399    1.127964 v fanout55/A (sg13g2_buf_8)
     8    0.040020    0.047929    0.155756    1.283720 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.048526    0.003618    1.287338 v _191_/B (sg13g2_xnor2_1)
     2    0.008509    0.109961    0.173601    1.460939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109962    0.000549    1.461488 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013426    0.248905    0.258815    1.720303 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.248909    0.000829    1.721131 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016157    0.209480    0.271404    1.992535 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.209482    0.001048    1.993583 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011183    0.222516    0.281188    2.274771 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.222516    0.000724    2.275494 ^ _204_/B (sg13g2_xor2_1)
     1    0.001827    0.075672    0.202750    2.478245 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.075672    0.000069    2.478314 ^ _297_/D (sg13g2_dfrbpq_1)
                                              2.478314   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    5.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987636   clock uncertainty
                                  0.000000    4.987636   clock reconvergence pessimism
                                 -0.210615    4.777020   library setup time
                                              4.777020   data required time
---------------------------------------------------------------------------------------------
                                              4.777020   data required time
                                             -2.478314   data arrival time
---------------------------------------------------------------------------------------------
                                              2.298707   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002695    0.030751    0.257847    0.495255 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030751    0.000153    0.495408 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011051    0.097594    0.632157    1.127566 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.097594    0.000399    1.127964 v fanout55/A (sg13g2_buf_8)
     8    0.040020    0.047929    0.155756    1.283720 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.048526    0.003618    1.287338 v _191_/B (sg13g2_xnor2_1)
     2    0.008509    0.109961    0.173601    1.460939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109961    0.000442    1.461381 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005172    0.068365    0.643629    2.105011 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.068365    0.000399    2.105410 v _192_/B (sg13g2_xnor2_1)
     1    0.002967    0.063046    0.145861    2.251271 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063046    0.000193    2.251464 v _294_/D (sg13g2_dfrbpq_1)
                                              2.251464   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000687    5.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987393   clock uncertainty
                                  0.000000    4.987393   clock reconvergence pessimism
                                 -0.192394    4.794999   library setup time
                                              4.794999   data required time
---------------------------------------------------------------------------------------------
                                              4.794999   data required time
                                             -2.251464   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543535   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002695    0.030751    0.257847    0.495255 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030751    0.000153    0.495408 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011051    0.097594    0.632157    1.127566 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.097594    0.000399    1.127964 v fanout55/A (sg13g2_buf_8)
     8    0.040020    0.047929    0.155756    1.283720 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.048526    0.003618    1.287338 v _191_/B (sg13g2_xnor2_1)
     2    0.008509    0.109961    0.173601    1.460939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109962    0.000549    1.461488 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013426    0.248905    0.258815    1.720303 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.248909    0.000829    1.721131 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016157    0.209480    0.271404    1.992535 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.209481    0.000962    1.993498 v _200_/A (sg13g2_xor2_1)
     1    0.003505    0.094501    0.217010    2.210508 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.094501    0.000226    2.210734 v _296_/D (sg13g2_dfrbpq_1)
                                              2.210734   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    5.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987653   clock uncertainty
                                  0.000000    4.987653   clock reconvergence pessimism
                                 -0.206676    4.780977   library setup time
                                              4.780977   data required time
---------------------------------------------------------------------------------------------
                                              4.780977   data required time
                                             -2.210734   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570243   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    0.237408 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002695    0.030751    0.257847    0.495255 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030751    0.000153    0.495408 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011051    0.097594    0.632157    1.127566 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.097594    0.000399    1.127964 v fanout55/A (sg13g2_buf_8)
     8    0.040020    0.047929    0.155756    1.283720 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.048526    0.003618    1.287338 v _191_/B (sg13g2_xnor2_1)
     2    0.008509    0.109961    0.173601    1.460939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109962    0.000549    1.461488 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013426    0.248905    0.258815    1.720303 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.248909    0.000832    1.721134 ^ _196_/A (sg13g2_xor2_1)
     1    0.002082    0.086693    0.222016    1.943150 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.086693    0.000075    1.943225 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.943225   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    5.237350 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.987350   clock uncertainty
                                  0.000000    4.987350   clock reconvergence pessimism
                                 -0.214900    4.772450   library setup time
                                              4.772450   data required time
---------------------------------------------------------------------------------------------
                                              4.772450   data required time
                                             -1.943225   data arrival time
---------------------------------------------------------------------------------------------
                                              2.829225   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    0.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011291    0.085139    0.298509    0.535700 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.085142    0.000619    0.536319 ^ _127_/A (sg13g2_inv_1)
     1    0.010530    0.071730    0.094812    0.631131 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.071734    0.000573    0.631704 v output3/A (sg13g2_buf_1)
     1    0.008468    0.058011    0.134621    0.766325 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.058016    0.000584    0.766909 v signB (out)
                                              0.766909   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.766909   data arrival time
---------------------------------------------------------------------------------------------
                                              2.983091   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    0.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011291    0.085139    0.298509    0.535700 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.085146    0.000817    0.536518 ^ output2/A (sg13g2_buf_1)
     1    0.006723    0.057727    0.135346    0.671863 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.057729    0.000403    0.672266 ^ sign (out)
                                              0.672266   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.672266   data arrival time
---------------------------------------------------------------------------------------------
                                              3.077734   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000534    0.237241 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002003    0.029348    0.271442    0.508682 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.029348    0.000075    0.508757 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.017442    0.133922    0.666173    1.174929 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.133933    0.001227    1.176157 v fanout77/A (sg13g2_buf_8)
     6    0.033020    0.045976    0.168682    1.344839 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.045976    0.000784    1.345623 v _128_/A (sg13g2_inv_2)
     5    0.030659    0.107623    0.101247    1.446870 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107670    0.001905    1.448776 ^ _293_/D (sg13g2_dfrbpq_2)
                                              1.448776   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000534    5.237241 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.987240   clock uncertainty
                                  0.000000    4.987240   clock reconvergence pessimism
                                 -0.223454    4.763786   library setup time
                                              4.763786   data required time
---------------------------------------------------------------------------------------------
                                              4.763786   data required time
                                             -1.448776   data arrival time
---------------------------------------------------------------------------------------------
                                              3.315011   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045954    0.002915    1.314171 v _288_/A (sg13g2_inv_1)
     1    0.006812    0.056642    0.064995    1.379166 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.056650    0.000511    1.379677 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.379677   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    5.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987636   clock uncertainty
                                  0.000000    4.987636   clock reconvergence pessimism
                                 -0.214352    4.773284   library recovery time
                                              4.773284   data required time
---------------------------------------------------------------------------------------------
                                              4.773284   data required time
                                             -1.379677   data arrival time
---------------------------------------------------------------------------------------------
                                              3.393607   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045901    0.002553    1.313809 v _289_/A (sg13g2_inv_1)
     1    0.006305    0.053641    0.062618    1.376427 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.053647    0.000452    1.376879 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.376879   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000498    5.237650 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987650   clock uncertainty
                                  0.000000    4.987650   clock reconvergence pessimism
                                 -0.213171    4.774479   library recovery time
                                              4.774479   data required time
---------------------------------------------------------------------------------------------
                                              4.774479   data required time
                                             -1.376879   data arrival time
---------------------------------------------------------------------------------------------
                                              3.397601   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045879    0.002393    1.313649 v _292_/A (sg13g2_inv_1)
     1    0.006193    0.052982    0.062082    1.375731 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.052988    0.000455    1.376186 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.376186   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000702    5.237409 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987409   clock uncertainty
                                  0.000000    4.987409   clock reconvergence pessimism
                                 -0.212897    4.774511   library recovery time
                                              4.774511   data required time
---------------------------------------------------------------------------------------------
                                              4.774511   data required time
                                             -1.376186   data arrival time
---------------------------------------------------------------------------------------------
                                              3.398325   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045837    0.001621    1.312877 v _291_/A (sg13g2_inv_1)
     1    0.005779    0.050542    0.060131    1.373008 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.050566    0.000420    1.373428 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.373428   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000485    5.237191 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987191   clock uncertainty
                                  0.000000    4.987191   clock reconvergence pessimism
                                 -0.211944    4.775247   library recovery time
                                              4.775247   data required time
---------------------------------------------------------------------------------------------
                                              4.775247   data required time
                                             -1.373428   data arrival time
---------------------------------------------------------------------------------------------
                                              3.401819   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045912    0.002631    1.313887 v _286_/A (sg13g2_inv_1)
     1    0.005909    0.051314    0.060749    1.374635 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.051339    0.000449    1.375084 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.375084   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000644    5.237350 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.987350   clock uncertainty
                                  0.000000    4.987350   clock reconvergence pessimism
                                 -0.210048    4.777303   library recovery time
                                              4.777303   data required time
---------------------------------------------------------------------------------------------
                                              4.777303   data required time
                                             -1.375084   data arrival time
---------------------------------------------------------------------------------------------
                                              3.402218   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045924    0.002716    1.313972 v _290_/A (sg13g2_inv_1)
     1    0.005631    0.049690    0.059546    1.373519 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.049690    0.000229    1.373748 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.373748   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000514    5.237667 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.987667   clock uncertainty
                                  0.000000    4.987667   clock reconvergence pessimism
                                 -0.209406    4.778262   library recovery time
                                              4.778262   data required time
---------------------------------------------------------------------------------------------
                                              4.778262   data required time
                                             -1.373748   data arrival time
---------------------------------------------------------------------------------------------
                                              3.404513   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045930    0.002758    1.314014 v _287_/A (sg13g2_inv_1)
     1    0.005129    0.046796    0.057188    1.371202 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046796    0.000207    1.371409 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.371409   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000500    5.237653 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987653   clock uncertainty
                                  0.000000    4.987653   clock reconvergence pessimism
                                 -0.210476    4.777177   library recovery time
                                              4.777177   data required time
---------------------------------------------------------------------------------------------
                                              4.777177   data required time
                                             -1.371409   data arrival time
---------------------------------------------------------------------------------------------
                                              3.405768   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045841    0.001779    1.313035 v _285_/A (sg13g2_inv_1)
     1    0.005183    0.047094    0.057326    1.370360 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.047097    0.000396    1.370757 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.370757   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000687    5.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987393   clock uncertainty
                                  0.000000    4.987393   clock reconvergence pessimism
                                 -0.210579    4.776814   library recovery time
                                              4.776814   data required time
---------------------------------------------------------------------------------------------
                                              4.776814   data required time
                                             -1.370757   data arrival time
---------------------------------------------------------------------------------------------
                                              3.406057   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104532    0.001217    1.154418 v _129_/A (sg13g2_inv_1)
     1    0.005485    0.059442    0.080993    1.235411 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.059442    0.000225    1.235636 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.235636   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    5.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105950    5.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036819    0.000534    5.237241 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.987240   clock uncertainty
                                  0.000000    4.987240   clock reconvergence pessimism
                                 -0.213274    4.773966   library recovery time
                                              4.773966   data required time
---------------------------------------------------------------------------------------------
                                              4.773966   data required time
                                             -1.235636   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538330   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.027322    0.003279    1.003279 v rst (in)
                                                         rst (net)
                      0.027322    0.000000    1.003279 v input1/A (sg13g2_buf_1)
     2    0.017953    0.104517    0.149922    1.153201 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104537    0.001391    1.154592 v fanout78/A (sg13g2_buf_8)
     8    0.035356    0.045815    0.156664    1.311256 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045954    0.002915    1.314171 v _288_/A (sg13g2_inv_1)
     1    0.006812    0.056642    0.064995    1.379166 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.056650    0.000511    1.379677 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.379677   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013854    0.047582    0.018318    5.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    5.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    5.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037674    0.000902    5.131259 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020277    0.036747    0.105893    5.237153 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036747    0.000484    5.237636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.987636   clock uncertainty
                                  0.000000    4.987636   clock reconvergence pessimism
                                 -0.214352    4.773284   library recovery time
                                              4.773284   data required time
---------------------------------------------------------------------------------------------
                                              4.773284   data required time
                                             -1.379677   data arrival time
---------------------------------------------------------------------------------------------
                                              3.393607   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013854    0.047582    0.018318    0.018318 ^ clk (in)
                                                         clk (net)
                      0.047591    0.000000    0.018318 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021148    0.037672    0.112040    0.130358 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037672    0.000398    0.130756 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020384    0.036819    0.105951    0.236706 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036820    0.000686    0.237393 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002086    0.028093    0.255414    0.492807 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028093    0.000077    0.492884 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008329    0.083548    0.615370    1.108254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.083548    0.000657    1.108911 v fanout75/A (sg13g2_buf_8)
     5    0.036365    0.045723    0.146104    1.255016 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.046264    0.003872    1.258887 v fanout74/A (sg13g2_buf_8)
     5    0.027978    0.040657    0.122644    1.381531 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.040665    0.000746    1.382278 v fanout73/A (sg13g2_buf_8)
     8    0.036954    0.045458    0.124422    1.506700 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045579    0.002202    1.508902 v _140_/A (sg13g2_nor2_2)
     5    0.019567    0.148594    0.155132    1.664034 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.148604    0.001028    1.665062 ^ _225_/A2 (sg13g2_a21oi_1)
     2    0.009856    0.129349    0.185908    1.850970 v _225_/Y (sg13g2_a21oi_1)
                                                         _050_ (net)
                      0.129352    0.000882    1.851852 v _263_/B1 (sg13g2_a221oi_1)
     1    0.005279    0.208473    0.247508    2.099360 ^ _263_/Y (sg13g2_a221oi_1)
                                                         _087_ (net)
                      0.208473    0.000341    2.099701 ^ _264_/B (sg13g2_nor2_1)
     1    0.004058    0.066348    0.102026    2.201726 v _264_/Y (sg13g2_nor2_1)
                                                         _088_ (net)
                      0.066349    0.000281    2.202008 v _265_/C (sg13g2_nor3_1)
     1    0.006142    0.176245    0.173825    2.375833 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.176245    0.000380    2.376213 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.008200    0.127320    0.194062    2.570275 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.127324    0.000826    2.571101 v output15/A (sg13g2_buf_1)
     1    0.013749    0.085045    0.180302    2.751403 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.085058    0.001076    2.752479 v sine_out[1] (out)
                                              2.752479   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.752479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.997521   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.745283e-05 0.000000e+00 2.169853e-08 7.747453e-05  59.9%
Combinational        9.038982e-07 1.264971e-06 1.987337e-07 2.367603e-06   1.8%
Clock                3.510278e-05 1.441896e-05 1.801490e-08 4.953976e-05  38.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.134595e-04 1.568393e-05 2.384472e-07 1.293819e-04 100.0%
                            87.7%        12.1%         0.2%
%OL_METRIC_F power__internal__total 0.00011345950770191848
%OL_METRIC_F power__switching__total 1.5683932360843755e-5
%OL_METRIC_F power__leakage__total 2.384471713412495e-7
%OL_METRIC_F power__total 0.00012938189320266247

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.25042613136447855
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.237241 source latency _293_/CLK ^
-0.237667 target latency _299_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250426 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.25047570282393006
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.237667 source latency _299_/CLK ^
-0.237191 target latency _300_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250476 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.7785932119408042
nom_slow_1p08V_125C: 0.7785932119408042
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 0.9975214270274255
nom_slow_1p08V_125C: 0.9975214270274255
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.778593
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 1.312623
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.237191         network latency _300_/CLK
        0.237667 network latency _299_/CLK
---------------
0.237191 0.237667 latency
        0.000476 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.243641         network latency _300_/CLK
        0.244284 network latency _299_/CLK
---------------
0.243641 0.244284 latency
        0.000643 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.69 fmax = 271.20
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_slow_1p08V_125C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/55-openroad-stapostpnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.lib…
