[
    {
        "dcterms:creator": [
            "Kirti Bhanushali",
            "W. Rhett Davis"
        ],
        "dcterms:description": "A dataset consisting of SRAM layout clips used to train a convolutional neural network for detecting design rule checking (DRC) violations.",
        "dcterms:title": "SRAM Layout Clips",
        "dcterms:issued": "2015",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Electronic Design Automation",
            "Machine Learning"
        ],
        "dcat:keyword": [
            "SRAM designs",
            "DRC violations",
            "layout clips",
            "deep learning"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "Image",
        "mls:task": [
            "Design Rule Checking"
        ]
    },
    {
        "dcterms:creator": [
            "J. Buurma",
            "R. Sayah",
            "F. Valente",
            "C. Rodgers"
        ],
        "dcterms:description": "A dataset that bridges the gap between design rule checking (DRC) and design for manufacturing (DFM), providing more information about parameterized patterns.",
        "dcterms:title": "OpenDFM",
        "dcterms:issued": "2012",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Design for Manufacturing",
            "Electronic Design Automation"
        ],
        "dcat:keyword": [
            "DRC",
            "DFM",
            "parameterized patterns"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "Kirti Bhanushali",
            "W. Rhett Davis"
        ],
        "dcterms:description": "An open-source predictive process design kit for 15nm FinFET technology, used in the generation of DRC rules.",
        "dcterms:title": "FreePDK15",
        "dcterms:issued": "2015",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Electronic Design Automation",
            "Predictive Process Design"
        ],
        "dcat:keyword": [
            "15nm technology",
            "FinFET",
            "design rules"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "Rongjian Liang",
            "Hua Xiang",
            "Diwesh Pandey",
            "Lakshmi Reddy",
            "Shyam Ramji",
            "Gi-Joon Nam",
            "Jiang Hu"
        ],
        "dcterms:description": "A dataset used for predicting DRC hotspots at sub-10nm process nodes using a customized convolutional network.",
        "dcterms:title": "DRC Hotspot Dataset",
        "dcterms:issued": "2020",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Hotspot Detection",
            "Machine Learning"
        ],
        "dcat:keyword": [
            "DRC hotspots",
            "sub-10nm",
            "convolutional network"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Hotspot Prediction"
        ]
    }
]