<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>espSID_top.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>espSID_top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3-18-2016" design="espSID_top" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  2:23PM" version="1.0"/><inputs id="mosi"/><inputs id="sclk"/><inputs id="ss"/><global_inputs id="clk" pinnum="GCK3" use="GCK3" userloc="P1"/><pin id="FB1_MC2_PIN39" pinnum="39" signal="led_d1" use="O"/><pin id="FB1_MC5_PIN40" pinnum="40"/><pin id="FB1_MC6_PIN41" pinnum="41" signal="sid_data0_SPECSIG" use="O"/><pin id="FB1_MC8_PIN42" pinnum="42"/><pin id="FB1_MC9_PIN43" pinnum="43"/><pin id="FB1_MC11_PIN44" pinnum="44"/><pin id="FB1_MC14_PIN1" pinnum="1" signal="clk" use="GCK"/><pin id="FB1_MC15_PIN2" pinnum="2" signal="spibit_cnt0_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN3" pinnum="3" signal="sid_clk" use="O"/><pin id="FB2_MC2_PIN29" pinnum="29" signal="sid_rw" use="O"/><pin id="FB2_MC5_PIN30" pinnum="30" signal="sid_data5_SPECSIG" use="O"/><pin id="FB2_MC6_PIN31" pinnum="31" signal="sid_data2_SPECSIG" use="O"/><pin id="FB2_MC8_PIN32" pinnum="32" signal="sid_data1_SPECSIG" use="O"/><pin id="FB2_MC9_PIN33" pinnum="33" signal="mosi" use="I"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="sclk" use="I"/><pin id="FB2_MC14_PIN36" pinnum="36" signal="spibit_cnt4_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC15_PIN37" pinnum="37" signal="spibit_cnt3_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC17_PIN38" pinnum="38" signal="led_d2" use="O"/><pin id="FB3_MC2_PIN5" pinnum="5" signal="sid_cs" use="O"/><pin id="FB3_MC5_PIN6" pinnum="6" signal="sid_data3_SPECSIG" use="O"/><pin id="FB3_MC8_PIN7" pinnum="7" signal="sid_addr3_SPECSIG" use="O"/><pin id="FB3_MC9_PIN8" pinnum="8"/><pin id="FB3_MC11_PIN12" pinnum="12" signal="sid_addr1_SPECSIG" use="O"/><pin id="FB3_MC14_PIN13" pinnum="13" signal="spimosi_r1_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC15_PIN14" pinnum="14" signal="sid_addr0_SPECSIG" use="O"/><pin id="FB3_MC16_PIN18" pinnum="18" signal="spimosi_r0_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC17_PIN16" pinnum="16" signal="sid_data6_SPECSIG" use="O"/><pin id="FB4_MC2_PIN19" pinnum="19"/><pin id="FB4_MC5_PIN20" pinnum="20" signal="sid_addr4_SPECSIG" use="O"/><pin id="FB4_MC8_PIN21" pinnum="21" signal="sid_addr2_SPECSIG" use="O"/><pin id="FB4_MC11_PIN22" pinnum="22" signal="ss" use="I"/><pin id="FB4_MC14_PIN23" pinnum="23" signal="sid_data7_SPECSIG" use="O"/><pin id="FB4_MC15_PIN27" pinnum="27"/><pin id="FB4_MC17_PIN28" pinnum="28" signal="sid_data4_SPECSIG" use="O"/><fblock id="FB1" inputUse="15" pinUse="3"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39" sigUse="0" signal="led_d1"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41" sigUse="7" signal="sid_data0_SPECSIG"><pterms pt1="FB1_6_1" pt2="FB1_6_2"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44"/><macrocell id="FB1_MC12" sigUse="1" signal="spisclk_r2_SPECSIG"><pterms pt1="FB1_12_1"/></macrocell><macrocell id="FB1_MC13" sigUse="2" signal="dividerclk_counter2_SPECSIG"><pterms pt1="FB1_13_1"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1" sigUse="0" signal="dividerclk_counter0_SPECSIG"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2" sigUse="4" signal="spibit_cnt0_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2"/></macrocell><macrocell id="FB1_MC16" sigUse="4" signal="dividerclk_counter3_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3" sigUse="4" signal="sid_clk"><pterms pt1="FB1_17_1"/></macrocell><macrocell id="FB1_MC18" sigUse="4" signal="dividerclk_counter1_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="dividerclk_counter0_SPECSIG"/><fbinput id="FB1_I2" signal="dividerclk_counter1_SPECSIG"/><fbinput id="FB1_I3" signal="dividerclk_counter2_SPECSIG"/><fbinput id="FB1_I4" signal="dividerclk_counter3_SPECSIG"/><fbinput id="FB1_I5" signal="led_d2"/><fbinput id="FB1_I6" signal="ram_in0_SPECSIG"/><fbinput id="FB1_I7" signal="spibit_cnt0_SPECSIG"/><fbinput id="FB1_I8" signal="spisclk_r1_SPECSIG"/><fbinput id="FB1_I9" signal="spisclk_r2_SPECSIG"/><fbinput id="FB1_I10" signal="write_addr0_SPECSIG"/><fbinput id="FB1_I11" signal="write_addr1_SPECSIG"/><fbinput id="FB1_I12" signal="write_addr2_SPECSIG"/><fbinput id="FB1_I13" signal="write_addr3_SPECSIG"/><fbinput id="FB1_I14" signal="write_addr4_SPECSIG"/><fbinput id="FB1_I15" signal="write_en"/><pterm id="FB1_6_1"><signal id="ram_in0_SPECSIG"/></pterm><pterm id="FB1_6_2"><signal id="write_en"/><signal id="write_addr0_SPECSIG" negated="ON"/><signal id="write_addr1_SPECSIG" negated="ON"/><signal id="write_addr2_SPECSIG" negated="ON"/><signal id="write_addr3_SPECSIG" negated="ON"/><signal id="write_addr4_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="spisclk_r1_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="dividerclk_counter0_SPECSIG"/><signal id="dividerclk_counter1_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="spibit_cnt0_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB1_15_2"><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB1_16_1"><signal id="dividerclk_counter0_SPECSIG"/><signal id="dividerclk_counter1_SPECSIG"/><signal id="dividerclk_counter2_SPECSIG"/></pterm><pterm id="FB1_16_2"><signal id="dividerclk_counter0_SPECSIG"/><signal id="dividerclk_counter1_SPECSIG" negated="ON"/><signal id="dividerclk_counter2_SPECSIG" negated="ON"/><signal id="dividerclk_counter3_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="dividerclk_counter0_SPECSIG"/><signal id="dividerclk_counter1_SPECSIG" negated="ON"/><signal id="dividerclk_counter2_SPECSIG" negated="ON"/><signal id="dividerclk_counter3_SPECSIG"/></pterm><pterm id="FB1_18_1"><signal id="dividerclk_counter0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="dividerclk_counter1_SPECSIG" negated="ON"/><signal id="dividerclk_counter2_SPECSIG" negated="ON"/><signal id="dividerclk_counter3_SPECSIG"/></pterm><equation id="led_d1" userloc="P39"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sid_data0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_6_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB1_6_2"/></ce><prld ptindx="GND"/></equation><equation id="spisclk_r2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_12_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="dividerclk_counter2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_13_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="dividerclk_counter0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spibit_cnt0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="dividerclk_counter3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_16_1"/><eq_pterm ptindx="FB1_16_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="sid_clk" regUse="T" userloc="P3"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB1_17_1"/></ce><prld ptindx="GND"/></equation><equation id="dividerclk_counter1_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="13" pinUse="7"><macrocell id="FB2_MC1" sigUse="6" signal="write_en"><pterms pt1="FB2_1_1"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29" sigUse="0" signal="sid_rw"/><macrocell id="FB2_MC3" sigUse="7" signal="write_addr4_SPECSIG"><pterms pt1="FB2_3_1" pt2="FB2_3_2"/></macrocell><macrocell id="FB2_MC4" sigUse="7" signal="write_addr3_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30" sigUse="0" signal="sid_data5_SPECSIG"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31" sigUse="0" signal="sid_data2_SPECSIG"/><macrocell id="FB2_MC7" sigUse="7" signal="write_addr2_SPECSIG"><pterms pt1="FB2_7_1" pt2="FB2_7_2"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32" sigUse="0" signal="sid_data1_SPECSIG"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33" sigUse="7" signal="write_addr1_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2"/></macrocell><macrocell id="FB2_MC10" sigUse="7" signal="write_addr0_SPECSIG"><pterms pt1="FB2_10_1" pt2="FB2_10_2"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34" sigUse="11" signal="spibit_cnt7_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2"/></macrocell><macrocell id="FB2_MC12" sigUse="10" signal="spibit_cnt6_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2"/></macrocell><macrocell id="FB2_MC13" sigUse="9" signal="spibit_cnt5_SPECSIG"><pterms pt1="FB2_13_1" pt2="FB2_13_2"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36" sigUse="8" signal="spibit_cnt4_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37" sigUse="7" signal="spibit_cnt3_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16" sigUse="6" signal="spibit_cnt2_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38" sigUse="1" signal="led_d2"><pterms pt1="FB2_17_1"/></macrocell><macrocell id="FB2_MC18" sigUse="7" signal="ram_in0_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2"/></macrocell><fbinput id="FB2_I1" signal="led_d2"/><fbinput id="FB2_I2" signal="spibit_cnt0_SPECSIG"/><fbinput id="FB2_I3" signal="spibit_cnt1_SPECSIG"/><fbinput id="FB2_I4" signal="spibit_cnt2_SPECSIG"/><fbinput id="FB2_I5" signal="spibit_cnt3_SPECSIG"/><fbinput id="FB2_I6" signal="spibit_cnt4_SPECSIG"/><fbinput id="FB2_I7" signal="spibit_cnt5_SPECSIG"/><fbinput id="FB2_I8" signal="spibit_cnt6_SPECSIG"/><fbinput id="FB2_I9" signal="spibit_cnt7_SPECSIG"/><fbinput id="FB2_I10" signal="spimosi_r1_SPECSIG"/><fbinput id="FB2_I11" signal="spisclk_r1_SPECSIG"/><fbinput id="FB2_I12" signal="spisclk_r2_SPECSIG"/><fbinput id="FB2_I13" signal="spiss_r0_SPECSIG"/><pterm id="FB2_1_1"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_3_1"><signal id="spibit_cnt7_SPECSIG"/></pterm><pterm id="FB2_3_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_4_1"><signal id="spibit_cnt6_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_7_1"><signal id="spibit_cnt5_SPECSIG"/></pterm><pterm id="FB2_7_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_9_1"><signal id="spibit_cnt4_SPECSIG"/></pterm><pterm id="FB2_9_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_10_1"><signal id="spibit_cnt3_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_11_1"><signal id="spibit_cnt7_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB2_11_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spibit_cnt3_SPECSIG"/><signal id="spibit_cnt4_SPECSIG"/><signal id="spibit_cnt5_SPECSIG"/><signal id="spibit_cnt6_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_12_1"><signal id="spibit_cnt6_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB2_12_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spibit_cnt3_SPECSIG"/><signal id="spibit_cnt4_SPECSIG"/><signal id="spibit_cnt5_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_13_1"><signal id="spibit_cnt5_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB2_13_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spibit_cnt3_SPECSIG"/><signal id="spibit_cnt4_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_14_1"><signal id="spibit_cnt4_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB2_14_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spibit_cnt3_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_15_1"><signal id="spibit_cnt3_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB2_15_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_16_1"><signal id="spibit_cnt2_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB2_16_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><pterm id="FB2_17_1"><signal id="spiss_r0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="spimosi_r1_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spibit_cnt1_SPECSIG"/><signal id="spibit_cnt2_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><equation id="write_en" regUse="D"><d2><eq_pterm ptindx="FB2_1_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="sid_rw"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="write_addr4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_3_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB2_3_2"/></ce><prld ptindx="GND"/></equation><equation id="write_addr3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_4_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB2_4_2"/></ce><prld ptindx="GND"/></equation><equation id="sid_data5_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sid_data2_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="write_addr2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_7_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB2_7_2"/></ce><prld ptindx="GND"/></equation><equation id="sid_data1_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="write_addr1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_9_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB2_9_2"/></ce><prld ptindx="GND"/></equation><equation id="write_addr0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_10_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB2_10_2"/></ce><prld ptindx="GND"/></equation><equation id="spibit_cnt7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_11_1"/><eq_pterm ptindx="FB2_11_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spibit_cnt6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_12_1"/><eq_pterm ptindx="FB2_12_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spibit_cnt5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_13_1"/><eq_pterm ptindx="FB2_13_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spibit_cnt4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_14_1"/><eq_pterm ptindx="FB2_14_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spibit_cnt3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spibit_cnt2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_16_1"/><eq_pterm ptindx="FB2_16_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="led_d2" regUse="D" userloc="P38"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="VCC"/></equation><equation id="ram_in0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB2_18_2"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="10" pinUse="6"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5" sigUse="0" signal="sid_cs"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6" sigUse="0" signal="sid_data3_SPECSIG"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7" sigUse="0" signal="sid_addr3_SPECSIG"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8"/><macrocell id="FB3_MC10" sigUse="1" signal="spiss_r0_SPECSIG"><pterms pt1="FB3_10_1"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12" sigUse="0" signal="sid_addr1_SPECSIG"/><macrocell id="FB3_MC12" sigUse="1" signal="spisclk_r1_SPECSIG"><pterms pt1="FB3_12_1"/></macrocell><macrocell id="FB3_MC13" sigUse="1" signal="spisclk_r0_SPECSIG"><pterms pt1="FB3_13_1"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13" sigUse="1" signal="spimosi_r1_SPECSIG"><pterms pt1="FB3_14_1"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14" sigUse="0" signal="sid_addr0_SPECSIG"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18" sigUse="1" signal="spimosi_r0_SPECSIG"><pterms pt1="FB3_16_1"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16" sigUse="0" signal="sid_data6_SPECSIG"/><macrocell id="FB3_MC18" sigUse="5" signal="spibit_cnt1_SPECSIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2"/></macrocell><fbinput id="FB3_I1" signal="led_d2"/><fbinput id="FB3_I2" signal="mosi"/><fbinput id="FB3_I3" signal="sclk"/><fbinput id="FB3_I4" signal="spibit_cnt0_SPECSIG"/><fbinput id="FB3_I5" signal="spibit_cnt1_SPECSIG"/><fbinput id="FB3_I6" signal="spimosi_r0_SPECSIG"/><fbinput id="FB3_I7" signal="spisclk_r0_SPECSIG"/><fbinput id="FB3_I8" signal="spisclk_r1_SPECSIG"/><fbinput id="FB3_I9" signal="spisclk_r2_SPECSIG"/><fbinput id="FB3_I10" signal="ss"/><pterm id="FB3_10_1"><signal id="ss"/></pterm><pterm id="FB3_12_1"><signal id="spisclk_r0_SPECSIG"/></pterm><pterm id="FB3_13_1"><signal id="sclk"/></pterm><pterm id="FB3_14_1"><signal id="spimosi_r0_SPECSIG"/></pterm><pterm id="FB3_16_1"><signal id="mosi"/></pterm><pterm id="FB3_18_1"><signal id="spibit_cnt1_SPECSIG"/><signal id="led_d2" negated="ON"/></pterm><pterm id="FB3_18_2"><signal id="spibit_cnt0_SPECSIG"/><signal id="spisclk_r1_SPECSIG"/><signal id="spisclk_r2_SPECSIG" negated="ON"/><signal id="led_d2"/></pterm><equation id="sid_cs"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sid_data3_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sid_addr3_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="spiss_r0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_10_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="sid_addr1_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="spisclk_r1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_12_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spisclk_r0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_13_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="spimosi_r1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_14_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="sid_addr0_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="spimosi_r0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="sid_data6_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="spibit_cnt1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="0" pinUse="5"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20" sigUse="0" signal="sid_addr4_SPECSIG"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21" sigUse="0" signal="sid_addr2_SPECSIG"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23" sigUse="0" signal="sid_data7_SPECSIG"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28" sigUse="0" signal="sid_data4_SPECSIG"/><macrocell id="FB4_MC18"/><equation id="sid_addr4_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sid_addr2_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sid_data7_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sid_data4_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'espSID_top.ise'.</warning><warning>Cpld:1007 - Removing unused input(s) 'rst'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="sid_data0_SPECSIG" value="sid_data&lt;0&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="spibit_cnt0_SPECSIG" value="spi/bit_cnt&lt;0&gt;"/><specSig signal="sid_data5_SPECSIG" value="sid_data&lt;5&gt;"/><specSig signal="sid_data2_SPECSIG" value="sid_data&lt;2&gt;"/><specSig signal="sid_data1_SPECSIG" value="sid_data&lt;1&gt;"/><specSig signal="spibit_cnt4_SPECSIG" value="spi/bit_cnt&lt;4&gt;"/><specSig signal="spibit_cnt3_SPECSIG" value="spi/bit_cnt&lt;3&gt;"/><specSig signal="sid_data3_SPECSIG" value="sid_data&lt;3&gt;"/><specSig signal="sid_addr3_SPECSIG" value="sid_addr&lt;3&gt;"/><specSig signal="sid_addr1_SPECSIG" value="sid_addr&lt;1&gt;"/><specSig signal="spimosi_r1_SPECSIG" value="spi/mosi_r&lt;1&gt;"/><specSig signal="sid_addr0_SPECSIG" value="sid_addr&lt;0&gt;"/><specSig signal="spimosi_r0_SPECSIG" value="spi/mosi_r&lt;0&gt;"/><specSig signal="sid_data6_SPECSIG" value="sid_data&lt;6&gt;"/><specSig signal="sid_addr4_SPECSIG" value="sid_addr&lt;4&gt;"/><specSig signal="sid_addr2_SPECSIG" value="sid_addr&lt;2&gt;"/><specSig signal="sid_data7_SPECSIG" value="sid_data&lt;7&gt;"/><specSig signal="sid_data4_SPECSIG" value="sid_data&lt;4&gt;"/><specSig signal="spisclk_r2_SPECSIG" value="spi/sclk_r&lt;2&gt;"/><specSig signal="dividerclk_counter2_SPECSIG" value="divider/clk_counter&lt;2&gt;"/><specSig signal="dividerclk_counter0_SPECSIG" value="divider/clk_counter&lt;0&gt;"/><specSig signal="dividerclk_counter3_SPECSIG" value="divider/clk_counter&lt;3&gt;"/><specSig signal="dividerclk_counter1_SPECSIG" value="divider/clk_counter&lt;1&gt;"/><specSig signal="ram_in0_SPECSIG" value="ram_in&lt;0&gt;"/><specSig signal="spisclk_r1_SPECSIG" value="spi/sclk_r&lt;1&gt;"/><specSig signal="write_addr0_SPECSIG" value="write_addr&lt;0&gt;"/><specSig signal="write_addr1_SPECSIG" value="write_addr&lt;1&gt;"/><specSig signal="write_addr2_SPECSIG" value="write_addr&lt;2&gt;"/><specSig signal="write_addr3_SPECSIG" value="write_addr&lt;3&gt;"/><specSig signal="write_addr4_SPECSIG" value="write_addr&lt;4&gt;"/><specSig signal="spibit_cnt7_SPECSIG" value="spi/bit_cnt&lt;7&gt;"/><specSig signal="spibit_cnt6_SPECSIG" value="spi/bit_cnt&lt;6&gt;"/><specSig signal="spibit_cnt5_SPECSIG" value="spi/bit_cnt&lt;5&gt;"/><specSig signal="spibit_cnt2_SPECSIG" value="spi/bit_cnt&lt;2&gt;"/><specSig signal="spibit_cnt1_SPECSIG" value="spi/bit_cnt&lt;1&gt;"/><specSig signal="spiss_r0_SPECSIG" value="spi/ss_r&lt;0&gt;"/><specSig signal="spisclk_r0_SPECSIG" value="spi/sclk_r&lt;0&gt;"/></document>
