#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x603594bcde50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x603594bcbac0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x603594bff940_0 .net "DataAdr", 31 0, v0x603594bf75b0_0;  1 drivers
v0x603594bffa20_0 .net "MemWrite", 0 0, L_0x603594bfff30;  1 drivers
v0x603594bffae0_0 .net "WriteData", 31 0, L_0x603594c11970;  1 drivers
v0x603594bffb80_0 .var "clk", 0 0;
v0x603594bffc20_0 .var "reset", 0 0;
E_0x603594b927d0 .event negedge, v0x603594bf3020_0;
S_0x603594bd9b60 .scope module, "dut" "top" 3 8, 4 1 0, S_0x603594bcbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x603594bff1e0_0 .net "DataAdr", 31 0, v0x603594bf75b0_0;  alias, 1 drivers
v0x603594bff2c0_0 .net "Instr", 31 0, L_0x603594c12bc0;  1 drivers
v0x603594bff380_0 .net "MemWrite", 0 0, L_0x603594bfff30;  alias, 1 drivers
v0x603594bff4b0_0 .net "PC", 31 0, v0x603594bf9f90_0;  1 drivers
v0x603594bff550_0 .net "ReadData", 31 0, L_0x603594c13b00;  1 drivers
v0x603594bff6a0_0 .net "WriteData", 31 0, L_0x603594c11970;  alias, 1 drivers
v0x603594bff760_0 .net "clk", 0 0, v0x603594bffb80_0;  1 drivers
v0x603594bff800_0 .net "reset", 0 0, v0x603594bffc20_0;  1 drivers
S_0x603594bd4d50 .scope module, "dmem" "dmem" 4 12, 5 1 0, S_0x603594bd9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x603594c13b00 .functor BUFZ 32, L_0x603594c13970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x603594bce6a0 .array "RAM", 0 63, 31 0;
v0x603594b8c5e0_0 .net *"_ivl_0", 31 0, L_0x603594c13970;  1 drivers
v0x603594b94ca0_0 .net *"_ivl_3", 29 0, L_0x603594c13a10;  1 drivers
v0x603594b8aef0_0 .net "a", 31 0, v0x603594bf75b0_0;  alias, 1 drivers
v0x603594bf3020_0 .net "clk", 0 0, v0x603594bffb80_0;  alias, 1 drivers
v0x603594bf30e0_0 .net "rd", 31 0, L_0x603594c13b00;  alias, 1 drivers
v0x603594bf31c0_0 .net "wd", 31 0, L_0x603594c11970;  alias, 1 drivers
v0x603594bf32a0_0 .net "we", 0 0, L_0x603594bfff30;  alias, 1 drivers
E_0x603594b92a50 .event posedge, v0x603594bf3020_0;
L_0x603594c13970 .array/port v0x603594bce6a0, L_0x603594c13a10;
L_0x603594c13a10 .part v0x603594bf75b0_0, 2, 30;
S_0x603594bf3400 .scope module, "imem" "imem" 4 11, 6 1 0, S_0x603594bd9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x603594c12bc0 .functor BUFZ 32, L_0x603594c13790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x603594bf3600 .array "RAM", 63 0, 31 0;
v0x603594bf36e0_0 .net *"_ivl_0", 31 0, L_0x603594c13790;  1 drivers
v0x603594bf37c0_0 .net *"_ivl_3", 29 0, L_0x603594c13830;  1 drivers
v0x603594bf3880_0 .net "a", 31 0, v0x603594bf9f90_0;  alias, 1 drivers
v0x603594bf3960_0 .net "rd", 31 0, L_0x603594c12bc0;  alias, 1 drivers
L_0x603594c13790 .array/port v0x603594bf3600, L_0x603594c13830;
L_0x603594c13830 .part v0x603594bf9f90_0, 2, 30;
S_0x603594bf3af0 .scope module, "rvsingle" "riscvsingle" 4 8, 7 1 0, S_0x603594bd9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x603594bfe160_0 .net "ALUControl", 2 0, v0x603594bf4320_0;  1 drivers
v0x603594bfe240_0 .net "ALUResult", 31 0, v0x603594bf75b0_0;  alias, 1 drivers
v0x603594bfe390_0 .net "ALUSrc", 0 0, L_0x603594bffe90;  1 drivers
v0x603594bfe4c0_0 .net "ImmSrc", 1 0, L_0x603594bffdf0;  1 drivers
v0x603594bfe5f0_0 .net "Instr", 31 0, L_0x603594c12bc0;  alias, 1 drivers
v0x603594bfe6b0_0 .net "Jump", 0 0, L_0x603594c00280;  1 drivers
v0x603594bfe750_0 .net "MemWrite", 0 0, L_0x603594bfff30;  alias, 1 drivers
v0x603594bfe7f0_0 .net "PC", 31 0, v0x603594bf9f90_0;  alias, 1 drivers
v0x603594bfe8b0_0 .net "PCSrc", 0 0, L_0x603594c00690;  1 drivers
v0x603594bfe9e0_0 .net "ReadData", 31 0, L_0x603594c13b00;  alias, 1 drivers
v0x603594bfeaa0_0 .net "RegWrite", 0 0, L_0x603594bffd50;  1 drivers
v0x603594bfebd0_0 .net "ResultSrc", 1 0, L_0x603594c00060;  1 drivers
v0x603594bfed20_0 .net "WriteData", 31 0, L_0x603594c11970;  alias, 1 drivers
v0x603594bfee70_0 .net "Zero", 0 0, L_0x603594c131f0;  1 drivers
v0x603594bfef10_0 .net "clk", 0 0, v0x603594bffb80_0;  alias, 1 drivers
v0x603594bff040_0 .net "reset", 0 0, v0x603594bffc20_0;  alias, 1 drivers
L_0x603594c00840 .part L_0x603594c12bc0, 0, 7;
L_0x603594c00990 .part L_0x603594c12bc0, 12, 3;
L_0x603594c00a30 .part L_0x603594c12bc0, 30, 1;
S_0x603594bf3df0 .scope module, "c" "controller" 7 12, 8 1 0, S_0x603594bf3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0x603594c00600 .functor AND 1, L_0x603594c00100, L_0x603594c131f0, C4<1>, C4<1>;
L_0x603594c00690 .functor OR 1, L_0x603594c00600, L_0x603594c00280, C4<0>, C4<0>;
v0x603594bf5660_0 .net "ALUControl", 2 0, v0x603594bf4320_0;  alias, 1 drivers
v0x603594bf5770_0 .net "ALUOp", 1 0, L_0x603594c001e0;  1 drivers
v0x603594bf5810_0 .net "ALUSrc", 0 0, L_0x603594bffe90;  alias, 1 drivers
v0x603594bf58e0_0 .net "Branch", 0 0, L_0x603594c00100;  1 drivers
v0x603594bf59b0_0 .net "ImmSrc", 1 0, L_0x603594bffdf0;  alias, 1 drivers
v0x603594bf5aa0_0 .net "Jump", 0 0, L_0x603594c00280;  alias, 1 drivers
v0x603594bf5b70_0 .net "MemWrite", 0 0, L_0x603594bfff30;  alias, 1 drivers
v0x603594bf5c60_0 .net "PCSrc", 0 0, L_0x603594c00690;  alias, 1 drivers
v0x603594bf5d00_0 .net "RegWrite", 0 0, L_0x603594bffd50;  alias, 1 drivers
v0x603594bf5e30_0 .net "ResultSrc", 1 0, L_0x603594c00060;  alias, 1 drivers
v0x603594bf5f00_0 .net "Zero", 0 0, L_0x603594c131f0;  alias, 1 drivers
v0x603594bf5fa0_0 .net *"_ivl_2", 0 0, L_0x603594c00600;  1 drivers
v0x603594bf6040_0 .net "funct3", 2 0, L_0x603594c00990;  1 drivers
v0x603594bf6110_0 .net "funct7b5", 0 0, L_0x603594c00a30;  1 drivers
v0x603594bf61e0_0 .net "op", 6 0, L_0x603594c00840;  1 drivers
L_0x603594c00560 .part L_0x603594c00840, 5, 1;
S_0x603594bf4100 .scope module, "ad" "aludec" 8 16, 9 1 0, S_0x603594bf3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0x603594c004f0 .functor AND 1, L_0x603594c00a30, L_0x603594c00560, C4<1>, C4<1>;
v0x603594bf4320_0 .var "ALUControl", 2 0;
v0x603594bf4420_0 .net "ALUOp", 1 0, L_0x603594c001e0;  alias, 1 drivers
v0x603594bf4500_0 .net "RtypeSub", 0 0, L_0x603594c004f0;  1 drivers
v0x603594bf45a0_0 .net "funct3", 2 0, L_0x603594c00990;  alias, 1 drivers
v0x603594bf4680_0 .net "funct7b5", 0 0, L_0x603594c00a30;  alias, 1 drivers
v0x603594bf4790_0 .net "opb5", 0 0, L_0x603594c00560;  1 drivers
E_0x603594b73800 .event anyedge, v0x603594bf4420_0, v0x603594bf45a0_0, v0x603594bf4500_0;
S_0x603594bf48f0 .scope module, "md" "maindec" 8 13, 10 1 0, S_0x603594bf3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0x603594bf4c40_0 .net "ALUOp", 1 0, L_0x603594c001e0;  alias, 1 drivers
v0x603594bf4d20_0 .net "ALUSrc", 0 0, L_0x603594bffe90;  alias, 1 drivers
v0x603594bf4dc0_0 .net "Branch", 0 0, L_0x603594c00100;  alias, 1 drivers
v0x603594bf4e90_0 .net "ImmSrc", 1 0, L_0x603594bffdf0;  alias, 1 drivers
v0x603594bf4f70_0 .net "Jump", 0 0, L_0x603594c00280;  alias, 1 drivers
v0x603594bf5080_0 .net "MemWrite", 0 0, L_0x603594bfff30;  alias, 1 drivers
v0x603594bf5120_0 .net "RegWrite", 0 0, L_0x603594bffd50;  alias, 1 drivers
v0x603594bf51c0_0 .net "ResultSrc", 1 0, L_0x603594c00060;  alias, 1 drivers
v0x603594bf52a0_0 .net *"_ivl_10", 10 0, v0x603594bf5380_0;  1 drivers
v0x603594bf5380_0 .var "controls", 10 0;
v0x603594bf5460_0 .net "op", 6 0, L_0x603594c00840;  alias, 1 drivers
E_0x603594bde450 .event anyedge, v0x603594bf5460_0;
L_0x603594bffd50 .part v0x603594bf5380_0, 10, 1;
L_0x603594bffdf0 .part v0x603594bf5380_0, 8, 2;
L_0x603594bffe90 .part v0x603594bf5380_0, 7, 1;
L_0x603594bfff30 .part v0x603594bf5380_0, 6, 1;
L_0x603594c00060 .part v0x603594bf5380_0, 4, 2;
L_0x603594c00100 .part v0x603594bf5380_0, 3, 1;
L_0x603594c001e0 .part v0x603594bf5380_0, 1, 2;
L_0x603594c00280 .part v0x603594bf5380_0, 0, 1;
S_0x603594bf63f0 .scope module, "dp" "datapath" 7 17, 11 1 0, S_0x603594bf3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v0x603594bfcd10_0 .net "ALUControl", 2 0, v0x603594bf4320_0;  alias, 1 drivers
v0x603594bfcdf0_0 .net "ALUResult", 31 0, v0x603594bf75b0_0;  alias, 1 drivers
v0x603594bfceb0_0 .net "ALUSrc", 0 0, L_0x603594bffe90;  alias, 1 drivers
v0x603594bfcf50_0 .net "ImmExt", 31 0, v0x603594bf8460_0;  1 drivers
v0x603594bfcff0_0 .net "ImmSrc", 1 0, L_0x603594bffdf0;  alias, 1 drivers
v0x603594bfd100_0 .net "Instr", 31 0, L_0x603594c12bc0;  alias, 1 drivers
v0x603594bfd1c0_0 .net "PC", 31 0, v0x603594bf9f90_0;  alias, 1 drivers
v0x603594bfd260_0 .net "PCNext", 31 0, L_0x603594c10e30;  1 drivers
v0x603594bfd320_0 .net "PCPlus4", 31 0, L_0x603594c00ad0;  1 drivers
v0x603594bfd470_0 .net "PCSrc", 0 0, L_0x603594c00690;  alias, 1 drivers
v0x603594bfd510_0 .net "PCTarget", 31 0, L_0x603594c10c80;  1 drivers
v0x603594bfd620_0 .net "ReadData", 31 0, L_0x603594c13b00;  alias, 1 drivers
v0x603594bfd730_0 .net "RegWrite", 0 0, L_0x603594bffd50;  alias, 1 drivers
v0x603594bfd7d0_0 .net "Result", 31 0, L_0x603594c13620;  1 drivers
v0x603594bfd8e0_0 .net "ResultSrc", 1 0, L_0x603594c00060;  alias, 1 drivers
v0x603594bfd9a0_0 .net "SrcA", 31 0, L_0x603594c11260;  1 drivers
v0x603594bfdab0_0 .net "SrcB", 31 0, L_0x603594c127a0;  1 drivers
v0x603594bfdcd0_0 .net "WriteData", 31 0, L_0x603594c11970;  alias, 1 drivers
v0x603594bfdd90_0 .net "Zero", 0 0, L_0x603594c131f0;  alias, 1 drivers
v0x603594bfde80_0 .net "clk", 0 0, v0x603594bffb80_0;  alias, 1 drivers
v0x603594bfdf20_0 .net "reset", 0 0, v0x603594bffc20_0;  alias, 1 drivers
L_0x603594c11ac0 .part L_0x603594c12bc0, 15, 5;
L_0x603594c11b60 .part L_0x603594c12bc0, 20, 5;
L_0x603594c11d10 .part L_0x603594c12bc0, 7, 5;
L_0x603594c126d0 .part L_0x603594c12bc0, 7, 25;
S_0x603594bf6700 .scope module, "alu" "alu" 11 31, 12 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x603594c00b70 .functor NOT 32, L_0x603594c127a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x603594bf6960_0 .net *"_ivl_1", 0 0, L_0x603594c12950;  1 drivers
v0x603594bf6a60_0 .net *"_ivl_10", 31 0, L_0x603594c12d00;  1 drivers
L_0x7a1f04bb72a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bf6b40_0 .net *"_ivl_13", 30 0, L_0x7a1f04bb72a0;  1 drivers
L_0x7a1f04bb72e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bf6c30_0 .net/2u *"_ivl_16", 30 0, L_0x7a1f04bb72e8;  1 drivers
v0x603594bf6d10_0 .net *"_ivl_19", 0 0, L_0x603594c12f70;  1 drivers
v0x603594bf6e40_0 .net *"_ivl_2", 31 0, L_0x603594c00b70;  1 drivers
L_0x7a1f04bb7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bf6f20_0 .net/2u *"_ivl_22", 31 0, L_0x7a1f04bb7330;  1 drivers
v0x603594bf7000_0 .net *"_ivl_6", 31 0, L_0x603594c12b20;  1 drivers
v0x603594bf70e0_0 .net *"_ivl_9", 0 0, L_0x603594c12c30;  1 drivers
v0x603594bf7250_0 .net "a", 31 0, L_0x603594c11260;  alias, 1 drivers
v0x603594bf7330_0 .net "alucontrol", 2 0, v0x603594bf4320_0;  alias, 1 drivers
v0x603594bf73f0_0 .net "b", 31 0, L_0x603594c127a0;  alias, 1 drivers
v0x603594bf74d0_0 .net "condinvb", 31 0, L_0x603594c12a50;  1 drivers
v0x603594bf75b0_0 .var "result", 31 0;
v0x603594bf7670_0 .net "slt_val", 31 0, L_0x603594c13060;  1 drivers
v0x603594bf7730_0 .net "sum", 31 0, L_0x603594c12df0;  1 drivers
v0x603594bf7810_0 .net "zero", 0 0, L_0x603594c131f0;  alias, 1 drivers
E_0x603594bde410/0 .event anyedge, v0x603594bf4320_0, v0x603594bf7730_0, v0x603594bf7250_0, v0x603594bf73f0_0;
E_0x603594bde410/1 .event anyedge, v0x603594bf7670_0;
E_0x603594bde410 .event/or E_0x603594bde410/0, E_0x603594bde410/1;
L_0x603594c12950 .part v0x603594bf4320_0, 0, 1;
L_0x603594c12a50 .functor MUXZ 32, L_0x603594c127a0, L_0x603594c00b70, L_0x603594c12950, C4<>;
L_0x603594c12b20 .arith/sum 32, L_0x603594c11260, L_0x603594c12a50;
L_0x603594c12c30 .part v0x603594bf4320_0, 0, 1;
L_0x603594c12d00 .concat [ 1 31 0 0], L_0x603594c12c30, L_0x7a1f04bb72a0;
L_0x603594c12df0 .arith/sum 32, L_0x603594c12b20, L_0x603594c12d00;
L_0x603594c12f70 .part L_0x603594c12df0, 31, 1;
L_0x603594c13060 .concat [ 1 31 0 0], L_0x603594c12f70, L_0x7a1f04bb72e8;
L_0x603594c131f0 .cmp/eq 32, v0x603594bf75b0_0, L_0x7a1f04bb7330;
S_0x603594bf7960 .scope module, "ext" "extend" 11 27, 13 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x603594bf7c70_0 .net "imm_B_11_8", 3 0, L_0x603594c12200;  1 drivers
v0x603594bf7d70_0 .net "imm_B_30_25", 5 0, L_0x603594c12120;  1 drivers
v0x603594bf7e50_0 .net "imm_B_7", 0 0, L_0x603594c12080;  1 drivers
v0x603594bf7ef0_0 .net "imm_I", 11 0, L_0x603594c11e50;  1 drivers
v0x603594bf7fd0_0 .net "imm_J_19_12", 7 0, L_0x603594c122a0;  1 drivers
v0x603594bf8100_0 .net "imm_J_20", 0 0, L_0x603594c124d0;  1 drivers
v0x603594bf81c0_0 .net "imm_J_30_21", 9 0, L_0x603594c125a0;  1 drivers
v0x603594bf82a0_0 .net "imm_S_hi", 6 0, L_0x603594c11f40;  1 drivers
v0x603594bf8380_0 .net "imm_S_lo", 4 0, L_0x603594c11fe0;  1 drivers
v0x603594bf8460_0 .var "immext", 31 0;
v0x603594bf8540_0 .net "immsrc", 1 0, L_0x603594bffdf0;  alias, 1 drivers
v0x603594bf8600_0 .net "instr", 31 7, L_0x603594c126d0;  1 drivers
v0x603594bf86e0_0 .net "sign", 0 0, L_0x603594c11db0;  1 drivers
E_0x603594bf7bb0/0 .event anyedge, v0x603594bf4e90_0, v0x603594bf86e0_0, v0x603594bf7ef0_0, v0x603594bf82a0_0;
E_0x603594bf7bb0/1 .event anyedge, v0x603594bf8380_0, v0x603594bf7e50_0, v0x603594bf7d70_0, v0x603594bf7c70_0;
E_0x603594bf7bb0/2 .event anyedge, v0x603594bf7fd0_0, v0x603594bf8100_0, v0x603594bf81c0_0;
E_0x603594bf7bb0 .event/or E_0x603594bf7bb0/0, E_0x603594bf7bb0/1, E_0x603594bf7bb0/2;
L_0x603594c11db0 .part L_0x603594c126d0, 24, 1;
L_0x603594c11e50 .part L_0x603594c126d0, 13, 12;
L_0x603594c11f40 .part L_0x603594c126d0, 18, 7;
L_0x603594c11fe0 .part L_0x603594c126d0, 0, 5;
L_0x603594c12080 .part L_0x603594c126d0, 0, 1;
L_0x603594c12120 .part L_0x603594c126d0, 18, 6;
L_0x603594c12200 .part L_0x603594c126d0, 1, 4;
L_0x603594c122a0 .part L_0x603594c126d0, 5, 8;
L_0x603594c124d0 .part L_0x603594c126d0, 13, 1;
L_0x603594c125a0 .part L_0x603594c126d0, 14, 10;
S_0x603594bf8820 .scope module, "pcadd4" "adder" 11 20, 14 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x603594bf8a50_0 .net "a", 31 0, v0x603594bf9f90_0;  alias, 1 drivers
L_0x7a1f04bb7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x603594bf8b10_0 .net "b", 31 0, L_0x7a1f04bb7018;  1 drivers
v0x603594bf8bd0_0 .net "y", 31 0, L_0x603594c00ad0;  alias, 1 drivers
L_0x603594c00ad0 .arith/sum 32, v0x603594bf9f90_0, L_0x7a1f04bb7018;
S_0x603594bf8d40 .scope module, "pcaddbranch" "adder" 11 21, 14 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x603594bf8f70_0 .net "a", 31 0, v0x603594bf9f90_0;  alias, 1 drivers
v0x603594bf90a0_0 .net "b", 31 0, v0x603594bf8460_0;  alias, 1 drivers
v0x603594bf9160_0 .net "y", 31 0, L_0x603594c10c80;  alias, 1 drivers
L_0x603594c10c80 .arith/sum 32, v0x603594bf9f90_0, v0x603594bf8460_0;
S_0x603594bf92b0 .scope module, "pcmux" "mux2" 11 22, 15 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x603594bf94e0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x603594bf9640_0 .net "d0", 31 0, L_0x603594c00ad0;  alias, 1 drivers
v0x603594bf9730_0 .net "d1", 31 0, L_0x603594c10c80;  alias, 1 drivers
v0x603594bf9800_0 .net "s", 0 0, L_0x603594c00690;  alias, 1 drivers
v0x603594bf9900_0 .net "y", 31 0, L_0x603594c10e30;  alias, 1 drivers
L_0x603594c10e30 .functor MUXZ 32, L_0x603594c00ad0, L_0x603594c10c80, L_0x603594c00690, C4<>;
S_0x603594bf9a30 .scope module, "pcreg" "flopr" 11 19, 16 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x603594bf9c10 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x603594bf9dd0_0 .net "clk", 0 0, v0x603594bffb80_0;  alias, 1 drivers
v0x603594bf9ec0_0 .net "d", 31 0, L_0x603594c10e30;  alias, 1 drivers
v0x603594bf9f90_0 .var "q", 31 0;
v0x603594bfa060_0 .net "reset", 0 0, v0x603594bffc20_0;  alias, 1 drivers
E_0x603594bf9d50 .event posedge, v0x603594bfa060_0, v0x603594bf3020_0;
S_0x603594bfa1b0 .scope module, "resultmux" "mux3" 11 32, 17 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x603594bfa390 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v0x603594bfa460_0 .net *"_ivl_1", 0 0, L_0x603594c132e0;  1 drivers
v0x603594bfa560_0 .net *"_ivl_3", 0 0, L_0x603594c13380;  1 drivers
v0x603594bfa640_0 .net *"_ivl_4", 31 0, L_0x603594c13420;  1 drivers
v0x603594bfa730_0 .net "d0", 31 0, v0x603594bf75b0_0;  alias, 1 drivers
v0x603594bfa840_0 .net "d1", 31 0, L_0x603594c13b00;  alias, 1 drivers
v0x603594bfa950_0 .net "d2", 31 0, L_0x603594c00ad0;  alias, 1 drivers
v0x603594bfaa40_0 .net "s", 1 0, L_0x603594c00060;  alias, 1 drivers
v0x603594bfab50_0 .net "y", 31 0, L_0x603594c13620;  alias, 1 drivers
L_0x603594c132e0 .part L_0x603594c00060, 1, 1;
L_0x603594c13380 .part L_0x603594c00060, 0, 1;
L_0x603594c13420 .functor MUXZ 32, v0x603594bf75b0_0, L_0x603594c13b00, L_0x603594c13380, C4<>;
L_0x603594c13620 .functor MUXZ 32, L_0x603594c13420, L_0x603594c00ad0, L_0x603594c132e0, C4<>;
S_0x603594bfacd0 .scope module, "rf" "regfile" 11 25, 18 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x603594bfafd0_0 .net *"_ivl_0", 31 0, L_0x603594c10f60;  1 drivers
v0x603594bfb0d0_0 .net *"_ivl_10", 6 0, L_0x603594c11140;  1 drivers
L_0x7a1f04bb70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x603594bfb1b0_0 .net *"_ivl_13", 1 0, L_0x7a1f04bb70f0;  1 drivers
L_0x7a1f04bb7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bfb270_0 .net/2u *"_ivl_14", 31 0, L_0x7a1f04bb7138;  1 drivers
v0x603594bfb350_0 .net *"_ivl_18", 31 0, L_0x603594c113f0;  1 drivers
L_0x7a1f04bb7180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bfb480_0 .net *"_ivl_21", 26 0, L_0x7a1f04bb7180;  1 drivers
L_0x7a1f04bb71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bfb560_0 .net/2u *"_ivl_22", 31 0, L_0x7a1f04bb71c8;  1 drivers
v0x603594bfb640_0 .net *"_ivl_24", 0 0, L_0x603594c11520;  1 drivers
v0x603594bfb700_0 .net *"_ivl_26", 31 0, L_0x603594c11660;  1 drivers
v0x603594bfb7e0_0 .net *"_ivl_28", 6 0, L_0x603594c11750;  1 drivers
L_0x7a1f04bb7060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bfb8c0_0 .net *"_ivl_3", 26 0, L_0x7a1f04bb7060;  1 drivers
L_0x7a1f04bb7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x603594bfb9a0_0 .net *"_ivl_31", 1 0, L_0x7a1f04bb7210;  1 drivers
L_0x7a1f04bb7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bfba80_0 .net/2u *"_ivl_32", 31 0, L_0x7a1f04bb7258;  1 drivers
L_0x7a1f04bb70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x603594bfbb60_0 .net/2u *"_ivl_4", 31 0, L_0x7a1f04bb70a8;  1 drivers
v0x603594bfbc40_0 .net *"_ivl_6", 0 0, L_0x603594c11000;  1 drivers
v0x603594bfbd00_0 .net *"_ivl_8", 31 0, L_0x603594c110a0;  1 drivers
v0x603594bfbde0_0 .net "a1", 4 0, L_0x603594c11ac0;  1 drivers
v0x603594bfbec0_0 .net "a2", 4 0, L_0x603594c11b60;  1 drivers
v0x603594bfbfa0_0 .net "a3", 4 0, L_0x603594c11d10;  1 drivers
v0x603594bfc080_0 .net "clk", 0 0, v0x603594bffb80_0;  alias, 1 drivers
v0x603594bfc120_0 .net "rd1", 31 0, L_0x603594c11260;  alias, 1 drivers
v0x603594bfc1e0_0 .net "rd2", 31 0, L_0x603594c11970;  alias, 1 drivers
v0x603594bfc280 .array "rf", 0 31, 31 0;
v0x603594bfc320_0 .net "wd3", 31 0, L_0x603594c13620;  alias, 1 drivers
v0x603594bfc3e0_0 .net "we3", 0 0, L_0x603594bffd50;  alias, 1 drivers
L_0x603594c10f60 .concat [ 5 27 0 0], L_0x603594c11ac0, L_0x7a1f04bb7060;
L_0x603594c11000 .cmp/ne 32, L_0x603594c10f60, L_0x7a1f04bb70a8;
L_0x603594c110a0 .array/port v0x603594bfc280, L_0x603594c11140;
L_0x603594c11140 .concat [ 5 2 0 0], L_0x603594c11ac0, L_0x7a1f04bb70f0;
L_0x603594c11260 .functor MUXZ 32, L_0x7a1f04bb7138, L_0x603594c110a0, L_0x603594c11000, C4<>;
L_0x603594c113f0 .concat [ 5 27 0 0], L_0x603594c11b60, L_0x7a1f04bb7180;
L_0x603594c11520 .cmp/ne 32, L_0x603594c113f0, L_0x7a1f04bb71c8;
L_0x603594c11660 .array/port v0x603594bfc280, L_0x603594c11750;
L_0x603594c11750 .concat [ 5 2 0 0], L_0x603594c11b60, L_0x7a1f04bb7210;
L_0x603594c11970 .functor MUXZ 32, L_0x7a1f04bb7258, L_0x603594c11660, L_0x603594c11520, C4<>;
S_0x603594bfc600 .scope module, "srcbmux" "mux2" 11 30, 15 1 0, S_0x603594bf63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x603594bf9490 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x603594bfc8e0_0 .net "d0", 31 0, L_0x603594c11970;  alias, 1 drivers
v0x603594bfca10_0 .net "d1", 31 0, v0x603594bf8460_0;  alias, 1 drivers
v0x603594bfcb20_0 .net "s", 0 0, L_0x603594bffe90;  alias, 1 drivers
v0x603594bfcc10_0 .net "y", 31 0, L_0x603594c127a0;  alias, 1 drivers
L_0x603594c127a0 .functor MUXZ 32, L_0x603594c11970, v0x603594bf8460_0, L_0x603594bffe90, C4<>;
    .scope S_0x603594bf48f0;
T_0 ;
Ewait_0 .event/or E_0x603594bde450, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x603594bf5460_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0x603594bf5380_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x603594bf5380_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x603594bf5380_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0x603594bf5380_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x603594bf5380_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x603594bf5380_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0x603594bf5380_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x603594bf4100;
T_1 ;
Ewait_1 .event/or E_0x603594b73800, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x603594bf4420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x603594bf45a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x603594bf4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x603594bf4320_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x603594bf9a30;
T_2 ;
    %wait E_0x603594bf9d50;
    %load/vec4 v0x603594bfa060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x603594bf9f90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x603594bf9ec0_0;
    %assign/vec4 v0x603594bf9f90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x603594bfacd0;
T_3 ;
    %wait E_0x603594b92a50;
    %load/vec4 v0x603594bfc3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x603594bfc320_0;
    %load/vec4 v0x603594bfbfa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603594bfc280, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x603594bf7960;
T_4 ;
Ewait_2 .event/or E_0x603594bf7bb0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x603594bf8540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x603594bf8460_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x603594bf86e0_0;
    %replicate 20;
    %load/vec4 v0x603594bf7ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x603594bf8460_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x603594bf86e0_0;
    %replicate 20;
    %load/vec4 v0x603594bf82a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x603594bf8380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x603594bf8460_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x603594bf86e0_0;
    %replicate 20;
    %load/vec4 v0x603594bf7e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x603594bf7d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x603594bf7c70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x603594bf8460_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x603594bf86e0_0;
    %replicate 12;
    %load/vec4 v0x603594bf7fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x603594bf8100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x603594bf81c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x603594bf8460_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x603594bf6700;
T_5 ;
Ewait_3 .event/or E_0x603594bde410, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x603594bf7330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x603594bf75b0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x603594bf7730_0;
    %store/vec4 v0x603594bf75b0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x603594bf7730_0;
    %store/vec4 v0x603594bf75b0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x603594bf7250_0;
    %load/vec4 v0x603594bf73f0_0;
    %and;
    %store/vec4 v0x603594bf75b0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x603594bf7250_0;
    %load/vec4 v0x603594bf73f0_0;
    %or;
    %store/vec4 v0x603594bf75b0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x603594bf7670_0;
    %store/vec4 v0x603594bf75b0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x603594bf3400;
T_6 ;
    %vpi_call/w 6 7 "$readmemh", "riscvtest.txt", v0x603594bf3600, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111111 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x603594bd4d50;
T_7 ;
    %wait E_0x603594b92a50;
    %load/vec4 v0x603594bf32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x603594bf31c0_0;
    %load/vec4 v0x603594b8aef0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603594bce6a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x603594bcbac0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x603594bffc20_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x603594bffc20_0, 0;
    %end;
    .thread T_8;
    .scope S_0x603594bcbac0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x603594bffb80_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x603594bffb80_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x603594bcbac0;
T_10 ;
    %wait E_0x603594b927d0;
    %load/vec4 v0x603594bffa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x603594bff940_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x603594bffae0_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 27 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 28 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x603594bff940_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 30 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 31 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "./testbench.sv";
    "./top.sv";
    "./datamem.sv";
    "./instrmem.sv";
    "../src/riscvsingle.sv";
    "../src/controller.sv";
    "../src/aludecoder.sv";
    "../src/maindecoder.sv";
    "../src/datapath.sv";
    "../src/alu.sv";
    "../src/extendunit.sv";
    "../src/adder.sv";
    "../src/mux2x1.sv";
    "../src/resetflipflop.sv";
    "../src/mux3x1.sv";
    "../src/regfile.sv";
