#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun May 14 16:01:54 2023
# Process ID: 70242
# Current directory: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/vivado.jou
# Running On: davide-N552VW, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 4, Host memory: 16671 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/Projects/runge_kutta_45'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/davide/Projects/runge_kutta_45' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_0/design_1_runge_kutta_45_0_0.dcp' for cell 'design_1_i/runge_kutta_45_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3141.832 ; gain = 0.000 ; free physical = 8316 ; free virtual = 10208
INFO: [Netlist 29-17] Analyzing 2607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3349.934 ; gain = 0.000 ; free physical = 8051 ; free virtual = 9993
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3349.934 ; gain = 208.102 ; free physical = 8051 ; free virtual = 9993
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3349.934 ; gain = 0.000 ; free physical = 7990 ; free virtual = 9940

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8d6c003b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3503.703 ; gain = 153.770 ; free physical = 6933 ; free virtual = 8904

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/icmp_ln155_reg_566[0]_i_1 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5__0, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/icmp_ln616_fu_363_p2_carry_i_2 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/icmp_ln616_fu_363_p2_carry_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_0_i_191 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/icmp_ln616_fu_363_p2_carry_i_16, which resulted in an inversion of 120 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_0_i_193 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/icmp_ln616_fu_363_p2_carry_i_13, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_10_i_39 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_11_i_37, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_12_i_42 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_14_i_37, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_12_i_43 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_13_i_34, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_12_i_44 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_13_i_39, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_12_i_45 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_12_i_32, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_16_i_38 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_0_i_233, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_16_i_40 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_16_i_29, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_20_i_41 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_20_i_28, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_26_i_41 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_24_i_50, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_26_i_43 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_24_i_43, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_5_i_44 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_6_i_36, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_5_i_45 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_5_i_33, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_5_i_46 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_5_i_54, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_5_i_47 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_4_i_34, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_7_i_47 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_8_i_47, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_7_i_48 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_7_i_40, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_8_i_42 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_9_i_34, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_8_i_44 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_811/ram_reg_8_i_31, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_863/empty_reg_740_pp0_iter1_reg[0]_i_1 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_863/flow_control_loop_pipe_sequential_init_U/i_5_fu_142[31]_i_5, which resulted in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14298e3ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3758.750 ; gain = 0.000 ; free physical = 6774 ; free virtual = 8745
INFO: [Opt 31-389] Phase Retarget created 109 cells and removed 261 cells
INFO: [Opt 31-1021] In phase Retarget, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 60 load pin(s).
Phase 2 Constant propagation | Checksum: 11b228445

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3758.750 ; gain = 0.000 ; free physical = 6739 ; free virtual = 8726
INFO: [Opt 31-389] Phase Constant propagation created 392 cells and removed 1924 cells
INFO: [Opt 31-1021] In phase Constant propagation, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140b25910

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3758.750 ; gain = 0.000 ; free physical = 6747 ; free virtual = 8734
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3654 cells
INFO: [Opt 31-1021] In phase Sweep, 448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 140b25910

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3790.766 ; gain = 32.016 ; free physical = 6746 ; free virtual = 8733
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c1c18783

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3790.766 ; gain = 32.016 ; free physical = 6746 ; free virtual = 8733
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[4]_i_1__0 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[8]_i_2__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[4]_i_1 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[4]_i_1__0 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[8]_i_2__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[4]_i_1 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: cc3fc843

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3790.766 ; gain = 32.016 ; free physical = 6746 ; free virtual = 8733
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             109  |             261  |                                            126  |
|  Constant propagation         |             392  |            1924  |                                            126  |
|  Sweep                        |               0  |            3654  |                                            448  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               6  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                            154  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3790.766 ; gain = 0.000 ; free physical = 6746 ; free virtual = 8733
Ending Logic Optimization Task | Checksum: c7112c99

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3790.766 ; gain = 32.016 ; free physical = 6746 ; free virtual = 8733

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 79 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 10 Total Ports: 158
Ending PowerOpt Patch Enables Task | Checksum: 1104bfa60

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4237.227 ; gain = 0.000 ; free physical = 6628 ; free virtual = 8662
Ending Power Optimization Task | Checksum: 1104bfa60

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 4237.227 ; gain = 446.461 ; free physical = 6665 ; free virtual = 8699

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1006dd0e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4237.227 ; gain = 0.000 ; free physical = 6698 ; free virtual = 8733
Ending Final Cleanup Task | Checksum: 1006dd0e5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4237.227 ; gain = 0.000 ; free physical = 6698 ; free virtual = 8733

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4237.227 ; gain = 0.000 ; free physical = 6698 ; free virtual = 8733
Ending Netlist Obfuscation Task | Checksum: 1006dd0e5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4237.227 ; gain = 0.000 ; free physical = 6698 ; free virtual = 8733
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 4237.227 ; gain = 887.293 ; free physical = 6698 ; free virtual = 8733
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4237.227 ; gain = 0.000 ; free physical = 6691 ; free virtual = 8729
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 4252.258 ; gain = 15.031 ; free physical = 6478 ; free virtual = 8525
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6466 ; free virtual = 8514
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e868c4cb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6466 ; free virtual = 8514
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6466 ; free virtual = 8514

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 84365075

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6459 ; free virtual = 8508

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 189a02d6d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6441 ; free virtual = 8501

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 189a02d6d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6441 ; free virtual = 8501
Phase 1 Placer Initialization | Checksum: 189a02d6d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6441 ; free virtual = 8501

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10dc39114

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6402 ; free virtual = 8463

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15c3d3c9d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6399 ; free virtual = 8460

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15c3d3c9d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 6399 ; free virtual = 8460

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2377 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1045 nets or LUTs. Breaked 0 LUT, combined 1045 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 1570 ; free virtual = 5784

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1045  |                  1045  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1045  |                  1045  |           0  |           4  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1b1828d36

Time (s): cpu = 00:03:19 ; elapsed = 00:01:21 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 161 ; free virtual = 5041
Phase 2.4 Global Placement Core | Checksum: 17fe775ea

Time (s): cpu = 00:04:22 ; elapsed = 00:01:38 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 242 ; free virtual = 4550
Phase 2 Global Placement | Checksum: 17fe775ea

Time (s): cpu = 00:04:22 ; elapsed = 00:01:38 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 247 ; free virtual = 4555

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13e647b71

Time (s): cpu = 00:04:34 ; elapsed = 00:01:42 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 158 ; free virtual = 4290

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f05b59e

Time (s): cpu = 00:05:01 ; elapsed = 00:01:57 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 153 ; free virtual = 4101

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d1a34b15

Time (s): cpu = 00:05:04 ; elapsed = 00:01:59 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 153 ; free virtual = 3985

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c33a05bc

Time (s): cpu = 00:05:04 ; elapsed = 00:01:59 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 161 ; free virtual = 3951

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fc73486f

Time (s): cpu = 00:05:30 ; elapsed = 00:02:27 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 320 ; free virtual = 2615

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b9c956b7

Time (s): cpu = 00:05:33 ; elapsed = 00:02:30 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 162 ; free virtual = 2456

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eeac8b02

Time (s): cpu = 00:05:33 ; elapsed = 00:02:30 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 160 ; free virtual = 2453
Phase 3 Detail Placement | Checksum: eeac8b02

Time (s): cpu = 00:05:33 ; elapsed = 00:02:31 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 160 ; free virtual = 2452

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18542a42a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.601 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fd34ac1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 193 ; free virtual = 2396
INFO: [Place 46-33] Processed net design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: bea68f4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 323 ; free virtual = 2535
Phase 4.1.1.1 BUFG Insertion | Checksum: 18542a42a

Time (s): cpu = 00:06:18 ; elapsed = 00:02:43 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 320 ; free virtual = 2533

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.601. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13ecc3f2b

Time (s): cpu = 00:06:19 ; elapsed = 00:02:43 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 330 ; free virtual = 2542

Time (s): cpu = 00:06:19 ; elapsed = 00:02:43 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 330 ; free virtual = 2542
Phase 4.1 Post Commit Optimization | Checksum: 13ecc3f2b

Time (s): cpu = 00:06:20 ; elapsed = 00:02:44 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 371 ; free virtual = 2586

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ecc3f2b

Time (s): cpu = 00:06:21 ; elapsed = 00:02:45 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 325 ; free virtual = 2541

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                8x8|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13ecc3f2b

Time (s): cpu = 00:06:21 ; elapsed = 00:02:45 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 399 ; free virtual = 2611
Phase 4.3 Placer Reporting | Checksum: 13ecc3f2b

Time (s): cpu = 00:06:22 ; elapsed = 00:02:45 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 395 ; free virtual = 2611

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 388 ; free virtual = 2606

Time (s): cpu = 00:06:22 ; elapsed = 00:02:45 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 388 ; free virtual = 2606
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f69e4368

Time (s): cpu = 00:06:22 ; elapsed = 00:02:46 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 416 ; free virtual = 2635
Ending Placer Task | Checksum: 15e738771

Time (s): cpu = 00:06:22 ; elapsed = 00:02:46 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 706 ; free virtual = 2925
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:28 ; elapsed = 00:02:48 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 757 ; free virtual = 2976
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 650 ; free virtual = 3002
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 233 ; free virtual = 2692
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 219 ; free virtual = 2679
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 160 ; free virtual = 2572
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 235 ; free virtual = 2614
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 778 ; free virtual = 3200
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 941 ; free virtual = 3300
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a0130429 ConstDB: 0 ShapeSum: be608348 RouteDB: 0
Post Restoration Checksum: NetGraph: 6a1736c1 NumContArr: 22a2f0eb Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8cba27ac

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 561 ; free virtual = 3006

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8cba27ac

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 527 ; free virtual = 2968

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8cba27ac

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 698 ; free virtual = 3139
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20b299e87

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 4252.258 ; gain = 0.000 ; free physical = 447 ; free virtual = 2902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.248 | TNS=0.000  | WHS=-0.241 | THS=-365.134|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53312
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53311
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2e4cdb1c0

Time (s): cpu = 00:02:18 ; elapsed = 00:00:58 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 527 ; free virtual = 2977

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2e4cdb1c0

Time (s): cpu = 00:02:18 ; elapsed = 00:00:58 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 526 ; free virtual = 2976
Phase 3 Initial Routing | Checksum: 1c69e6850

Time (s): cpu = 00:02:42 ; elapsed = 00:01:03 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 521 ; free virtual = 2974

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5061
 Number of Nodes with overlaps = 410
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.156 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d296300

Time (s): cpu = 00:03:44 ; elapsed = 00:01:39 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 173 ; free virtual = 2195

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.156 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1de4c314d

Time (s): cpu = 00:03:48 ; elapsed = 00:01:43 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 160 ; free virtual = 2172

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.156 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1896c656b

Time (s): cpu = 00:03:51 ; elapsed = 00:01:46 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 163 ; free virtual = 2086
Phase 4 Rip-up And Reroute | Checksum: 1896c656b

Time (s): cpu = 00:03:52 ; elapsed = 00:01:46 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 182 ; free virtual = 2099

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1896c656b

Time (s): cpu = 00:03:52 ; elapsed = 00:01:46 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 178 ; free virtual = 2100

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1896c656b

Time (s): cpu = 00:03:52 ; elapsed = 00:01:46 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 177 ; free virtual = 2097
Phase 5 Delay and Skew Optimization | Checksum: 1896c656b

Time (s): cpu = 00:03:52 ; elapsed = 00:01:46 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 176 ; free virtual = 2096

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 195cab3df

Time (s): cpu = 00:04:04 ; elapsed = 00:01:51 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 166 ; free virtual = 2034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.156 | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16a11f352

Time (s): cpu = 00:04:04 ; elapsed = 00:01:51 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 735 ; free virtual = 2603
Phase 6 Post Hold Fix | Checksum: 16a11f352

Time (s): cpu = 00:04:04 ; elapsed = 00:01:51 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 855 ; free virtual = 2723

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.331 %
  Global Horizontal Routing Utilization  = 18.8587 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16ce0577b

Time (s): cpu = 00:04:05 ; elapsed = 00:01:51 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 856 ; free virtual = 2726

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16ce0577b

Time (s): cpu = 00:04:05 ; elapsed = 00:01:52 . Memory (MB): peak = 4274.602 ; gain = 22.344 ; free physical = 857 ; free virtual = 2728

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1541fe14b

Time (s): cpu = 00:04:13 ; elapsed = 00:01:56 . Memory (MB): peak = 4290.609 ; gain = 38.352 ; free physical = 746 ; free virtual = 2616

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.156 | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1541fe14b

Time (s): cpu = 00:04:22 ; elapsed = 00:01:58 . Memory (MB): peak = 4290.609 ; gain = 38.352 ; free physical = 670 ; free virtual = 2543
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:22 ; elapsed = 00:01:58 . Memory (MB): peak = 4290.609 ; gain = 38.352 ; free physical = 723 ; free virtual = 2596

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:12 ; elapsed = 00:02:11 . Memory (MB): peak = 4290.609 ; gain = 38.352 ; free physical = 722 ; free virtual = 2596
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4290.609 ; gain = 0.000 ; free physical = 652 ; free virtual = 2602
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4298.613 ; gain = 8.004 ; free physical = 832 ; free virtual = 2742
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:51 ; elapsed = 00:00:12 . Memory (MB): peak = 4326.430 ; gain = 27.816 ; free physical = 884 ; free virtual = 2807
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 4326.430 ; gain = 0.000 ; free physical = 507 ; free virtual = 2426
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
148 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 4402.387 ; gain = 75.957 ; free physical = 831 ; free virtual = 2699
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 14 16:09:58 2023...
