{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567816095093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2016 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2016 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 20:28:14 2019 " "Processing started: Fri Sep 06 20:28:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567816095104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1567816095104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off processor -c processor --vector_source=\"C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/waveforms/full_adder_tester.vwf\" --testbench_file=\"C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/simulation/qsim/full_adder_tester.vwf.vt\" " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off processor -c processor --vector_source=\"C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/waveforms/full_adder_tester.vwf\" --testbench_file=\"C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/simulation/qsim/full_adder_tester.vwf.vt\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1567816095105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "full_adder 24 " "Ignored 24 assignments for entity \"full_adder\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1567816095563 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095563 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "a 32 8 " "Bus port \"a\" specified in vector source file has width of 32, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1567816095811 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[31\] " "Can't find port \"a\[31\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095811 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[30\] " "Can't find port \"a\[30\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[29\] " "Can't find port \"a\[29\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[28\] " "Can't find port \"a\[28\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[27\] " "Can't find port \"a\[27\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[26\] " "Can't find port \"a\[26\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[25\] " "Can't find port \"a\[25\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[24\] " "Can't find port \"a\[24\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[23\] " "Can't find port \"a\[23\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[22\] " "Can't find port \"a\[22\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[21\] " "Can't find port \"a\[21\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[20\] " "Can't find port \"a\[20\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095812 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[19\] " "Can't find port \"a\[19\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[18\] " "Can't find port \"a\[18\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[17\] " "Can't find port \"a\[17\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[16\] " "Can't find port \"a\[16\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[15\] " "Can't find port \"a\[15\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[14\] " "Can't find port \"a\[14\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[13\] " "Can't find port \"a\[13\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[12\] " "Can't find port \"a\[12\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[11\] " "Can't find port \"a\[11\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[10\] " "Can't find port \"a\[10\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[9\] " "Can't find port \"a\[9\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095813 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[8\] " "Can't find port \"a\[8\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "b 32 8 " "Bus port \"b\" specified in vector source file has width of 32, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[31\] " "Can't find port \"b\[31\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[30\] " "Can't find port \"b\[30\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[29\] " "Can't find port \"b\[29\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[28\] " "Can't find port \"b\[28\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[27\] " "Can't find port \"b\[27\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[26\] " "Can't find port \"b\[26\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[25\] " "Can't find port \"b\[25\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[24\] " "Can't find port \"b\[24\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095814 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[23\] " "Can't find port \"b\[23\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[22\] " "Can't find port \"b\[22\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[21\] " "Can't find port \"b\[21\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[20\] " "Can't find port \"b\[20\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[19\] " "Can't find port \"b\[19\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[18\] " "Can't find port \"b\[18\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[17\] " "Can't find port \"b\[17\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[16\] " "Can't find port \"b\[16\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[15\] " "Can't find port \"b\[15\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[14\] " "Can't find port \"b\[14\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[13\] " "Can't find port \"b\[13\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[12\] " "Can't find port \"b\[12\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095815 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[11\] " "Can't find port \"b\[11\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[10\] " "Can't find port \"b\[10\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[9\] " "Can't find port \"b\[9\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[8\] " "Can't find port \"b\[8\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "a 32 8 " "Bus port \"a\" specified in vector source file has width of 32, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[31\] " "Can't find port \"a\[31\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[30\] " "Can't find port \"a\[30\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[29\] " "Can't find port \"a\[29\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[28\] " "Can't find port \"a\[28\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[27\] " "Can't find port \"a\[27\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095816 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[26\] " "Can't find port \"a\[26\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[25\] " "Can't find port \"a\[25\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[24\] " "Can't find port \"a\[24\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[23\] " "Can't find port \"a\[23\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[22\] " "Can't find port \"a\[22\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[21\] " "Can't find port \"a\[21\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[20\] " "Can't find port \"a\[20\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[19\] " "Can't find port \"a\[19\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[18\] " "Can't find port \"a\[18\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[17\] " "Can't find port \"a\[17\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095817 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[16\] " "Can't find port \"a\[16\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[15\] " "Can't find port \"a\[15\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[14\] " "Can't find port \"a\[14\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[13\] " "Can't find port \"a\[13\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[12\] " "Can't find port \"a\[12\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[11\] " "Can't find port \"a\[11\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[10\] " "Can't find port \"a\[10\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[9\] " "Can't find port \"a\[9\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[8\] " "Can't find port \"a\[8\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095818 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "b 32 8 " "Bus port \"b\" specified in vector source file has width of 32, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[31\] " "Can't find port \"b\[31\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[30\] " "Can't find port \"b\[30\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[29\] " "Can't find port \"b\[29\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[28\] " "Can't find port \"b\[28\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[27\] " "Can't find port \"b\[27\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[26\] " "Can't find port \"b\[26\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[25\] " "Can't find port \"b\[25\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[24\] " "Can't find port \"b\[24\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[23\] " "Can't find port \"b\[23\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[22\] " "Can't find port \"b\[22\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[21\] " "Can't find port \"b\[21\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095819 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[20\] " "Can't find port \"b\[20\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[19\] " "Can't find port \"b\[19\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[18\] " "Can't find port \"b\[18\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[17\] " "Can't find port \"b\[17\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[16\] " "Can't find port \"b\[16\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[15\] " "Can't find port \"b\[15\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[14\] " "Can't find port \"b\[14\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[13\] " "Can't find port \"b\[13\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[12\] " "Can't find port \"b\[12\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095820 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[11\] " "Can't find port \"b\[11\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[10\] " "Can't find port \"b\[10\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[9\] " "Can't find port \"b\[9\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[8\] " "Can't find port \"b\[8\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "a 32 8 " "Bus port \"a\" specified in vector source file has width of 32, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[31\] " "Can't find port \"a\[31\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[30\] " "Can't find port \"a\[30\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[29\] " "Can't find port \"a\[29\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095821 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[28\] " "Can't find port \"a\[28\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[27\] " "Can't find port \"a\[27\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[26\] " "Can't find port \"a\[26\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[25\] " "Can't find port \"a\[25\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[24\] " "Can't find port \"a\[24\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[23\] " "Can't find port \"a\[23\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[22\] " "Can't find port \"a\[22\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[21\] " "Can't find port \"a\[21\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[20\] " "Can't find port \"a\[20\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[19\] " "Can't find port \"a\[19\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[18\] " "Can't find port \"a\[18\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095822 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[17\] " "Can't find port \"a\[17\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[16\] " "Can't find port \"a\[16\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[15\] " "Can't find port \"a\[15\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[14\] " "Can't find port \"a\[14\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[13\] " "Can't find port \"a\[13\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[12\] " "Can't find port \"a\[12\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[11\] " "Can't find port \"a\[11\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[10\] " "Can't find port \"a\[10\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[9\] " "Can't find port \"a\[9\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "a\[8\] " "Can't find port \"a\[8\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095823 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "b 32 8 " "Bus port \"b\" specified in vector source file has width of 32, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[31\] " "Can't find port \"b\[31\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[30\] " "Can't find port \"b\[30\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[29\] " "Can't find port \"b\[29\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[28\] " "Can't find port \"b\[28\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[27\] " "Can't find port \"b\[27\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[26\] " "Can't find port \"b\[26\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[25\] " "Can't find port \"b\[25\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[24\] " "Can't find port \"b\[24\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[23\] " "Can't find port \"b\[23\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095824 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[22\] " "Can't find port \"b\[22\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[21\] " "Can't find port \"b\[21\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[20\] " "Can't find port \"b\[20\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[19\] " "Can't find port \"b\[19\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[18\] " "Can't find port \"b\[18\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[17\] " "Can't find port \"b\[17\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[16\] " "Can't find port \"b\[16\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[15\] " "Can't find port \"b\[15\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[14\] " "Can't find port \"b\[14\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[13\] " "Can't find port \"b\[13\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[12\] " "Can't find port \"b\[12\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095825 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[11\] " "Can't find port \"b\[11\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[10\] " "Can't find port \"b\[10\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[9\] " "Can't find port \"b\[9\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "b\[8\] " "Can't find port \"b\[8\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "c0 " "Can't find port \"c0\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "overflow " "Ignoring output pin \"overflow\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum " "Ignoring output pin \"sum\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[31\] " "Ignoring output pin \"sum\[31\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095826 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[30\] " "Ignoring output pin \"sum\[30\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[29\] " "Ignoring output pin \"sum\[29\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[28\] " "Ignoring output pin \"sum\[28\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[27\] " "Ignoring output pin \"sum\[27\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[26\] " "Ignoring output pin \"sum\[26\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[25\] " "Ignoring output pin \"sum\[25\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[24\] " "Ignoring output pin \"sum\[24\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[23\] " "Ignoring output pin \"sum\[23\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[22\] " "Ignoring output pin \"sum\[22\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[21\] " "Ignoring output pin \"sum\[21\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[20\] " "Ignoring output pin \"sum\[20\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[19\] " "Ignoring output pin \"sum\[19\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[18\] " "Ignoring output pin \"sum\[18\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[17\] " "Ignoring output pin \"sum\[17\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095827 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[16\] " "Ignoring output pin \"sum\[16\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[15\] " "Ignoring output pin \"sum\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[14\] " "Ignoring output pin \"sum\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[13\] " "Ignoring output pin \"sum\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[12\] " "Ignoring output pin \"sum\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[11\] " "Ignoring output pin \"sum\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[10\] " "Ignoring output pin \"sum\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[9\] " "Ignoring output pin \"sum\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[8\] " "Ignoring output pin \"sum\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[7\] " "Ignoring output pin \"sum\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[6\] " "Ignoring output pin \"sum\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[5\] " "Ignoring output pin \"sum\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[4\] " "Ignoring output pin \"sum\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[3\] " "Ignoring output pin \"sum\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095828 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[2\] " "Ignoring output pin \"sum\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095829 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[1\] " "Ignoring output pin \"sum\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095829 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "sum\[0\] " "Ignoring output pin \"sum\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1567816095829 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/simulation/qsim/full_adder_tester.vwf.vt " "Generated Verilog Test Bench File C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/simulation/qsim/full_adder_tester.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1567816095855 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 204 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 204 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567816095977 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 06 20:28:15 2019 " "Processing ended: Fri Sep 06 20:28:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567816095977 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567816095977 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567816095977 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1567816095977 ""}
