<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESP32 Quick Start Building Blocks: espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="2" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ESP32 Quick Start Building Blocks
   </div>
   <!-- PROJECT BRIEF is expected to be a URL -->
   <div id="projectbrief"><a href=https://github.com/IoTReady/esp32_firmware_base>https://github.com/IoTReady/esp32_firmware_base</a></div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.png" usemap="#espressif.efuse.esp32s2.mem_5Fdefinition.EfuseDefineRegisters_map" alt=""/>
  <map id="espressif.efuse.esp32s2.mem_5Fdefinition.EfuseDefineRegisters_map" name="espressif.efuse.esp32s2.mem_5Fdefinition.EfuseDefineRegisters_map">
<area href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html" alt="espressif.efuse.mem_definition_base.EfuseRegistersBase" shape="rect" coords="0,56,361,80"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:af2d7e12422fd356a168e74701ec9cc27"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#af2d7e12422fd356a168e74701ec9cc27">EFUSE_MEM_SIZE</a> = (0x01FC + 4)</td></tr>
<tr class="separator:af2d7e12422fd356a168e74701ec9cc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e8369f4046970b4f3b0caed85624ca"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> = 0x3f41A000</td></tr>
<tr class="separator:a55e8369f4046970b4f3b0caed85624ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1252b36fbaf44d3d01d6147b21ebbf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a5a1252b36fbaf44d3d01d6147b21ebbf">EFUSE_PGM_DATA0_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a></td></tr>
<tr class="separator:a5a1252b36fbaf44d3d01d6147b21ebbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1797c4ccc08c7f0d1de2548c91248c76"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a1797c4ccc08c7f0d1de2548c91248c76">EFUSE_CHECK_VALUE0_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x020</td></tr>
<tr class="separator:a1797c4ccc08c7f0d1de2548c91248c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af383675123f3208e0dd853bc22999b7f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#af383675123f3208e0dd853bc22999b7f">EFUSE_CLK_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1c8</td></tr>
<tr class="separator:af383675123f3208e0dd853bc22999b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533e7bcc4930bba67cfcd4752271e8ce"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a533e7bcc4930bba67cfcd4752271e8ce">EFUSE_CONF_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1cc</td></tr>
<tr class="separator:a533e7bcc4930bba67cfcd4752271e8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8578aca5be06fcc1d09300e93fd5b15e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a8578aca5be06fcc1d09300e93fd5b15e">EFUSE_STATUS_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1d0</td></tr>
<tr class="separator:a8578aca5be06fcc1d09300e93fd5b15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda90090a878deb619d51cc1bae58d1c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#abda90090a878deb619d51cc1bae58d1c">EFUSE_CMD_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1d4</td></tr>
<tr class="separator:abda90090a878deb619d51cc1bae58d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0081613871371f3850abc1c48b43008f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a0081613871371f3850abc1c48b43008f">EFUSE_RD_RS_ERR0_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x194</td></tr>
<tr class="separator:a0081613871371f3850abc1c48b43008f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0498924c0a974b4a29833f4a420d6fa1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a0498924c0a974b4a29833f4a420d6fa1">EFUSE_RD_RS_ERR1_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x198</td></tr>
<tr class="separator:a0498924c0a974b4a29833f4a420d6fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81875cd484839e1e807fbc1495ee1a1a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a81875cd484839e1e807fbc1495ee1a1a">EFUSE_WRITE_OP_CODE</a> = 0x5A5A</td></tr>
<tr class="separator:a81875cd484839e1e807fbc1495ee1a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5397e4c062c6f355dbb306b968fd3b86"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a5397e4c062c6f355dbb306b968fd3b86">EFUSE_READ_OP_CODE</a> = 0x5AA5</td></tr>
<tr class="separator:a5397e4c062c6f355dbb306b968fd3b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee7da9e245646a533ab1a1f02881afb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#acee7da9e245646a533ab1a1f02881afb">EFUSE_PGM_CMD_MASK</a> = 0x3</td></tr>
<tr class="separator:acee7da9e245646a533ab1a1f02881afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf09e093f6b9cdacdfa0427f98466a3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#aedf09e093f6b9cdacdfa0427f98466a3">EFUSE_PGM_CMD</a> = 0x2</td></tr>
<tr class="separator:aedf09e093f6b9cdacdfa0427f98466a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af173eccdd4fc038dfaf5fcfa1dbcc397"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#af173eccdd4fc038dfaf5fcfa1dbcc397">EFUSE_READ_CMD</a> = 0x1</td></tr>
<tr class="separator:af173eccdd4fc038dfaf5fcfa1dbcc397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af5ea8d3b1469eae2eb073c691cc38c"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a1af5ea8d3b1469eae2eb073c691cc38c">BLOCK_ERRORS</a></td></tr>
<tr class="separator:a1af5ea8d3b1469eae2eb073c691cc38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79e0b2aebfe264610fe05803af9ddce"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ad79e0b2aebfe264610fe05803af9ddce">EFUSE_DAC_CONF_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1e8</td></tr>
<tr class="separator:ad79e0b2aebfe264610fe05803af9ddce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a9127979f6794b3fceb5bc358d9166"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a72a9127979f6794b3fceb5bc358d9166">EFUSE_DAC_CLK_DIV_S</a> = 0</td></tr>
<tr class="separator:a72a9127979f6794b3fceb5bc358d9166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752681c8fce2507527b097bf2c8cc391"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a752681c8fce2507527b097bf2c8cc391">EFUSE_DAC_CLK_DIV_M</a> = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a72a9127979f6794b3fceb5bc358d9166">EFUSE_DAC_CLK_DIV_S</a></td></tr>
<tr class="separator:a752681c8fce2507527b097bf2c8cc391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8820737719c3540dd68847e207431e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a1f8820737719c3540dd68847e207431e">EFUSE_RD_TIM_CONF_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1EC</td></tr>
<tr class="separator:a1f8820737719c3540dd68847e207431e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d26f48f16d50a605b5ae97f0663fab1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a2d26f48f16d50a605b5ae97f0663fab1">EFUSE_TSUR_A_S</a> = 16</td></tr>
<tr class="separator:a2d26f48f16d50a605b5ae97f0663fab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988149bd23ab52246f7cd40ee750235c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a988149bd23ab52246f7cd40ee750235c">EFUSE_TSUR_A_M</a> = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a2d26f48f16d50a605b5ae97f0663fab1">EFUSE_TSUR_A_S</a></td></tr>
<tr class="separator:a988149bd23ab52246f7cd40ee750235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0bbf844f26bafef2384f352889f68f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a3e0bbf844f26bafef2384f352889f68f">EFUSE_TRD_S</a> = 8</td></tr>
<tr class="separator:a3e0bbf844f26bafef2384f352889f68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd40ab96fd5fc7178b14f19566b9fb6d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#abd40ab96fd5fc7178b14f19566b9fb6d">EFUSE_TRD_M</a> = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a3e0bbf844f26bafef2384f352889f68f">EFUSE_TRD_S</a></td></tr>
<tr class="separator:abd40ab96fd5fc7178b14f19566b9fb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4414e4b4b15e826bc66d890d2c698e6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ac4414e4b4b15e826bc66d890d2c698e6">EFUSE_THR_A_S</a> = 0</td></tr>
<tr class="separator:ac4414e4b4b15e826bc66d890d2c698e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465675c0069eb33dc74a320e6aa0bdbc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a465675c0069eb33dc74a320e6aa0bdbc">EFUSE_THR_A_M</a> = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ac4414e4b4b15e826bc66d890d2c698e6">EFUSE_THR_A_S</a></td></tr>
<tr class="separator:a465675c0069eb33dc74a320e6aa0bdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28761088c919ad734b7a0dfe33a8afb4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a28761088c919ad734b7a0dfe33a8afb4">EFUSE_WR_TIM_CONF0_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1F0</td></tr>
<tr class="separator:a28761088c919ad734b7a0dfe33a8afb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763950a6ed1624800de6c3f03831267f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a763950a6ed1624800de6c3f03831267f">EFUSE_TPGM_S</a> = 16</td></tr>
<tr class="separator:a763950a6ed1624800de6c3f03831267f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c39171cee099d5f85787c383794477"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a98c39171cee099d5f85787c383794477">EFUSE_TPGM_M</a> = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a763950a6ed1624800de6c3f03831267f">EFUSE_TPGM_S</a></td></tr>
<tr class="separator:a98c39171cee099d5f85787c383794477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ad3d6e26bd466b8dc0cf4817a44bad"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ae4ad3d6e26bd466b8dc0cf4817a44bad">EFUSE_TPGM_INACTIVE_S</a> = 8</td></tr>
<tr class="separator:ae4ad3d6e26bd466b8dc0cf4817a44bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4450f1c9e6d397a9bdc17731917d5b52"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a4450f1c9e6d397a9bdc17731917d5b52">EFUSE_TPGM_INACTIVE_M</a> = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ae4ad3d6e26bd466b8dc0cf4817a44bad">EFUSE_TPGM_INACTIVE_S</a></td></tr>
<tr class="separator:a4450f1c9e6d397a9bdc17731917d5b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ac8ef2b5086770e54b412880bc3c89"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ab7ac8ef2b5086770e54b412880bc3c89">EFUSE_THP_A_S</a> = 0</td></tr>
<tr class="separator:ab7ac8ef2b5086770e54b412880bc3c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2400057b90c1ac37850bec3de7e8b8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a0c2400057b90c1ac37850bec3de7e8b8">EFUSE_THP_A_M</a> = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ab7ac8ef2b5086770e54b412880bc3c89">EFUSE_THP_A_S</a></td></tr>
<tr class="separator:a0c2400057b90c1ac37850bec3de7e8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f3fc33a057175643ce9e2fb31f635e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a89f3fc33a057175643ce9e2fb31f635e">EFUSE_WR_TIM_CONF1_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1F4</td></tr>
<tr class="separator:a89f3fc33a057175643ce9e2fb31f635e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff7065820868c6507892ec07c709420"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a9ff7065820868c6507892ec07c709420">EFUSE_PWR_ON_NUM_S</a> = 8</td></tr>
<tr class="separator:a9ff7065820868c6507892ec07c709420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e06c9334a9fe7dc3b12d2987fffc7e1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a5e06c9334a9fe7dc3b12d2987fffc7e1">EFUSE_PWR_ON_NUM_M</a> = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a9ff7065820868c6507892ec07c709420">EFUSE_PWR_ON_NUM_S</a></td></tr>
<tr class="separator:a5e06c9334a9fe7dc3b12d2987fffc7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe4e6cfe3601268c5bd0f0e354ddbda"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a5fe4e6cfe3601268c5bd0f0e354ddbda">EFUSE_TSUP_A_S</a> = 0</td></tr>
<tr class="separator:a5fe4e6cfe3601268c5bd0f0e354ddbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab26910377c0da6443806b756b8576f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a9ab26910377c0da6443806b756b8576f">EFUSE_TSUP_A_M</a> = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a5fe4e6cfe3601268c5bd0f0e354ddbda">EFUSE_TSUP_A_S</a></td></tr>
<tr class="separator:a9ab26910377c0da6443806b756b8576f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a7fe2f426216a231cfbe15ac27229d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a77a7fe2f426216a231cfbe15ac27229d">EFUSE_WR_TIM_CONF2_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1F8</td></tr>
<tr class="separator:a77a7fe2f426216a231cfbe15ac27229d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee01989579cbea7b72ee27c457f4e52"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a1ee01989579cbea7b72ee27c457f4e52">EFUSE_PWR_OFF_NUM_S</a> = 0</td></tr>
<tr class="separator:a1ee01989579cbea7b72ee27c457f4e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe3f28757bb615489c8fca83fc26e9d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#acbe3f28757bb615489c8fca83fc26e9d">EFUSE_PWR_OFF_NUM_M</a> = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a1ee01989579cbea7b72ee27c457f4e52">EFUSE_PWR_OFF_NUM_S</a></td></tr>
<tr class="separator:acbe3f28757bb615489c8fca83fc26e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67451c55d6287b3200830d7112ef9cc"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ac67451c55d6287b3200830d7112ef9cc">EFUSE_PROGRAMMING_TIMING_PARAMETERS</a></td></tr>
<tr class="separator:ac67451c55d6287b3200830d7112ef9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b290fab40b112bf3668f1e409afc277"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a2b290fab40b112bf3668f1e409afc277">VDDQ_TIMING_PARAMETERS</a></td></tr>
<tr class="separator:a2b290fab40b112bf3668f1e409afc277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5920a9b9b4bc2d6b2f840551a28d0eac"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a5920a9b9b4bc2d6b2f840551a28d0eac">EFUSE_READING_PARAMETERS</a></td></tr>
<tr class="separator:a5920a9b9b4bc2d6b2f840551a28d0eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html">espressif.efuse.mem_definition_base.EfuseRegistersBase</a></td></tr>
<tr class="memitem:afeb42c20b2fb539565281dc0bc20aa68 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#afeb42c20b2fb539565281dc0bc20aa68">CODING_SCHEME_NONE</a> = 0</td></tr>
<tr class="separator:afeb42c20b2fb539565281dc0bc20aa68 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56263c30b40f281c199bddcd78e1ce11 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#a56263c30b40f281c199bddcd78e1ce11">CODING_SCHEME_34</a> = 1</td></tr>
<tr class="separator:a56263c30b40f281c199bddcd78e1ce11 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8029978a6304da37691ae569a11649 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#abb8029978a6304da37691ae569a11649">CODING_SCHEME_REPEAT</a> = 2</td></tr>
<tr class="separator:abb8029978a6304da37691ae569a11649 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433ed6f18c1785e53c3cf34bbc48749b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#a433ed6f18c1785e53c3cf34bbc48749b">CODING_SCHEME_NONE_RECOVERY</a> = 3</td></tr>
<tr class="separator:a433ed6f18c1785e53c3cf34bbc48749b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b8c95176da70d59784ae778ab2a540 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#ac3b8c95176da70d59784ae778ab2a540">CODING_SCHEME_RS</a> = 4</td></tr>
<tr class="separator:ac3b8c95176da70d59784ae778ab2a540 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e7ed6bd143e1481459a41ff6b0f06b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#a15e7ed6bd143e1481459a41ff6b0f06b">EFUSE_BURN_TIMEOUT</a> = 0.250</td></tr>
<tr class="separator:a15e7ed6bd143e1481459a41ff6b0f06b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a1af5ea8d3b1469eae2eb073c691cc38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af5ea8d3b1469eae2eb073c691cc38c">&#9670;&nbsp;</a></span>BLOCK_ERRORS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">list espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.BLOCK_ERRORS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=  [</div>
<div class="line">        <span class="comment"># error reg,            err_num,    fail_bit</span></div>
<div class="line">        (<span class="keywordtype">None</span>,                  <span class="keywordtype">None</span>,       <span class="keywordtype">None</span>),  <span class="comment"># BLOCK0</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 0,     3),     <span class="comment"># MAC_SPI_8M_0</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 4,     7),     <span class="comment"># BLOCK_SYS_DATA</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 8,     11),    <span class="comment"># BLOCK_USR_DATA</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 12,    15),    <span class="comment"># BLOCK_KEY0</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 16,    19),    <span class="comment"># BLOCK_KEY1</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 20,    23),    <span class="comment"># BLOCK_KEY2</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 24,    27),    <span class="comment"># BLOCK_KEY3</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 28,    31),    <span class="comment"># BLOCK_KEY4</span></div>
<div class="line">        (EFUSE_RD_RS_ERR1_REG,  0x7 &lt;&lt; 0,     3),     <span class="comment"># BLOCK_KEY5</span></div>
<div class="line">        (EFUSE_RD_RS_ERR1_REG,  0x7 &lt;&lt; 4,     7),     <span class="comment"># BLOCK_SYS_DATA2</span></div>
<div class="line">    ]</div>
</div><!-- fragment -->
</div>
</div>
<a id="a55e8369f4046970b4f3b0caed85624ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e8369f4046970b4f3b0caed85624ca">&#9670;&nbsp;</a></span>DR_REG_EFUSE_BASE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.DR_REG_EFUSE_BASE = 0x3f41A000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1797c4ccc08c7f0d1de2548c91248c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1797c4ccc08c7f0d1de2548c91248c76">&#9670;&nbsp;</a></span>EFUSE_CHECK_VALUE0_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_CHECK_VALUE0_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x020</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af383675123f3208e0dd853bc22999b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af383675123f3208e0dd853bc22999b7f">&#9670;&nbsp;</a></span>EFUSE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_CLK_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1c8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abda90090a878deb619d51cc1bae58d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda90090a878deb619d51cc1bae58d1c">&#9670;&nbsp;</a></span>EFUSE_CMD_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_CMD_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1d4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a533e7bcc4930bba67cfcd4752271e8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533e7bcc4930bba67cfcd4752271e8ce">&#9670;&nbsp;</a></span>EFUSE_CONF_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_CONF_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1cc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a752681c8fce2507527b097bf2c8cc391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752681c8fce2507527b097bf2c8cc391">&#9670;&nbsp;</a></span>EFUSE_DAC_CLK_DIV_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_DAC_CLK_DIV_M = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a72a9127979f6794b3fceb5bc358d9166">EFUSE_DAC_CLK_DIV_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a72a9127979f6794b3fceb5bc358d9166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a9127979f6794b3fceb5bc358d9166">&#9670;&nbsp;</a></span>EFUSE_DAC_CLK_DIV_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_DAC_CLK_DIV_S = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad79e0b2aebfe264610fe05803af9ddce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad79e0b2aebfe264610fe05803af9ddce">&#9670;&nbsp;</a></span>EFUSE_DAC_CONF_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_DAC_CONF_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1e8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af2d7e12422fd356a168e74701ec9cc27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d7e12422fd356a168e74701ec9cc27">&#9670;&nbsp;</a></span>EFUSE_MEM_SIZE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">tuple espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_MEM_SIZE = (0x01FC + 4)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aedf09e093f6b9cdacdfa0427f98466a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf09e093f6b9cdacdfa0427f98466a3">&#9670;&nbsp;</a></span>EFUSE_PGM_CMD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PGM_CMD = 0x2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acee7da9e245646a533ab1a1f02881afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee7da9e245646a533ab1a1f02881afb">&#9670;&nbsp;</a></span>EFUSE_PGM_CMD_MASK</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PGM_CMD_MASK = 0x3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1252b36fbaf44d3d01d6147b21ebbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1252b36fbaf44d3d01d6147b21ebbf">&#9670;&nbsp;</a></span>EFUSE_PGM_DATA0_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PGM_DATA0_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac67451c55d6287b3200830d7112ef9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67451c55d6287b3200830d7112ef9cc">&#9670;&nbsp;</a></span>EFUSE_PROGRAMMING_TIMING_PARAMETERS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">dictionary espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PROGRAMMING_TIMING_PARAMETERS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=  {</div>
<div class="line">        <span class="comment"># APB Frequency: ( EFUSE_TSUP_A, EFUSE_TPGM, EFUSE_THP_A, EFUSE_TPGM_INACTIVE )</span></div>
<div class="line">        <span class="comment"># Taken from TRM chapter &quot;eFuse Controller&quot;: eFuse-Programming Timing</span></div>
<div class="line">        80: (0x2, 0x320, 0x2, 0x4),</div>
<div class="line">        40: (0x1, 0x190, 0x1, 0x2),</div>
<div class="line">        20: (0x1, 0xC8,  0x1, 0x1),</div>
<div class="line">    }</div>
</div><!-- fragment -->
</div>
</div>
<a id="acbe3f28757bb615489c8fca83fc26e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe3f28757bb615489c8fca83fc26e9d">&#9670;&nbsp;</a></span>EFUSE_PWR_OFF_NUM_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PWR_OFF_NUM_M = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a1ee01989579cbea7b72ee27c457f4e52">EFUSE_PWR_OFF_NUM_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ee01989579cbea7b72ee27c457f4e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee01989579cbea7b72ee27c457f4e52">&#9670;&nbsp;</a></span>EFUSE_PWR_OFF_NUM_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PWR_OFF_NUM_S = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e06c9334a9fe7dc3b12d2987fffc7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e06c9334a9fe7dc3b12d2987fffc7e1">&#9670;&nbsp;</a></span>EFUSE_PWR_ON_NUM_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PWR_ON_NUM_M = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a9ff7065820868c6507892ec07c709420">EFUSE_PWR_ON_NUM_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff7065820868c6507892ec07c709420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff7065820868c6507892ec07c709420">&#9670;&nbsp;</a></span>EFUSE_PWR_ON_NUM_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_PWR_ON_NUM_S = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0081613871371f3850abc1c48b43008f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0081613871371f3850abc1c48b43008f">&#9670;&nbsp;</a></span>EFUSE_RD_RS_ERR0_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_RD_RS_ERR0_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x194</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0498924c0a974b4a29833f4a420d6fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0498924c0a974b4a29833f4a420d6fa1">&#9670;&nbsp;</a></span>EFUSE_RD_RS_ERR1_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_RD_RS_ERR1_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x198</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f8820737719c3540dd68847e207431e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8820737719c3540dd68847e207431e">&#9670;&nbsp;</a></span>EFUSE_RD_TIM_CONF_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_RD_TIM_CONF_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1EC</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af173eccdd4fc038dfaf5fcfa1dbcc397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af173eccdd4fc038dfaf5fcfa1dbcc397">&#9670;&nbsp;</a></span>EFUSE_READ_CMD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_READ_CMD = 0x1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5397e4c062c6f355dbb306b968fd3b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5397e4c062c6f355dbb306b968fd3b86">&#9670;&nbsp;</a></span>EFUSE_READ_OP_CODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_READ_OP_CODE = 0x5AA5</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5920a9b9b4bc2d6b2f840551a28d0eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5920a9b9b4bc2d6b2f840551a28d0eac">&#9670;&nbsp;</a></span>EFUSE_READING_PARAMETERS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">dictionary espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_READING_PARAMETERS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=  {</div>
<div class="line">        <span class="comment"># APB Frequency: ( EFUSE_TSUR_A, EFUSE_TRD, EFUSE_THR_A )</span></div>
<div class="line">        <span class="comment"># Taken from TRM chapter &quot;eFuse Controller&quot;: eFuse-Read Timing</span></div>
<div class="line">        80: (0x2, 0x4, 0x2),</div>
<div class="line">        40: (0x1, 0x2, 0x1),</div>
<div class="line">        20: (0x1, 0x1, 0x1),</div>
<div class="line">    }</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8578aca5be06fcc1d09300e93fd5b15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8578aca5be06fcc1d09300e93fd5b15e">&#9670;&nbsp;</a></span>EFUSE_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_STATUS_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1d0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c2400057b90c1ac37850bec3de7e8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2400057b90c1ac37850bec3de7e8b8">&#9670;&nbsp;</a></span>EFUSE_THP_A_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_THP_A_M = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ab7ac8ef2b5086770e54b412880bc3c89">EFUSE_THP_A_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ac8ef2b5086770e54b412880bc3c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ac8ef2b5086770e54b412880bc3c89">&#9670;&nbsp;</a></span>EFUSE_THP_A_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_THP_A_S = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a465675c0069eb33dc74a320e6aa0bdbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a465675c0069eb33dc74a320e6aa0bdbc">&#9670;&nbsp;</a></span>EFUSE_THR_A_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_THR_A_M = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ac4414e4b4b15e826bc66d890d2c698e6">EFUSE_THR_A_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4414e4b4b15e826bc66d890d2c698e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4414e4b4b15e826bc66d890d2c698e6">&#9670;&nbsp;</a></span>EFUSE_THR_A_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_THR_A_S = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4450f1c9e6d397a9bdc17731917d5b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4450f1c9e6d397a9bdc17731917d5b52">&#9670;&nbsp;</a></span>EFUSE_TPGM_INACTIVE_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TPGM_INACTIVE_M = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#ae4ad3d6e26bd466b8dc0cf4817a44bad">EFUSE_TPGM_INACTIVE_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4ad3d6e26bd466b8dc0cf4817a44bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ad3d6e26bd466b8dc0cf4817a44bad">&#9670;&nbsp;</a></span>EFUSE_TPGM_INACTIVE_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TPGM_INACTIVE_S = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a98c39171cee099d5f85787c383794477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c39171cee099d5f85787c383794477">&#9670;&nbsp;</a></span>EFUSE_TPGM_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TPGM_M = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a763950a6ed1624800de6c3f03831267f">EFUSE_TPGM_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a763950a6ed1624800de6c3f03831267f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763950a6ed1624800de6c3f03831267f">&#9670;&nbsp;</a></span>EFUSE_TPGM_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TPGM_S = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abd40ab96fd5fc7178b14f19566b9fb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd40ab96fd5fc7178b14f19566b9fb6d">&#9670;&nbsp;</a></span>EFUSE_TRD_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TRD_M = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a3e0bbf844f26bafef2384f352889f68f">EFUSE_TRD_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e0bbf844f26bafef2384f352889f68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0bbf844f26bafef2384f352889f68f">&#9670;&nbsp;</a></span>EFUSE_TRD_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TRD_S = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ab26910377c0da6443806b756b8576f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab26910377c0da6443806b756b8576f">&#9670;&nbsp;</a></span>EFUSE_TSUP_A_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TSUP_A_M = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a5fe4e6cfe3601268c5bd0f0e354ddbda">EFUSE_TSUP_A_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fe4e6cfe3601268c5bd0f0e354ddbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe4e6cfe3601268c5bd0f0e354ddbda">&#9670;&nbsp;</a></span>EFUSE_TSUP_A_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TSUP_A_S = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a988149bd23ab52246f7cd40ee750235c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988149bd23ab52246f7cd40ee750235c">&#9670;&nbsp;</a></span>EFUSE_TSUR_A_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TSUR_A_M = 0xFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a2d26f48f16d50a605b5ae97f0663fab1">EFUSE_TSUR_A_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d26f48f16d50a605b5ae97f0663fab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d26f48f16d50a605b5ae97f0663fab1">&#9670;&nbsp;</a></span>EFUSE_TSUR_A_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_TSUR_A_S = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a28761088c919ad734b7a0dfe33a8afb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28761088c919ad734b7a0dfe33a8afb4">&#9670;&nbsp;</a></span>EFUSE_WR_TIM_CONF0_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_WR_TIM_CONF0_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1F0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f3fc33a057175643ce9e2fb31f635e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f3fc33a057175643ce9e2fb31f635e">&#9670;&nbsp;</a></span>EFUSE_WR_TIM_CONF1_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_WR_TIM_CONF1_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1F4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a7fe2f426216a231cfbe15ac27229d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a7fe2f426216a231cfbe15ac27229d">&#9670;&nbsp;</a></span>EFUSE_WR_TIM_CONF2_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_WR_TIM_CONF2_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html#a55e8369f4046970b4f3b0caed85624ca">DR_REG_EFUSE_BASE</a> + 0x1F8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a81875cd484839e1e807fbc1495ee1a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81875cd484839e1e807fbc1495ee1a1a">&#9670;&nbsp;</a></span>EFUSE_WRITE_OP_CODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.EFUSE_WRITE_OP_CODE = 0x5A5A</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b290fab40b112bf3668f1e409afc277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b290fab40b112bf3668f1e409afc277">&#9670;&nbsp;</a></span>VDDQ_TIMING_PARAMETERS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">dictionary espressif.efuse.esp32s2.mem_definition.EfuseDefineRegisters.VDDQ_TIMING_PARAMETERS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=  {</div>
<div class="line">        <span class="comment"># APB Frequency: ( EFUSE_DAC_CLK_DIV, EFUSE_PWR_ON_NUM, EFUSE_PWR_OFF_NUM )</span></div>
<div class="line">        <span class="comment"># Taken from TRM chapter &quot;eFuse Controller&quot;: eFuse VDDQ Timing Setting</span></div>
<div class="line">        80: (0xA0, 0xA200, 0x100),</div>
<div class="line">        40: (0x50, 0x5100, 0x80),</div>
<div class="line">        20: (0x28, 0x2880, 0x40),</div>
<div class="line">    }</div>
</div><!-- fragment -->
</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>examples/aws_iot/venv/lib/python3.6/site-packages/espressif/efuse/esp32s2/<a class="el" href="esp32s2_2mem__definition_8py.html">mem_definition.py</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceespressif.html">espressif</a></li><li class="navelem"><a class="el" href="namespaceespressif_1_1efuse.html">efuse</a></li><li class="navelem"><a class="el" href="namespaceespressif_1_1efuse_1_1esp32s2.html">esp32s2</a></li><li class="navelem"><a class="el" href="namespaceespressif_1_1efuse_1_1esp32s2_1_1mem__definition.html">mem_definition</a></li><li class="navelem"><a class="el" href="classespressif_1_1efuse_1_1esp32s2_1_1mem__definition_1_1_efuse_define_registers.html">EfuseDefineRegisters</a></li>
    <li class="footer">Generated by <a href="https://iotready.co"> IoTReady </a><img class="footer" src="logo.png" width="30" height="30" alt="IoTReady"/></a></li>
  </ul>
</div>
</body>
</html>
