\hypertarget{struct_quad_s_p_i___type}{}\doxysection{Quad\+SPI\+\_\+\+Type Struct Reference}
\label{struct_quad_s_p_i___type}\index{QuadSPI\_Type@{QuadSPI\_Type}}


Quad\+SPI -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\begin{DoxyCompactList}\small\item\em Module Configuration Register, offset\+: 0x0. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a29c2e34e50a69aba53ffcf9e010cfd49}{IPCR}}
\begin{DoxyCompactList}\small\item\em IP Configuration Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a713463b1bba38a853b9704103f321c32}{FLSHCR}}
\begin{DoxyCompactList}\small\item\em Flash Configuration Register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_aac07722cb6c5e496743ec3bfef91be09}{BUF0\+CR}}
\begin{DoxyCompactList}\small\item\em Buffer0 Configuration Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a740e5ff7e82afe8901314f50c8b33062}{BUF1\+CR}}
\begin{DoxyCompactList}\small\item\em Buffer1 Configuration Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a8e8232388f9bab8b281c47428fd42b94}{BUF2\+CR}}
\begin{DoxyCompactList}\small\item\em Buffer2 Configuration Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a82669bc8f24d975a6b62a25379e1fcc7}{BUF3\+CR}}
\begin{DoxyCompactList}\small\item\em Buffer3 Configuration Register, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_aef092002994271603812dc1b2a4b5705}{BFGENCR}}
\begin{DoxyCompactList}\small\item\em Buffer Generic Configuration Register, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a4f83cb8aefb1d24fb6e5a4b31c981688}{SOCCR}}
\begin{DoxyCompactList}\small\item\em SOC Configuration Register, offset\+: 0x24. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_ae93401f2965e0fe1e343d6ea380b624e}{RESERVED\+\_\+1}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_afb19c5fe0d22c2239b652317e8217860}{BUF0\+IND}}
\begin{DoxyCompactList}\small\item\em Buffer0 Top Index Register, offset\+: 0x30. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_af4ff08274dc11210cbbc388e24b54b09}{BUF1\+IND}}
\begin{DoxyCompactList}\small\item\em Buffer1 Top Index Register, offset\+: 0x34. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a0e82dada541676a467cf8921d469b35b}{BUF2\+IND}}
\begin{DoxyCompactList}\small\item\em Buffer2 Top Index Register, offset\+: 0x38. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a000a335ab535ba2f054f1e09197cfb1b}{RESERVED\+\_\+2}} \mbox{[}196\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a94d11f7919bae3d7e871a83e99728cc4}{SFAR}}
\begin{DoxyCompactList}\small\item\em Serial Flash Address Register, offset\+: 0x100. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a4bb9d84ec06a747a7a10d41fdede6571}{SFACR}}
\begin{DoxyCompactList}\small\item\em Serial Flash Address Configuration Register, offset\+: 0x104. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_ad969d65fa03d3b7940bbc4250b773893}{SMPR}}
\begin{DoxyCompactList}\small\item\em Sampling Register, offset\+: 0x108. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_ab21c4de8b826937bdc4f524824d12492}{RBSR}}
\begin{DoxyCompactList}\small\item\em RX Buffer Status Register, offset\+: 0x10C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_ab63b98cef2a9060b8678b8211cd4dbf5}{RBCT}}
\begin{DoxyCompactList}\small\item\em RX Buffer Control Register, offset\+: 0x110. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a207fbf7d1daca5c4a3112e0930c37c6c}{RESERVED\+\_\+3}} \mbox{[}60\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a317a09338fb729351cb811b77570d744}{TBSR}}
\begin{DoxyCompactList}\small\item\em TX Buffer Status Register, offset\+: 0x150. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a2783f3ad21d493de30d1e89345672b57}{TBDR}}
\begin{DoxyCompactList}\small\item\em TX Buffer Data Register, offset\+: 0x154. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a539c585da9c0bb04750b7b88c803e2c8}{TBCT}}
\begin{DoxyCompactList}\small\item\em Tx Buffer Control Register, offset\+: 0x158. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_aa4e5f09c578d8d5c138b41a1e740df3f}{SR}}
\begin{DoxyCompactList}\small\item\em Status Register, offset\+: 0x15C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a7fa983d09317647cfa05ad9f3b672684}{FR}}
\begin{DoxyCompactList}\small\item\em Flag Register, offset\+: 0x160. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_ad10ae0d821edec8a6cf1bf982a307b91}{RSER}}
\begin{DoxyCompactList}\small\item\em Interrupt and DMA Request Select and Enable Register, offset\+: 0x164. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a818413b1bacf1d552cd2d8a4cc54adc5}{SPNDST}}
\begin{DoxyCompactList}\small\item\em Sequence Suspend Status Register, offset\+: 0x168. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_aceb064f2c641f1cf0568f291196cbe65}{SPTRCLR}}
\begin{DoxyCompactList}\small\item\em Sequence Pointer Clear Register, offset\+: 0x16C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a942227c181b38371ccaf6ec4e7bc5abc}{RESERVED\+\_\+4}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a66806d4b9cc2c08679e8c3793dde8e98}{SFA1\+AD}}
\begin{DoxyCompactList}\small\item\em Serial Flash A1 Top Address, offset\+: 0x180. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_ad3fd06abaf0966e38e743b70b42dfe52}{SFA2\+AD}}
\begin{DoxyCompactList}\small\item\em Serial Flash A2 Top Address, offset\+: 0x184. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a12b7d3809700bb3250a62e4a1cfeac57}{SFB1\+AD}}
\begin{DoxyCompactList}\small\item\em Serial Flash B1 Top Address, offset\+: 0x188. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a552956d8d58657a42fe4776f8930af57}{SFB2\+AD}}
\begin{DoxyCompactList}\small\item\em Serial Flash B2 Top Address, offset\+: 0x18C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_abeac32bdfe61fc8653452cd4bd965b59}{RESERVED\+\_\+5}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_aa8e0a7c106eaa2206459f3a0ae93b8eb}{RBDR}} \mbox{[}\mbox{\hyperlink{group___quad_s_p_i___peripheral___access___layer_gacfa13bb787d1e165f2652c270ecda646}{Quad\+SPI\+\_\+\+RBDR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em RX Buffer Data Register, array offset\+: 0x200, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a9dae032f63bdd8b2a1c5a5239c91a778}{RESERVED\+\_\+6}} \mbox{[}128\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a858ea37c3a1d2780859d011cd24173a1}{LUTKEY}}
\begin{DoxyCompactList}\small\item\em LUT Key Register, offset\+: 0x300. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a61a160ad0d5e1b3c0313bac63dc262bf}{LCKCR}}
\begin{DoxyCompactList}\small\item\em LUT Lock Configuration Register, offset\+: 0x304. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_a3b20077cb489a03a63f81865ee6ea403}{RESERVED\+\_\+7}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_quad_s_p_i___type_ab887214a6375c3ddb6d12d42ed618ae4}{LUT}} \mbox{[}\mbox{\hyperlink{group___quad_s_p_i___peripheral___access___layer_ga587da3c2e407f7c87dd247d003e9518b}{Quad\+SPI\+\_\+\+LUT\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Look-\/up Table register, array offset\+: 0x310, array step\+: 0x4. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Quad\+SPI -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_quad_s_p_i___type_aef092002994271603812dc1b2a4b5705}\label{struct_quad_s_p_i___type_aef092002994271603812dc1b2a4b5705}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BFGENCR@{BFGENCR}}
\index{BFGENCR@{BFGENCR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BFGENCR}{BFGENCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BFGENCR}



Buffer Generic Configuration Register, offset\+: 0x20. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_aac07722cb6c5e496743ec3bfef91be09}\label{struct_quad_s_p_i___type_aac07722cb6c5e496743ec3bfef91be09}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BUF0CR@{BUF0CR}}
\index{BUF0CR@{BUF0CR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BUF0CR}{BUF0CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BUF0\+CR}



Buffer0 Configuration Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_afb19c5fe0d22c2239b652317e8217860}\label{struct_quad_s_p_i___type_afb19c5fe0d22c2239b652317e8217860}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BUF0IND@{BUF0IND}}
\index{BUF0IND@{BUF0IND}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BUF0IND}{BUF0IND}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BUF0\+IND}



Buffer0 Top Index Register, offset\+: 0x30. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a740e5ff7e82afe8901314f50c8b33062}\label{struct_quad_s_p_i___type_a740e5ff7e82afe8901314f50c8b33062}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BUF1CR@{BUF1CR}}
\index{BUF1CR@{BUF1CR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BUF1CR}{BUF1CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BUF1\+CR}



Buffer1 Configuration Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_af4ff08274dc11210cbbc388e24b54b09}\label{struct_quad_s_p_i___type_af4ff08274dc11210cbbc388e24b54b09}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BUF1IND@{BUF1IND}}
\index{BUF1IND@{BUF1IND}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BUF1IND}{BUF1IND}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BUF1\+IND}



Buffer1 Top Index Register, offset\+: 0x34. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a8e8232388f9bab8b281c47428fd42b94}\label{struct_quad_s_p_i___type_a8e8232388f9bab8b281c47428fd42b94}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BUF2CR@{BUF2CR}}
\index{BUF2CR@{BUF2CR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BUF2CR}{BUF2CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BUF2\+CR}



Buffer2 Configuration Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a0e82dada541676a467cf8921d469b35b}\label{struct_quad_s_p_i___type_a0e82dada541676a467cf8921d469b35b}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BUF2IND@{BUF2IND}}
\index{BUF2IND@{BUF2IND}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BUF2IND}{BUF2IND}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BUF2\+IND}



Buffer2 Top Index Register, offset\+: 0x38. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a82669bc8f24d975a6b62a25379e1fcc7}\label{struct_quad_s_p_i___type_a82669bc8f24d975a6b62a25379e1fcc7}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!BUF3CR@{BUF3CR}}
\index{BUF3CR@{BUF3CR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{BUF3CR}{BUF3CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BUF3\+CR}



Buffer3 Configuration Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a713463b1bba38a853b9704103f321c32}\label{struct_quad_s_p_i___type_a713463b1bba38a853b9704103f321c32}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!FLSHCR@{FLSHCR}}
\index{FLSHCR@{FLSHCR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{FLSHCR}{FLSHCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLSHCR}



Flash Configuration Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a7fa983d09317647cfa05ad9f3b672684}\label{struct_quad_s_p_i___type_a7fa983d09317647cfa05ad9f3b672684}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!FR@{FR}}
\index{FR@{FR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{FR}{FR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FR}



Flag Register, offset\+: 0x160. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a29c2e34e50a69aba53ffcf9e010cfd49}\label{struct_quad_s_p_i___type_a29c2e34e50a69aba53ffcf9e010cfd49}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!IPCR@{IPCR}}
\index{IPCR@{IPCR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{IPCR}{IPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IPCR}



IP Configuration Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a61a160ad0d5e1b3c0313bac63dc262bf}\label{struct_quad_s_p_i___type_a61a160ad0d5e1b3c0313bac63dc262bf}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!LCKCR@{LCKCR}}
\index{LCKCR@{LCKCR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{LCKCR}{LCKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCKCR}



LUT Lock Configuration Register, offset\+: 0x304. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_ab887214a6375c3ddb6d12d42ed618ae4}\label{struct_quad_s_p_i___type_ab887214a6375c3ddb6d12d42ed618ae4}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!LUT@{LUT}}
\index{LUT@{LUT}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{LUT}{LUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LUT\mbox{[}\mbox{\hyperlink{group___quad_s_p_i___peripheral___access___layer_ga587da3c2e407f7c87dd247d003e9518b}{Quad\+SPI\+\_\+\+LUT\+\_\+\+COUNT}}\mbox{]}}



Look-\/up Table register, array offset\+: 0x310, array step\+: 0x4. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a858ea37c3a1d2780859d011cd24173a1}\label{struct_quad_s_p_i___type_a858ea37c3a1d2780859d011cd24173a1}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!LUTKEY@{LUTKEY}}
\index{LUTKEY@{LUTKEY}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{LUTKEY}{LUTKEY}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LUTKEY}



LUT Key Register, offset\+: 0x300. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a27af4e9f888f0b7b1e8da7e002d98798}\label{struct_quad_s_p_i___type_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!MCR@{MCR}}
\index{MCR@{MCR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}



Module Configuration Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_ab63b98cef2a9060b8678b8211cd4dbf5}\label{struct_quad_s_p_i___type_ab63b98cef2a9060b8678b8211cd4dbf5}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RBCT@{RBCT}}
\index{RBCT@{RBCT}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RBCT}{RBCT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RBCT}



RX Buffer Control Register, offset\+: 0x110. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_aa8e0a7c106eaa2206459f3a0ae93b8eb}\label{struct_quad_s_p_i___type_aa8e0a7c106eaa2206459f3a0ae93b8eb}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RBDR@{RBDR}}
\index{RBDR@{RBDR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RBDR}{RBDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RBDR\mbox{[}\mbox{\hyperlink{group___quad_s_p_i___peripheral___access___layer_gacfa13bb787d1e165f2652c270ecda646}{Quad\+SPI\+\_\+\+RBDR\+\_\+\+COUNT}}\mbox{]}}



RX Buffer Data Register, array offset\+: 0x200, array step\+: 0x4. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_ab21c4de8b826937bdc4f524824d12492}\label{struct_quad_s_p_i___type_ab21c4de8b826937bdc4f524824d12492}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RBSR@{RBSR}}
\index{RBSR@{RBSR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RBSR}{RBSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RBSR}



RX Buffer Status Register, offset\+: 0x10C. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a71277aaa40be4473ac2521981f273bd3}\label{struct_quad_s_p_i___type_a71277aaa40be4473ac2521981f273bd3}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_ae93401f2965e0fe1e343d6ea380b624e}\label{struct_quad_s_p_i___type_ae93401f2965e0fe1e343d6ea380b624e}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_a000a335ab535ba2f054f1e09197cfb1b}\label{struct_quad_s_p_i___type_a000a335ab535ba2f054f1e09197cfb1b}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}196\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_a207fbf7d1daca5c4a3112e0930c37c6c}\label{struct_quad_s_p_i___type_a207fbf7d1daca5c4a3112e0930c37c6c}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}60\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_a942227c181b38371ccaf6ec4e7bc5abc}\label{struct_quad_s_p_i___type_a942227c181b38371ccaf6ec4e7bc5abc}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_abeac32bdfe61fc8653452cd4bd965b59}\label{struct_quad_s_p_i___type_abeac32bdfe61fc8653452cd4bd965b59}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_a9dae032f63bdd8b2a1c5a5239c91a778}\label{struct_quad_s_p_i___type_a9dae032f63bdd8b2a1c5a5239c91a778}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}128\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_a3b20077cb489a03a63f81865ee6ea403}\label{struct_quad_s_p_i___type_a3b20077cb489a03a63f81865ee6ea403}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_quad_s_p_i___type_ad10ae0d821edec8a6cf1bf982a307b91}\label{struct_quad_s_p_i___type_ad10ae0d821edec8a6cf1bf982a307b91}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!RSER@{RSER}}
\index{RSER@{RSER}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{RSER}{RSER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSER}



Interrupt and DMA Request Select and Enable Register, offset\+: 0x164. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a66806d4b9cc2c08679e8c3793dde8e98}\label{struct_quad_s_p_i___type_a66806d4b9cc2c08679e8c3793dde8e98}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SFA1AD@{SFA1AD}}
\index{SFA1AD@{SFA1AD}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SFA1AD}{SFA1AD}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SFA1\+AD}



Serial Flash A1 Top Address, offset\+: 0x180. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_ad3fd06abaf0966e38e743b70b42dfe52}\label{struct_quad_s_p_i___type_ad3fd06abaf0966e38e743b70b42dfe52}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SFA2AD@{SFA2AD}}
\index{SFA2AD@{SFA2AD}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SFA2AD}{SFA2AD}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SFA2\+AD}



Serial Flash A2 Top Address, offset\+: 0x184. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a4bb9d84ec06a747a7a10d41fdede6571}\label{struct_quad_s_p_i___type_a4bb9d84ec06a747a7a10d41fdede6571}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SFACR@{SFACR}}
\index{SFACR@{SFACR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SFACR}{SFACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SFACR}



Serial Flash Address Configuration Register, offset\+: 0x104. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a94d11f7919bae3d7e871a83e99728cc4}\label{struct_quad_s_p_i___type_a94d11f7919bae3d7e871a83e99728cc4}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SFAR@{SFAR}}
\index{SFAR@{SFAR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SFAR}{SFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SFAR}



Serial Flash Address Register, offset\+: 0x100. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a12b7d3809700bb3250a62e4a1cfeac57}\label{struct_quad_s_p_i___type_a12b7d3809700bb3250a62e4a1cfeac57}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SFB1AD@{SFB1AD}}
\index{SFB1AD@{SFB1AD}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SFB1AD}{SFB1AD}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SFB1\+AD}



Serial Flash B1 Top Address, offset\+: 0x188. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a552956d8d58657a42fe4776f8930af57}\label{struct_quad_s_p_i___type_a552956d8d58657a42fe4776f8930af57}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SFB2AD@{SFB2AD}}
\index{SFB2AD@{SFB2AD}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SFB2AD}{SFB2AD}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SFB2\+AD}



Serial Flash B2 Top Address, offset\+: 0x18C. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_ad969d65fa03d3b7940bbc4250b773893}\label{struct_quad_s_p_i___type_ad969d65fa03d3b7940bbc4250b773893}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SMPR@{SMPR}}
\index{SMPR@{SMPR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SMPR}{SMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SMPR}



Sampling Register, offset\+: 0x108. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a4f83cb8aefb1d24fb6e5a4b31c981688}\label{struct_quad_s_p_i___type_a4f83cb8aefb1d24fb6e5a4b31c981688}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SOCCR@{SOCCR}}
\index{SOCCR@{SOCCR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SOCCR}{SOCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOCCR}



SOC Configuration Register, offset\+: 0x24. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a818413b1bacf1d552cd2d8a4cc54adc5}\label{struct_quad_s_p_i___type_a818413b1bacf1d552cd2d8a4cc54adc5}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SPNDST@{SPNDST}}
\index{SPNDST@{SPNDST}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SPNDST}{SPNDST}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SPNDST}



Sequence Suspend Status Register, offset\+: 0x168. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_aceb064f2c641f1cf0568f291196cbe65}\label{struct_quad_s_p_i___type_aceb064f2c641f1cf0568f291196cbe65}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SPTRCLR@{SPTRCLR}}
\index{SPTRCLR@{SPTRCLR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SPTRCLR}{SPTRCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t SPTRCLR}



Sequence Pointer Clear Register, offset\+: 0x16C. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_aa4e5f09c578d8d5c138b41a1e740df3f}\label{struct_quad_s_p_i___type_aa4e5f09c578d8d5c138b41a1e740df3f}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!SR@{SR}}
\index{SR@{SR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SR}



Status Register, offset\+: 0x15C. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a539c585da9c0bb04750b7b88c803e2c8}\label{struct_quad_s_p_i___type_a539c585da9c0bb04750b7b88c803e2c8}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!TBCT@{TBCT}}
\index{TBCT@{TBCT}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{TBCT}{TBCT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TBCT}



Tx Buffer Control Register, offset\+: 0x158. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a2783f3ad21d493de30d1e89345672b57}\label{struct_quad_s_p_i___type_a2783f3ad21d493de30d1e89345672b57}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!TBDR@{TBDR}}
\index{TBDR@{TBDR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{TBDR}{TBDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TBDR}



TX Buffer Data Register, offset\+: 0x154. 

\mbox{\Hypertarget{struct_quad_s_p_i___type_a317a09338fb729351cb811b77570d744}\label{struct_quad_s_p_i___type_a317a09338fb729351cb811b77570d744}} 
\index{QuadSPI\_Type@{QuadSPI\_Type}!TBSR@{TBSR}}
\index{TBSR@{TBSR}!QuadSPI\_Type@{QuadSPI\_Type}}
\doxysubsubsection{\texorpdfstring{TBSR}{TBSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TBSR}



TX Buffer Status Register, offset\+: 0x150. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
