{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:21:53 2019 " "Info: Processing started: Mon Jun 03 15:21:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7Seg-Behavioral " "Info: Found design unit 1: BCD_7Seg-Behavioral" {  } { { "BCD_7Seg.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/BCD_7Seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Seg " "Info: Found entity 1: BCD_7Seg" {  } { { "BCD_7Seg.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/BCD_7Seg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file central.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central_1-Behavioral " "Info: Found design unit 1: central_1-Behavioral" {  } { { "Central.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 central_1 " "Info: Found entity 1: central_1" {  } { { "Central.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tec1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_tec1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavior " "Info: Found design unit 1: Teclado-behavior" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Info: Found entity 1: Teclado" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec1.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Info: Found design unit 1: divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Info: Found entity 1: divisor" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDM " "Info: Found entity 1: DDM" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file test.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file central4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central4bits-Behavioral " "Info: Found design unit 1: central4bits-Behavioral" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 central4bits " "Info: Found entity 1: central4bits" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tec4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_tec4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado4bits-behavior " "Info: Found design unit 1: Teclado4bits-behavior" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Teclado4bits " "Info: Found entity 1: Teclado4bits" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDM " "Info: Elaborating entity \"DDM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado4bits Teclado4bits:inst1 " "Info: Elaborating entity \"Teclado4bits\" for hierarchy \"Teclado4bits:inst1\"" {  } { { "DDM.bdf" "inst1" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 424 632 792 520 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr_state dec_tec4bits.vhd(45) " "Warning (10492): VHDL Process Statement warning at dec_tec4bits.vhd(45): signal \"pr_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Info: Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "DDM.bdf" "inst" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 496 368 480 592 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "central4bits central4bits:inst2 " "Info: Elaborating entity \"central4bits\" for hierarchy \"central4bits:inst2\"" {  } { { "DDM.bdf" "inst2" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 384 1416 1608 512 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Central4bits.vhd(50) " "Warning (10445): VHDL Subtype or Type Declaration warning at Central4bits.vhd(50): subtype or type has null range" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 50 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litros Central4bits.vhd(22) " "Warning (10036): Verilog HDL or VHDL warning at Central4bits.vhd(22): object \"litros\" assigned a value but never read" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cont Central4bits.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at Central4bits.vhd(28): used implicit default value for signal \"cont\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Central4bits.vhd(62) " "Warning (10296): VHDL warning at Central4bits.vhd(62): ignored assignment of value to null range" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 62 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Central4bits.vhd(73) " "Warning (10296): VHDL warning at Central4bits.vhd(73): ignored assignment of value to null range" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 73 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(123) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(123): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(140) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(140): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(171) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(171): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(188) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(188): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador Central4bits.vhd(49) " "Warning (10631): VHDL Process Statement warning at Central4bits.vhd(49): inferring latch(es) for signal or variable \"contador\", which holds its previous value in one or more paths through the process" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "precio Central4bits.vhd(49) " "Warning (10631): VHDL Process Statement warning at Central4bits.vhd(49): inferring latch(es) for signal or variable \"precio\", which holds its previous value in one or more paths through the process" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "salidaMagna GND " "Warning (13410): Pin \"salidaMagna\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 424 1672 1848 440 "salidaMagna" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "salidaPremium GND " "Warning (13410): Pin \"salidaPremium\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 472 1656 1832 488 "salidaPremium" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug\[3\] GND " "Warning (13410): Pin \"debug\[3\]\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug\[2\] GND " "Warning (13410): Pin \"debug\[2\]\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "magna " "Warning (15610): No output dependent on input pin \"magna\"" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 440 1208 1376 456 "magna" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "premium " "Warning (15610): No output dependent on input pin \"premium\"" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 472 1208 1376 488 "premium" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Info: Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Info: Implemented 39 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:21:59 2019 " "Info: Processing ended: Mon Jun 03 15:21:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:22:00 2019 " "Info: Processing started: Mon Jun 03 15:22:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDM -c DDM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDM EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"DDM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor:inst\|clk_state Global clock " "Info: Automatically promoted some destinations of signal \"divisor:inst\|clk_state\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor:inst\|clk_state " "Info: Destination \"divisor:inst\|clk_state\" may be non-global or may not use global clock" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "central4bits:inst2\|Equal11~0 Global clock " "Info: Automatically promoted signal \"central4bits:inst2\|Equal11~0\" to use Global clock" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.660 ns register pin " "Info: Estimated most critical path is register to pin delay of 6.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Teclado4bits:inst1\|pr_state.s0 1 REG LAB_X7_Y4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y4; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.740 ns) 1.356 ns Teclado4bits:inst1\|Mux4~0 2 COMB LAB_X7_Y4 1 " "Info: 2: + IC(0.616 ns) + CELL(0.740 ns) = 1.356 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'Teclado4bits:inst1\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Mux4~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 2.536 ns Teclado4bits:inst1\|Mux4~1 3 COMB LAB_X7_Y4 3 " "Info: 3: + IC(0.980 ns) + CELL(0.200 ns) = 2.536 ns; Loc. = LAB_X7_Y4; Fanout = 3; COMB Node = 'Teclado4bits:inst1\|Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Teclado4bits:inst1|Mux4~0 Teclado4bits:inst1|Mux4~1 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(2.322 ns) 6.660 ns data\[2\] 4 PIN PIN_51 0 " "Info: 4: + IC(1.802 ns) + CELL(2.322 ns) = 6.660 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'data\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { Teclado4bits:inst1|Mux4~1 data[2] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 48.98 % ) " "Info: Total cell delay = 3.262 ns ( 48.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.398 ns ( 51.02 % ) " "Info: Total interconnect delay = 3.398 ns ( 51.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.660 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Mux4~0 Teclado4bits:inst1|Mux4~1 data[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:22:03 2019 " "Info: Processing ended: Mon Jun 03 15:22:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:22:05 2019 " "Info: Processing started: Mon Jun 03 15:22:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDM -c DDM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:22:06 2019 " "Info: Processing ended: Mon Jun 03 15:22:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:22:07 2019 " "Info: Processing started: Mon Jun 03 15:22:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|clk_state " "Info: Detected ripple clock \"divisor:inst\|clk_state\" as buffer" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register divisor:inst\|count\[5\] register divisor:inst\|count\[4\] 134.21 MHz 7.451 ns Internal " "Info: Clock \"clk\" has Internal fmax of 134.21 MHz between source register \"divisor:inst\|count\[5\]\" and destination register \"divisor:inst\|count\[4\]\" (period= 7.451 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.742 ns + Longest register register " "Info: + Longest register to register delay is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divisor:inst\|count\[5\] 1 REG LC_X2_Y3_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'divisor:inst\|count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divisor:inst|count[5] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.740 ns) 1.637 ns divisor:inst\|LessThan0~0 2 COMB LC_X2_Y3_N1 1 " "Info: 2: + IC(0.897 ns) + CELL(0.740 ns) = 1.637 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; COMB Node = 'divisor:inst\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { divisor:inst|count[5] divisor:inst|LessThan0~0 } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 2.566 ns divisor:inst\|LessThan0~1 3 COMB LC_X2_Y3_N0 1 " "Info: 3: + IC(0.729 ns) + CELL(0.200 ns) = 2.566 ns; Loc. = LC_X2_Y3_N0; Fanout = 1; COMB Node = 'divisor:inst\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { divisor:inst|LessThan0~0 divisor:inst|LessThan0~1 } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.200 ns) 3.911 ns divisor:inst\|LessThan0~3 4 COMB LC_X3_Y3_N8 17 " "Info: 4: + IC(1.145 ns) + CELL(0.200 ns) = 3.911 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; COMB Node = 'divisor:inst\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { divisor:inst|LessThan0~1 divisor:inst|LessThan0~3 } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(1.760 ns) 6.742 ns divisor:inst\|count\[4\] 5 REG LC_X2_Y3_N6 4 " "Info: 5: + IC(1.071 ns) + CELL(1.760 ns) = 6.742 ns; Loc. = LC_X2_Y3_N6; Fanout = 4; REG Node = 'divisor:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { divisor:inst|LessThan0~3 divisor:inst|count[4] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 43.01 % ) " "Info: Total cell delay = 2.900 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.842 ns ( 56.99 % ) " "Info: Total interconnect delay = 3.842 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { divisor:inst|count[5] divisor:inst|LessThan0~0 divisor:inst|LessThan0~1 divisor:inst|LessThan0~3 divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { divisor:inst|count[5] {} divisor:inst|LessThan0~0 {} divisor:inst|LessThan0~1 {} divisor:inst|LessThan0~3 {} divisor:inst|count[4] {} } { 0.000ns 0.897ns 0.729ns 1.145ns 1.071ns } { 0.000ns 0.740ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns divisor:inst\|count\[4\] 2 REG LC_X2_Y3_N6 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N6; Fanout = 4; REG Node = 'divisor:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns divisor:inst\|count\[5\] 2 REG LC_X2_Y3_N7 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'divisor:inst\|count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { divisor:inst|count[5] divisor:inst|LessThan0~0 divisor:inst|LessThan0~1 divisor:inst|LessThan0~3 divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { divisor:inst|count[5] {} divisor:inst|LessThan0~0 {} divisor:inst|LessThan0~1 {} divisor:inst|LessThan0~3 {} divisor:inst|count[4] {} } { 0.000ns 0.897ns 0.729ns 1.145ns 1.071ns } { 0.000ns 0.740ns 0.200ns 0.200ns 1.760ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "central4bits:inst2\|estado_pr.S1 fila\[1\] clk 1.441 ns register " "Info: tsu for register \"central4bits:inst2\|estado_pr.S1\" (data pin = \"fila\[1\]\", clock pin = \"clk\") is 1.441 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.063 ns + Longest pin register " "Info: + Longest pin to register delay is 9.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[1\] 1 PIN PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 4; PIN Node = 'fila\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[1] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.914 ns) 4.775 ns Teclado4bits:inst1\|Mux3~0 2 COMB LC_X6_Y1_N5 2 " "Info: 2: + IC(2.729 ns) + CELL(0.914 ns) = 4.775 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Teclado4bits:inst1\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { fila[1] Teclado4bits:inst1|Mux3~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.511 ns) 7.234 ns central4bits:inst2\|process_1~0 3 COMB LC_X7_Y4_N2 1 " "Info: 3: + IC(1.948 ns) + CELL(0.511 ns) = 7.234 ns; Loc. = LC_X7_Y4_N2; Fanout = 1; COMB Node = 'central4bits:inst2\|process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { Teclado4bits:inst1|Mux3~0 central4bits:inst2|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.739 ns central4bits:inst2\|process_1~1 4 COMB LC_X7_Y4_N3 2 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.739 ns; Loc. = LC_X7_Y4_N3; Fanout = 2; COMB Node = 'central4bits:inst2\|process_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { central4bits:inst2|process_1~0 central4bits:inst2|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.591 ns) 9.063 ns central4bits:inst2\|estado_pr.S1 5 REG LC_X7_Y4_N6 3 " "Info: 5: + IC(0.733 ns) + CELL(0.591 ns) = 9.063 ns; Loc. = LC_X7_Y4_N6; Fanout = 3; REG Node = 'central4bits:inst2\|estado_pr.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { central4bits:inst2|process_1~1 central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 36.94 % ) " "Info: Total cell delay = 3.348 ns ( 36.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.715 ns ( 63.06 % ) " "Info: Total interconnect delay = 5.715 ns ( 63.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.063 ns" { fila[1] Teclado4bits:inst1|Mux3~0 central4bits:inst2|process_1~0 central4bits:inst2|process_1~1 central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.063 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux3~0 {} central4bits:inst2|process_1~0 {} central4bits:inst2|process_1~1 {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 2.729ns 1.948ns 0.305ns 0.733ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.955 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X5_Y3_N2 7 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X5_Y3_N2; Fanout = 7; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.918 ns) 7.955 ns central4bits:inst2\|estado_pr.S1 3 REG LC_X7_Y4_N6 3 " "Info: 3: + IC(3.313 ns) + CELL(0.918 ns) = 7.955 ns; Loc. = LC_X7_Y4_N6; Fanout = 3; REG Node = 'central4bits:inst2\|estado_pr.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.231 ns" { divisor:inst|clk_state central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.43 % ) " "Info: Total cell delay = 3.375 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 57.57 % ) " "Info: Total interconnect delay = 4.580 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.063 ns" { fila[1] Teclado4bits:inst1|Mux3~0 central4bits:inst2|process_1~0 central4bits:inst2|process_1~1 central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.063 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux3~0 {} central4bits:inst2|process_1~0 {} central4bits:inst2|process_1~1 {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 2.729ns 1.948ns 0.305ns 0.733ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[3\] Teclado4bits:inst1\|pr_state.s0 15.105 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[3\]\" through register \"Teclado4bits:inst1\|pr_state.s0\" is 15.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.955 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X5_Y3_N2 7 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X5_Y3_N2; Fanout = 7; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.918 ns) 7.955 ns Teclado4bits:inst1\|pr_state.s0 3 REG LC_X7_Y4_N9 10 " "Info: 3: + IC(3.313 ns) + CELL(0.918 ns) = 7.955 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.231 ns" { divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.43 % ) " "Info: Total cell delay = 3.375 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 57.57 % ) " "Info: Total interconnect delay = 4.580 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.774 ns + Longest register pin " "Info: + Longest register to pin delay is 6.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Teclado4bits:inst1\|pr_state.s0 1 REG LC_X7_Y4_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.740 ns) 2.759 ns Teclado4bits:inst1\|Selector4~0 2 COMB LC_X6_Y1_N0 2 " "Info: 2: + IC(2.019 ns) + CELL(0.740 ns) = 2.759 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Teclado4bits:inst1\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Selector4~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(2.322 ns) 6.774 ns data\[3\] 3 PIN PIN_50 0 " "Info: 3: + IC(1.693 ns) + CELL(2.322 ns) = 6.774 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { Teclado4bits:inst1|Selector4~0 data[3] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 45.20 % ) " "Info: Total cell delay = 3.062 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.712 ns ( 54.80 % ) " "Info: Total interconnect delay = 3.712 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Selector4~0 data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 {} Teclado4bits:inst1|Selector4~0 {} data[3] {} } { 0.000ns 2.019ns 1.693ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Selector4~0 data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 {} Teclado4bits:inst1|Selector4~0 {} data[3] {} } { 0.000ns 2.019ns 1.693ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "fila\[3\] data\[0\] 10.493 ns Longest " "Info: Longest tpd from source pin \"fila\[3\]\" to destination pin \"data\[0\]\" is 10.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[3\] 1 PIN PIN_97 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_97; Fanout = 4; PIN Node = 'fila\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[3] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.914 ns) 4.586 ns Teclado4bits:inst1\|Mux5~0 2 COMB LC_X7_Y4_N7 10 " "Info: 2: + IC(2.540 ns) + CELL(0.914 ns) = 4.586 ns; Loc. = LC_X7_Y4_N7; Fanout = 10; COMB Node = 'Teclado4bits:inst1\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { fila[3] Teclado4bits:inst1|Mux5~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.740 ns) 6.051 ns Teclado4bits:inst1\|Selector7~0 3 COMB LC_X7_Y4_N5 1 " "Info: 3: + IC(0.725 ns) + CELL(0.740 ns) = 6.051 ns; Loc. = LC_X7_Y4_N5; Fanout = 1; COMB Node = 'Teclado4bits:inst1\|Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|Selector7~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(2.322 ns) 10.493 ns data\[0\] 4 PIN PIN_53 0 " "Info: 4: + IC(2.120 ns) + CELL(2.322 ns) = 10.493 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { Teclado4bits:inst1|Selector7~0 data[0] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.108 ns ( 48.68 % ) " "Info: Total cell delay = 5.108 ns ( 48.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.385 ns ( 51.32 % ) " "Info: Total interconnect delay = 5.385 ns ( 51.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.493 ns" { fila[3] Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|Selector7~0 data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.493 ns" { fila[3] {} fila[3]~combout {} Teclado4bits:inst1|Mux5~0 {} Teclado4bits:inst1|Selector7~0 {} data[0] {} } { 0.000ns 0.000ns 2.540ns 0.725ns 2.120ns } { 0.000ns 1.132ns 0.914ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Teclado4bits:inst1\|pr_state.s0 fila\[1\] clk 2.217 ns register " "Info: th for register \"Teclado4bits:inst1\|pr_state.s0\" (data pin = \"fila\[1\]\", clock pin = \"clk\") is 2.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.955 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X5_Y3_N2 7 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X5_Y3_N2; Fanout = 7; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.918 ns) 7.955 ns Teclado4bits:inst1\|pr_state.s0 3 REG LC_X7_Y4_N9 10 " "Info: 3: + IC(3.313 ns) + CELL(0.918 ns) = 7.955 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.231 ns" { divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.43 % ) " "Info: Total cell delay = 3.375 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 57.57 % ) " "Info: Total interconnect delay = 4.580 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.959 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[1\] 1 PIN PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 4; PIN Node = 'fila\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[1] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.702 ns) + CELL(0.200 ns) 4.034 ns Teclado4bits:inst1\|Mux5~0 2 COMB LC_X7_Y4_N7 10 " "Info: 2: + IC(2.702 ns) + CELL(0.200 ns) = 4.034 ns; Loc. = LC_X7_Y4_N7; Fanout = 10; COMB Node = 'Teclado4bits:inst1\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { fila[1] Teclado4bits:inst1|Mux5~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(1.243 ns) 5.959 ns Teclado4bits:inst1\|pr_state.s0 3 REG LC_X7_Y4_N9 10 " "Info: 3: + IC(0.682 ns) + CELL(1.243 ns) = 5.959 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 43.21 % ) " "Info: Total cell delay = 2.575 ns ( 43.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.384 ns ( 56.79 % ) " "Info: Total interconnect delay = 3.384 ns ( 56.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { fila[1] Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux5~0 {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 2.702ns 0.682ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { fila[1] Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux5~0 {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 2.702ns 0.682ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:22:09 2019 " "Info: Processing ended: Mon Jun 03 15:22:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:22:10 2019 " "Info: Processing started: Mon Jun 03 15:22:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDM -c DDM " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DDM.vho DDM_vhd.sdo E:/ProyectoDDM-master/ProyectoAhoraSi2/simulation/modelsim/ simulation " "Info: Generated files \"DDM.vho\" and \"DDM_vhd.sdo\" in directory \"E:/ProyectoDDM-master/ProyectoAhoraSi2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:22:12 2019 " "Info: Processing ended: Mon Jun 03 15:22:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Info: Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
