Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,21793
design__instance__area,259837
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.005121018271893263
power__switching__total,0.0011671024840325117
power__leakage__total,0.00000528909231434227
power__total,0.006293409503996372
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.47724159308570846
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.46765420637425686
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10824419444935102
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.280719122559632
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108244
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.836908
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.7506866452045747
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.7398305510958512
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5985674347818895
timing__setup__ws__corner:nom_slow_1p08V_125C,0.33685055698225386
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.598567
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.336851
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.580028597125477
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.5699573196950573
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28470815399992827
timing__setup__ws__corner:nom_typ_1p20V_25C,5.042913784851429
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284708
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.433836
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.47724159308570846
clock__skew__worst_setup,0.46765420637425686
timing__hold__ws,0.10824419444935102
timing__setup__ws,0.33685055698225386
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108244
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.336851
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 313.74
design__core__bbox,2.88 3.78 851.52 309.96
design__io,45
design__die__area,268059
design__core__area,259837
design__instance__count__stdcell,13098
design__instance__area__stdcell,210182
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.8089
design__instance__utilization__stdcell,0.8089
design__rows,81
design__rows:CoreSite,81
design__sites,143208
design__sites:CoreSite,143208
design__instance__count__class:buffer,11
design__instance__area__class:buffer,79.8336
design__instance__count__class:inverter,420
design__instance__area__class:inverter,2659.91
design__instance__count__class:sequential_cell,1421
design__instance__area__class:sequential_cell,70513
design__instance__count__class:multi_input_combinational_cell,8255
design__instance__area__class:multi_input_combinational_cell,82838.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2749
design__instance__area__class:timing_repair_buffer,48449.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,379881
design__violations,0
design__instance__count__class:clock_buffer,238
design__instance__area__class:clock_buffer,5613.75
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,21.7728
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1911
global_route__vias,89613
global_route__wirelength,588621
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,5.4432
route__net,13101
route__net__special,2
route__drc_errors__iter:0,3699
route__wirelength__iter:0,412726
route__drc_errors__iter:1,1431
route__wirelength__iter:1,410116
route__drc_errors__iter:2,1291
route__wirelength__iter:2,409474
route__drc_errors__iter:3,19
route__wirelength__iter:3,409137
route__drc_errors__iter:4,0
route__wirelength__iter:4,409127
route__drc_errors,0
route__wirelength,409127
route__vias,80413
route__vias__singlecut,80413
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,838.61
design__instance__count__class:fill_cell,8695
design__instance__area__class:fill_cell,49654.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,20
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,20
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,20
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19974
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000259386
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000277536
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000982366
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000277536
design_powergrid__voltage__worst,0.000277536
design_powergrid__voltage__worst__net:VPWR,1.19974
design_powergrid__drop__worst,0.000277536
design_powergrid__drop__worst__net:VPWR,0.000259386
design_powergrid__voltage__worst__net:VGND,0.000277536
design_powergrid__drop__worst__net:VGND,0.000277536
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000978999999999999944051698452796017591026611626148223876953125
ir__drop__worst,0.000259000000000000007126244039312723543844185769557952880859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
