<module name="MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RINGACC_DB_j" acronym="RINGACC_DB_j" offset="0x10" width="32" description="The Ring N Doorbell Register is written by software to increment or decrement the number of entries on a Ring. One or more entries as specified by the entry_cnt field can be added to a ring with a single write operation. Offset = 10h + (j * 1000h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG_RT j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="CNT" width="8" begin="7" end="0" resetval="0x0" description="Signed number of entries by which to increment the ring occupancy. For normal Tx Ring operation, this value should be a positive number. This occ value for the ring is increased by this value each time the doorbell register is written (occ absolute value will increase or decrease based on the sign of the tentry_cnt)." range="" rwaccess="W"/>
  </register>
  <register id="RINGACC_OCC_j" acronym="RINGACC_OCC_j" offset="0x18" width="32" description="The Ring N Occupancy Register can be read by software to determine the total number of valid entries on a ring. The contents of each of these registers are unary ORed in order to create a pending signal for the ring which can be used for triggering hardware operations and/or for generating interrupts to the host. Offset = 18h + (j * 1000h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG_RT j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CNT" width="21" begin="20" end="0" resetval="0x0" description="Total number of valid entries on the ring. This value is generally intended to be incremented by doorbell pokes from software and is decremented by the DMA engine as entries are completed." range="" rwaccess="R"/>
  </register>
  <register id="RINGACC_INDX_j" acronym="RINGACC_INDX_j" offset="0x1C" width="32" description="The Ring N Current Index Register can be read by software for debug purposes to determine the current SW read index for the Ring for the channel. Offset = 1Ch + (j * 1000h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG_RT j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="IDX" width="20" begin="19" end="0" resetval="0x0" description="Current SW owned read index for the ring. This value is initialized to 0 when the ring is set up and will be incremented by SW each time SW processes a ring entry. When the index is incremented to a value equal to the size field in the Ring Size Register for the ring the index will be reset back to 0." range="" rwaccess="R"/>
  </register>
  <register id="RINGACC_HWOCC_j" acronym="RINGACC_HWOCC_j" offset="0x20" width="32" description="The Ring N Hardware Occupancy Register contains the early increment/decrement version of the the total number of valid entries on a ring. The contents of each of these registers are unary ORed in order to create a pending signal for the ring which can be used for triggering hardware operations and/or for generating interrupts to the host. Offset = 20h + (j * 1000h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG_RT j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CNT" width="21" begin="20" end="0" resetval="0x0" description="Total number of valid entries on the ring. This value is generally intended to be incremented by doorbell pokes from software and is decremented by the DMA engine as entries are completed." range="" rwaccess="R"/>
  </register>
  <register id="RINGACC_HWINDX_j" acronym="RINGACC_HWINDX_j" offset="0x24" width="32" description="The Ring N Current Index Register can be read by software for debug purposes to determine the current HW read index for the Ring for the channel. Offset = 24h + (j * 1000h); where j = 0h to 331h for NAVSS0_UDMASS_RINGACC0_CFG_RT j = 0h to 11Dh for MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="IDX" width="20" begin="19" end="0" resetval="0x0" description="Current HW owned read index for the ring. This value is initialized to 0 when the ring is set up and will be incremented by HW each time HW processes a ring entry. When the index is incremented to a value equal to the size field in the Ring Size Register for the ring the index will be reset back to 0." range="" rwaccess="R"/>
  </register>
</module>
