
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="Python interface and configurator for the ADI JESD Interface Framework">
      
      
        <meta name="author" content="Analog Devices, Inc.">
      
      
      
        <link rel="prev" href="../devs/jesd/">
      
      
        <link rel="next" href="../developers/">
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.5.38">
    
    
      
        <title>FPGAs - pyadi-jif</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.8c3ca2c6.min.css">
      
        
        <link rel="stylesheet" href="../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../assets/_mkdocstrings.css">
    
      <link rel="stylesheet" href="https://fastapi.tiangolo.com/css/termynal.css">
    
      <link rel="stylesheet" href="https://fastapi.tiangolo.com/css/custom.css">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="slate" data-md-color-primary="orange" data-md-color-accent="amber">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#fpga-reference-apis" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="pyadi-jif" class="md-header__button md-logo" aria-label="pyadi-jif" data-md-component="logo">
      
  <img src="../imgs/cpu.svg" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            pyadi-jif
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              FPGAs
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="orange" data-md-color-accent="amber"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 2a7 7 0 0 0-7 7c0 2.38 1.19 4.47 3 5.74V17a1 1 0 0 0 1 1h6a1 1 0 0 0 1-1v-2.26c1.81-1.27 3-3.36 3-5.74a7 7 0 0 0-7-7M9 21a1 1 0 0 0 1 1h4a1 1 0 0 0 1-1v-1H9z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/analogdevicesinc/pyadi-jif" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.6.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="pyadi-jif" class="md-nav__button md-logo" aria-label="pyadi-jif" data-md-component="logo">
      
  <img src="../imgs/cpu.svg" alt="logo">

    </a>
    pyadi-jif
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/analogdevicesinc/pyadi-jif" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.6.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Home
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../install/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Quick Start
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../flow/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Usage Flow
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../converters/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Data Converters
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../clocks/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Clock Chips
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
        
          
          <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    FPGAs
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6">
            <span class="md-nav__icon md-icon"></span>
            FPGAs
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../fpgas/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Configuration Class
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../fpga_internal/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Clocking
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../parts/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Supported Parts
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../defs/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Definitions
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_9" checked>
        
          
          <label class="md-nav__link" for="__nav_9" id="__nav_9_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Reference
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_9_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_9">
            <span class="md-nav__icon md-icon"></span>
            Reference
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../devs/converters/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Data Converters
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../devs/clocks/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Clocks
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../devs/jesd/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    JESD
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    FPGAs
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    FPGAs
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx" class="md-nav__link">
    <span class="md-ellipsis">
      xilinx
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx" class="md-nav__link">
    <span class="md-ellipsis">
      xilinx
    </span>
  </a>
  
    <nav class="md-nav" aria-label="xilinx">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.N" class="md-nav__link">
    <span class="md-ellipsis">
      N
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_cpll" class="md-nav__link">
    <span class="md-ellipsis">
      force_cpll
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_qpll" class="md-nav__link">
    <span class="md-ellipsis">
      force_qpll
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_qpll1" class="md-nav__link">
    <span class="md-ellipsis">
      force_qpll1
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_single_quad_tile" class="md-nav__link">
    <span class="md-ellipsis">
      force_single_quad_tile
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.minimize_fpga_ref_clock" class="md-nav__link">
    <span class="md-ellipsis">
      minimize_fpga_ref_clock
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.out_clk_select" class="md-nav__link">
    <span class="md-ellipsis">
      out_clk_select
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.requires_separate_link_layer_out_clock" class="md-nav__link">
    <span class="md-ellipsis">
      requires_separate_link_layer_out_clock
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.target_Fmax" class="md-nav__link">
    <span class="md-ellipsis">
      target_Fmax
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco0_max" class="md-nav__link">
    <span class="md-ellipsis">
      vco0_max
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco0_min" class="md-nav__link">
    <span class="md-ellipsis">
      vco0_min
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco1_max" class="md-nav__link">
    <span class="md-ellipsis">
      vco1_max
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco1_min" class="md-nav__link">
    <span class="md-ellipsis">
      vco1_min
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco_max" class="md-nav__link">
    <span class="md-ellipsis">
      vco_max
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco_min" class="md-nav__link">
    <span class="md-ellipsis">
      vco_min
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.determine_pll" class="md-nav__link">
    <span class="md-ellipsis">
      determine_pll
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.get_config" class="md-nav__link">
    <span class="md-ellipsis">
      get_config
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.get_required_clock_names" class="md-nav__link">
    <span class="md-ellipsis">
      get_required_clock_names
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.get_required_clocks" class="md-nav__link">
    <span class="md-ellipsis">
      get_required_clocks
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.setup_by_dev_kit_name" class="md-nav__link">
    <span class="md-ellipsis">
      setup_by_dev_kit_name
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../developers/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Developers
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx" class="md-nav__link">
    <span class="md-ellipsis">
      xilinx
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx" class="md-nav__link">
    <span class="md-ellipsis">
      xilinx
    </span>
  </a>
  
    <nav class="md-nav" aria-label="xilinx">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.N" class="md-nav__link">
    <span class="md-ellipsis">
      N
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_cpll" class="md-nav__link">
    <span class="md-ellipsis">
      force_cpll
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_qpll" class="md-nav__link">
    <span class="md-ellipsis">
      force_qpll
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_qpll1" class="md-nav__link">
    <span class="md-ellipsis">
      force_qpll1
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.force_single_quad_tile" class="md-nav__link">
    <span class="md-ellipsis">
      force_single_quad_tile
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.minimize_fpga_ref_clock" class="md-nav__link">
    <span class="md-ellipsis">
      minimize_fpga_ref_clock
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.out_clk_select" class="md-nav__link">
    <span class="md-ellipsis">
      out_clk_select
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.requires_separate_link_layer_out_clock" class="md-nav__link">
    <span class="md-ellipsis">
      requires_separate_link_layer_out_clock
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.target_Fmax" class="md-nav__link">
    <span class="md-ellipsis">
      target_Fmax
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco0_max" class="md-nav__link">
    <span class="md-ellipsis">
      vco0_max
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco0_min" class="md-nav__link">
    <span class="md-ellipsis">
      vco0_min
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco1_max" class="md-nav__link">
    <span class="md-ellipsis">
      vco1_max
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco1_min" class="md-nav__link">
    <span class="md-ellipsis">
      vco1_min
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco_max" class="md-nav__link">
    <span class="md-ellipsis">
      vco_max
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.vco_min" class="md-nav__link">
    <span class="md-ellipsis">
      vco_min
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.determine_pll" class="md-nav__link">
    <span class="md-ellipsis">
      determine_pll
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.get_config" class="md-nav__link">
    <span class="md-ellipsis">
      get_config
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.get_required_clock_names" class="md-nav__link">
    <span class="md-ellipsis">
      get_required_clock_names
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.get_required_clocks" class="md-nav__link">
    <span class="md-ellipsis">
      get_required_clocks
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#adijif.fpgas.xilinx.xilinx.setup_by_dev_kit_name" class="md-nav__link">
    <span class="md-ellipsis">
      setup_by_dev_kit_name
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="fpga-reference-apis">FPGA Reference APIs</h1>


<div class="doc doc-object doc-module">



<a id="adijif.fpgas.xilinx"></a>
    <div class="doc doc-contents first">

        <p>Xilinx FPGA clocking model.</p>



  <div class="doc doc-children">








<div class="doc doc-object doc-class">



<h2 id="adijif.fpgas.xilinx.xilinx" class="doc doc-heading">
            <code>xilinx</code>


</h2>


    <div class="doc doc-contents ">
            <p class="doc doc-class-bases">
              Bases: <code><span title="adijif.fpgas.xilinx_bf.xilinx_bf">xilinx_bf</span></code></p>


        <p>Xilinx FPGA clocking model.</p>
<p>This model captures different limitations of the Xilinx
PLLs and interfaces used for JESD.</p>
<p>Currently only Zynq 7000 devices have been fully tested.</p>

              <details class="quote">
                <summary>Source code in <code>adijif/fpgas/xilinx.py</code></summary>
                <div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">  11</span>
<span class="normal">  12</span>
<span class="normal">  13</span>
<span class="normal">  14</span>
<span class="normal">  15</span>
<span class="normal">  16</span>
<span class="normal">  17</span>
<span class="normal">  18</span>
<span class="normal">  19</span>
<span class="normal">  20</span>
<span class="normal">  21</span>
<span class="normal">  22</span>
<span class="normal">  23</span>
<span class="normal">  24</span>
<span class="normal">  25</span>
<span class="normal">  26</span>
<span class="normal">  27</span>
<span class="normal">  28</span>
<span class="normal">  29</span>
<span class="normal">  30</span>
<span class="normal">  31</span>
<span class="normal">  32</span>
<span class="normal">  33</span>
<span class="normal">  34</span>
<span class="normal">  35</span>
<span class="normal">  36</span>
<span class="normal">  37</span>
<span class="normal">  38</span>
<span class="normal">  39</span>
<span class="normal">  40</span>
<span class="normal">  41</span>
<span class="normal">  42</span>
<span class="normal">  43</span>
<span class="normal">  44</span>
<span class="normal">  45</span>
<span class="normal">  46</span>
<span class="normal">  47</span>
<span class="normal">  48</span>
<span class="normal">  49</span>
<span class="normal">  50</span>
<span class="normal">  51</span>
<span class="normal">  52</span>
<span class="normal">  53</span>
<span class="normal">  54</span>
<span class="normal">  55</span>
<span class="normal">  56</span>
<span class="normal">  57</span>
<span class="normal">  58</span>
<span class="normal">  59</span>
<span class="normal">  60</span>
<span class="normal">  61</span>
<span class="normal">  62</span>
<span class="normal">  63</span>
<span class="normal">  64</span>
<span class="normal">  65</span>
<span class="normal">  66</span>
<span class="normal">  67</span>
<span class="normal">  68</span>
<span class="normal">  69</span>
<span class="normal">  70</span>
<span class="normal">  71</span>
<span class="normal">  72</span>
<span class="normal">  73</span>
<span class="normal">  74</span>
<span class="normal">  75</span>
<span class="normal">  76</span>
<span class="normal">  77</span>
<span class="normal">  78</span>
<span class="normal">  79</span>
<span class="normal">  80</span>
<span class="normal">  81</span>
<span class="normal">  82</span>
<span class="normal">  83</span>
<span class="normal">  84</span>
<span class="normal">  85</span>
<span class="normal">  86</span>
<span class="normal">  87</span>
<span class="normal">  88</span>
<span class="normal">  89</span>
<span class="normal">  90</span>
<span class="normal">  91</span>
<span class="normal">  92</span>
<span class="normal">  93</span>
<span class="normal">  94</span>
<span class="normal">  95</span>
<span class="normal">  96</span>
<span class="normal">  97</span>
<span class="normal">  98</span>
<span class="normal">  99</span>
<span class="normal"> 100</span>
<span class="normal"> 101</span>
<span class="normal"> 102</span>
<span class="normal"> 103</span>
<span class="normal"> 104</span>
<span class="normal"> 105</span>
<span class="normal"> 106</span>
<span class="normal"> 107</span>
<span class="normal"> 108</span>
<span class="normal"> 109</span>
<span class="normal"> 110</span>
<span class="normal"> 111</span>
<span class="normal"> 112</span>
<span class="normal"> 113</span>
<span class="normal"> 114</span>
<span class="normal"> 115</span>
<span class="normal"> 116</span>
<span class="normal"> 117</span>
<span class="normal"> 118</span>
<span class="normal"> 119</span>
<span class="normal"> 120</span>
<span class="normal"> 121</span>
<span class="normal"> 122</span>
<span class="normal"> 123</span>
<span class="normal"> 124</span>
<span class="normal"> 125</span>
<span class="normal"> 126</span>
<span class="normal"> 127</span>
<span class="normal"> 128</span>
<span class="normal"> 129</span>
<span class="normal"> 130</span>
<span class="normal"> 131</span>
<span class="normal"> 132</span>
<span class="normal"> 133</span>
<span class="normal"> 134</span>
<span class="normal"> 135</span>
<span class="normal"> 136</span>
<span class="normal"> 137</span>
<span class="normal"> 138</span>
<span class="normal"> 139</span>
<span class="normal"> 140</span>
<span class="normal"> 141</span>
<span class="normal"> 142</span>
<span class="normal"> 143</span>
<span class="normal"> 144</span>
<span class="normal"> 145</span>
<span class="normal"> 146</span>
<span class="normal"> 147</span>
<span class="normal"> 148</span>
<span class="normal"> 149</span>
<span class="normal"> 150</span>
<span class="normal"> 151</span>
<span class="normal"> 152</span>
<span class="normal"> 153</span>
<span class="normal"> 154</span>
<span class="normal"> 155</span>
<span class="normal"> 156</span>
<span class="normal"> 157</span>
<span class="normal"> 158</span>
<span class="normal"> 159</span>
<span class="normal"> 160</span>
<span class="normal"> 161</span>
<span class="normal"> 162</span>
<span class="normal"> 163</span>
<span class="normal"> 164</span>
<span class="normal"> 165</span>
<span class="normal"> 166</span>
<span class="normal"> 167</span>
<span class="normal"> 168</span>
<span class="normal"> 169</span>
<span class="normal"> 170</span>
<span class="normal"> 171</span>
<span class="normal"> 172</span>
<span class="normal"> 173</span>
<span class="normal"> 174</span>
<span class="normal"> 175</span>
<span class="normal"> 176</span>
<span class="normal"> 177</span>
<span class="normal"> 178</span>
<span class="normal"> 179</span>
<span class="normal"> 180</span>
<span class="normal"> 181</span>
<span class="normal"> 182</span>
<span class="normal"> 183</span>
<span class="normal"> 184</span>
<span class="normal"> 185</span>
<span class="normal"> 186</span>
<span class="normal"> 187</span>
<span class="normal"> 188</span>
<span class="normal"> 189</span>
<span class="normal"> 190</span>
<span class="normal"> 191</span>
<span class="normal"> 192</span>
<span class="normal"> 193</span>
<span class="normal"> 194</span>
<span class="normal"> 195</span>
<span class="normal"> 196</span>
<span class="normal"> 197</span>
<span class="normal"> 198</span>
<span class="normal"> 199</span>
<span class="normal"> 200</span>
<span class="normal"> 201</span>
<span class="normal"> 202</span>
<span class="normal"> 203</span>
<span class="normal"> 204</span>
<span class="normal"> 205</span>
<span class="normal"> 206</span>
<span class="normal"> 207</span>
<span class="normal"> 208</span>
<span class="normal"> 209</span>
<span class="normal"> 210</span>
<span class="normal"> 211</span>
<span class="normal"> 212</span>
<span class="normal"> 213</span>
<span class="normal"> 214</span>
<span class="normal"> 215</span>
<span class="normal"> 216</span>
<span class="normal"> 217</span>
<span class="normal"> 218</span>
<span class="normal"> 219</span>
<span class="normal"> 220</span>
<span class="normal"> 221</span>
<span class="normal"> 222</span>
<span class="normal"> 223</span>
<span class="normal"> 224</span>
<span class="normal"> 225</span>
<span class="normal"> 226</span>
<span class="normal"> 227</span>
<span class="normal"> 228</span>
<span class="normal"> 229</span>
<span class="normal"> 230</span>
<span class="normal"> 231</span>
<span class="normal"> 232</span>
<span class="normal"> 233</span>
<span class="normal"> 234</span>
<span class="normal"> 235</span>
<span class="normal"> 236</span>
<span class="normal"> 237</span>
<span class="normal"> 238</span>
<span class="normal"> 239</span>
<span class="normal"> 240</span>
<span class="normal"> 241</span>
<span class="normal"> 242</span>
<span class="normal"> 243</span>
<span class="normal"> 244</span>
<span class="normal"> 245</span>
<span class="normal"> 246</span>
<span class="normal"> 247</span>
<span class="normal"> 248</span>
<span class="normal"> 249</span>
<span class="normal"> 250</span>
<span class="normal"> 251</span>
<span class="normal"> 252</span>
<span class="normal"> 253</span>
<span class="normal"> 254</span>
<span class="normal"> 255</span>
<span class="normal"> 256</span>
<span class="normal"> 257</span>
<span class="normal"> 258</span>
<span class="normal"> 259</span>
<span class="normal"> 260</span>
<span class="normal"> 261</span>
<span class="normal"> 262</span>
<span class="normal"> 263</span>
<span class="normal"> 264</span>
<span class="normal"> 265</span>
<span class="normal"> 266</span>
<span class="normal"> 267</span>
<span class="normal"> 268</span>
<span class="normal"> 269</span>
<span class="normal"> 270</span>
<span class="normal"> 271</span>
<span class="normal"> 272</span>
<span class="normal"> 273</span>
<span class="normal"> 274</span>
<span class="normal"> 275</span>
<span class="normal"> 276</span>
<span class="normal"> 277</span>
<span class="normal"> 278</span>
<span class="normal"> 279</span>
<span class="normal"> 280</span>
<span class="normal"> 281</span>
<span class="normal"> 282</span>
<span class="normal"> 283</span>
<span class="normal"> 284</span>
<span class="normal"> 285</span>
<span class="normal"> 286</span>
<span class="normal"> 287</span>
<span class="normal"> 288</span>
<span class="normal"> 289</span>
<span class="normal"> 290</span>
<span class="normal"> 291</span>
<span class="normal"> 292</span>
<span class="normal"> 293</span>
<span class="normal"> 294</span>
<span class="normal"> 295</span>
<span class="normal"> 296</span>
<span class="normal"> 297</span>
<span class="normal"> 298</span>
<span class="normal"> 299</span>
<span class="normal"> 300</span>
<span class="normal"> 301</span>
<span class="normal"> 302</span>
<span class="normal"> 303</span>
<span class="normal"> 304</span>
<span class="normal"> 305</span>
<span class="normal"> 306</span>
<span class="normal"> 307</span>
<span class="normal"> 308</span>
<span class="normal"> 309</span>
<span class="normal"> 310</span>
<span class="normal"> 311</span>
<span class="normal"> 312</span>
<span class="normal"> 313</span>
<span class="normal"> 314</span>
<span class="normal"> 315</span>
<span class="normal"> 316</span>
<span class="normal"> 317</span>
<span class="normal"> 318</span>
<span class="normal"> 319</span>
<span class="normal"> 320</span>
<span class="normal"> 321</span>
<span class="normal"> 322</span>
<span class="normal"> 323</span>
<span class="normal"> 324</span>
<span class="normal"> 325</span>
<span class="normal"> 326</span>
<span class="normal"> 327</span>
<span class="normal"> 328</span>
<span class="normal"> 329</span>
<span class="normal"> 330</span>
<span class="normal"> 331</span>
<span class="normal"> 332</span>
<span class="normal"> 333</span>
<span class="normal"> 334</span>
<span class="normal"> 335</span>
<span class="normal"> 336</span>
<span class="normal"> 337</span>
<span class="normal"> 338</span>
<span class="normal"> 339</span>
<span class="normal"> 340</span>
<span class="normal"> 341</span>
<span class="normal"> 342</span>
<span class="normal"> 343</span>
<span class="normal"> 344</span>
<span class="normal"> 345</span>
<span class="normal"> 346</span>
<span class="normal"> 347</span>
<span class="normal"> 348</span>
<span class="normal"> 349</span>
<span class="normal"> 350</span>
<span class="normal"> 351</span>
<span class="normal"> 352</span>
<span class="normal"> 353</span>
<span class="normal"> 354</span>
<span class="normal"> 355</span>
<span class="normal"> 356</span>
<span class="normal"> 357</span>
<span class="normal"> 358</span>
<span class="normal"> 359</span>
<span class="normal"> 360</span>
<span class="normal"> 361</span>
<span class="normal"> 362</span>
<span class="normal"> 363</span>
<span class="normal"> 364</span>
<span class="normal"> 365</span>
<span class="normal"> 366</span>
<span class="normal"> 367</span>
<span class="normal"> 368</span>
<span class="normal"> 369</span>
<span class="normal"> 370</span>
<span class="normal"> 371</span>
<span class="normal"> 372</span>
<span class="normal"> 373</span>
<span class="normal"> 374</span>
<span class="normal"> 375</span>
<span class="normal"> 376</span>
<span class="normal"> 377</span>
<span class="normal"> 378</span>
<span class="normal"> 379</span>
<span class="normal"> 380</span>
<span class="normal"> 381</span>
<span class="normal"> 382</span>
<span class="normal"> 383</span>
<span class="normal"> 384</span>
<span class="normal"> 385</span>
<span class="normal"> 386</span>
<span class="normal"> 387</span>
<span class="normal"> 388</span>
<span class="normal"> 389</span>
<span class="normal"> 390</span>
<span class="normal"> 391</span>
<span class="normal"> 392</span>
<span class="normal"> 393</span>
<span class="normal"> 394</span>
<span class="normal"> 395</span>
<span class="normal"> 396</span>
<span class="normal"> 397</span>
<span class="normal"> 398</span>
<span class="normal"> 399</span>
<span class="normal"> 400</span>
<span class="normal"> 401</span>
<span class="normal"> 402</span>
<span class="normal"> 403</span>
<span class="normal"> 404</span>
<span class="normal"> 405</span>
<span class="normal"> 406</span>
<span class="normal"> 407</span>
<span class="normal"> 408</span>
<span class="normal"> 409</span>
<span class="normal"> 410</span>
<span class="normal"> 411</span>
<span class="normal"> 412</span>
<span class="normal"> 413</span>
<span class="normal"> 414</span>
<span class="normal"> 415</span>
<span class="normal"> 416</span>
<span class="normal"> 417</span>
<span class="normal"> 418</span>
<span class="normal"> 419</span>
<span class="normal"> 420</span>
<span class="normal"> 421</span>
<span class="normal"> 422</span>
<span class="normal"> 423</span>
<span class="normal"> 424</span>
<span class="normal"> 425</span>
<span class="normal"> 426</span>
<span class="normal"> 427</span>
<span class="normal"> 428</span>
<span class="normal"> 429</span>
<span class="normal"> 430</span>
<span class="normal"> 431</span>
<span class="normal"> 432</span>
<span class="normal"> 433</span>
<span class="normal"> 434</span>
<span class="normal"> 435</span>
<span class="normal"> 436</span>
<span class="normal"> 437</span>
<span class="normal"> 438</span>
<span class="normal"> 439</span>
<span class="normal"> 440</span>
<span class="normal"> 441</span>
<span class="normal"> 442</span>
<span class="normal"> 443</span>
<span class="normal"> 444</span>
<span class="normal"> 445</span>
<span class="normal"> 446</span>
<span class="normal"> 447</span>
<span class="normal"> 448</span>
<span class="normal"> 449</span>
<span class="normal"> 450</span>
<span class="normal"> 451</span>
<span class="normal"> 452</span>
<span class="normal"> 453</span>
<span class="normal"> 454</span>
<span class="normal"> 455</span>
<span class="normal"> 456</span>
<span class="normal"> 457</span>
<span class="normal"> 458</span>
<span class="normal"> 459</span>
<span class="normal"> 460</span>
<span class="normal"> 461</span>
<span class="normal"> 462</span>
<span class="normal"> 463</span>
<span class="normal"> 464</span>
<span class="normal"> 465</span>
<span class="normal"> 466</span>
<span class="normal"> 467</span>
<span class="normal"> 468</span>
<span class="normal"> 469</span>
<span class="normal"> 470</span>
<span class="normal"> 471</span>
<span class="normal"> 472</span>
<span class="normal"> 473</span>
<span class="normal"> 474</span>
<span class="normal"> 475</span>
<span class="normal"> 476</span>
<span class="normal"> 477</span>
<span class="normal"> 478</span>
<span class="normal"> 479</span>
<span class="normal"> 480</span>
<span class="normal"> 481</span>
<span class="normal"> 482</span>
<span class="normal"> 483</span>
<span class="normal"> 484</span>
<span class="normal"> 485</span>
<span class="normal"> 486</span>
<span class="normal"> 487</span>
<span class="normal"> 488</span>
<span class="normal"> 489</span>
<span class="normal"> 490</span>
<span class="normal"> 491</span>
<span class="normal"> 492</span>
<span class="normal"> 493</span>
<span class="normal"> 494</span>
<span class="normal"> 495</span>
<span class="normal"> 496</span>
<span class="normal"> 497</span>
<span class="normal"> 498</span>
<span class="normal"> 499</span>
<span class="normal"> 500</span>
<span class="normal"> 501</span>
<span class="normal"> 502</span>
<span class="normal"> 503</span>
<span class="normal"> 504</span>
<span class="normal"> 505</span>
<span class="normal"> 506</span>
<span class="normal"> 507</span>
<span class="normal"> 508</span>
<span class="normal"> 509</span>
<span class="normal"> 510</span>
<span class="normal"> 511</span>
<span class="normal"> 512</span>
<span class="normal"> 513</span>
<span class="normal"> 514</span>
<span class="normal"> 515</span>
<span class="normal"> 516</span>
<span class="normal"> 517</span>
<span class="normal"> 518</span>
<span class="normal"> 519</span>
<span class="normal"> 520</span>
<span class="normal"> 521</span>
<span class="normal"> 522</span>
<span class="normal"> 523</span>
<span class="normal"> 524</span>
<span class="normal"> 525</span>
<span class="normal"> 526</span>
<span class="normal"> 527</span>
<span class="normal"> 528</span>
<span class="normal"> 529</span>
<span class="normal"> 530</span>
<span class="normal"> 531</span>
<span class="normal"> 532</span>
<span class="normal"> 533</span>
<span class="normal"> 534</span>
<span class="normal"> 535</span>
<span class="normal"> 536</span>
<span class="normal"> 537</span>
<span class="normal"> 538</span>
<span class="normal"> 539</span>
<span class="normal"> 540</span>
<span class="normal"> 541</span>
<span class="normal"> 542</span>
<span class="normal"> 543</span>
<span class="normal"> 544</span>
<span class="normal"> 545</span>
<span class="normal"> 546</span>
<span class="normal"> 547</span>
<span class="normal"> 548</span>
<span class="normal"> 549</span>
<span class="normal"> 550</span>
<span class="normal"> 551</span>
<span class="normal"> 552</span>
<span class="normal"> 553</span>
<span class="normal"> 554</span>
<span class="normal"> 555</span>
<span class="normal"> 556</span>
<span class="normal"> 557</span>
<span class="normal"> 558</span>
<span class="normal"> 559</span>
<span class="normal"> 560</span>
<span class="normal"> 561</span>
<span class="normal"> 562</span>
<span class="normal"> 563</span>
<span class="normal"> 564</span>
<span class="normal"> 565</span>
<span class="normal"> 566</span>
<span class="normal"> 567</span>
<span class="normal"> 568</span>
<span class="normal"> 569</span>
<span class="normal"> 570</span>
<span class="normal"> 571</span>
<span class="normal"> 572</span>
<span class="normal"> 573</span>
<span class="normal"> 574</span>
<span class="normal"> 575</span>
<span class="normal"> 576</span>
<span class="normal"> 577</span>
<span class="normal"> 578</span>
<span class="normal"> 579</span>
<span class="normal"> 580</span>
<span class="normal"> 581</span>
<span class="normal"> 582</span>
<span class="normal"> 583</span>
<span class="normal"> 584</span>
<span class="normal"> 585</span>
<span class="normal"> 586</span>
<span class="normal"> 587</span>
<span class="normal"> 588</span>
<span class="normal"> 589</span>
<span class="normal"> 590</span>
<span class="normal"> 591</span>
<span class="normal"> 592</span>
<span class="normal"> 593</span>
<span class="normal"> 594</span>
<span class="normal"> 595</span>
<span class="normal"> 596</span>
<span class="normal"> 597</span>
<span class="normal"> 598</span>
<span class="normal"> 599</span>
<span class="normal"> 600</span>
<span class="normal"> 601</span>
<span class="normal"> 602</span>
<span class="normal"> 603</span>
<span class="normal"> 604</span>
<span class="normal"> 605</span>
<span class="normal"> 606</span>
<span class="normal"> 607</span>
<span class="normal"> 608</span>
<span class="normal"> 609</span>
<span class="normal"> 610</span>
<span class="normal"> 611</span>
<span class="normal"> 612</span>
<span class="normal"> 613</span>
<span class="normal"> 614</span>
<span class="normal"> 615</span>
<span class="normal"> 616</span>
<span class="normal"> 617</span>
<span class="normal"> 618</span>
<span class="normal"> 619</span>
<span class="normal"> 620</span>
<span class="normal"> 621</span>
<span class="normal"> 622</span>
<span class="normal"> 623</span>
<span class="normal"> 624</span>
<span class="normal"> 625</span>
<span class="normal"> 626</span>
<span class="normal"> 627</span>
<span class="normal"> 628</span>
<span class="normal"> 629</span>
<span class="normal"> 630</span>
<span class="normal"> 631</span>
<span class="normal"> 632</span>
<span class="normal"> 633</span>
<span class="normal"> 634</span>
<span class="normal"> 635</span>
<span class="normal"> 636</span>
<span class="normal"> 637</span>
<span class="normal"> 638</span>
<span class="normal"> 639</span>
<span class="normal"> 640</span>
<span class="normal"> 641</span>
<span class="normal"> 642</span>
<span class="normal"> 643</span>
<span class="normal"> 644</span>
<span class="normal"> 645</span>
<span class="normal"> 646</span>
<span class="normal"> 647</span>
<span class="normal"> 648</span>
<span class="normal"> 649</span>
<span class="normal"> 650</span>
<span class="normal"> 651</span>
<span class="normal"> 652</span>
<span class="normal"> 653</span>
<span class="normal"> 654</span>
<span class="normal"> 655</span>
<span class="normal"> 656</span>
<span class="normal"> 657</span>
<span class="normal"> 658</span>
<span class="normal"> 659</span>
<span class="normal"> 660</span>
<span class="normal"> 661</span>
<span class="normal"> 662</span>
<span class="normal"> 663</span>
<span class="normal"> 664</span>
<span class="normal"> 665</span>
<span class="normal"> 666</span>
<span class="normal"> 667</span>
<span class="normal"> 668</span>
<span class="normal"> 669</span>
<span class="normal"> 670</span>
<span class="normal"> 671</span>
<span class="normal"> 672</span>
<span class="normal"> 673</span>
<span class="normal"> 674</span>
<span class="normal"> 675</span>
<span class="normal"> 676</span>
<span class="normal"> 677</span>
<span class="normal"> 678</span>
<span class="normal"> 679</span>
<span class="normal"> 680</span>
<span class="normal"> 681</span>
<span class="normal"> 682</span>
<span class="normal"> 683</span>
<span class="normal"> 684</span>
<span class="normal"> 685</span>
<span class="normal"> 686</span>
<span class="normal"> 687</span>
<span class="normal"> 688</span>
<span class="normal"> 689</span>
<span class="normal"> 690</span>
<span class="normal"> 691</span>
<span class="normal"> 692</span>
<span class="normal"> 693</span>
<span class="normal"> 694</span>
<span class="normal"> 695</span>
<span class="normal"> 696</span>
<span class="normal"> 697</span>
<span class="normal"> 698</span>
<span class="normal"> 699</span>
<span class="normal"> 700</span>
<span class="normal"> 701</span>
<span class="normal"> 702</span>
<span class="normal"> 703</span>
<span class="normal"> 704</span>
<span class="normal"> 705</span>
<span class="normal"> 706</span>
<span class="normal"> 707</span>
<span class="normal"> 708</span>
<span class="normal"> 709</span>
<span class="normal"> 710</span>
<span class="normal"> 711</span>
<span class="normal"> 712</span>
<span class="normal"> 713</span>
<span class="normal"> 714</span>
<span class="normal"> 715</span>
<span class="normal"> 716</span>
<span class="normal"> 717</span>
<span class="normal"> 718</span>
<span class="normal"> 719</span>
<span class="normal"> 720</span>
<span class="normal"> 721</span>
<span class="normal"> 722</span>
<span class="normal"> 723</span>
<span class="normal"> 724</span>
<span class="normal"> 725</span>
<span class="normal"> 726</span>
<span class="normal"> 727</span>
<span class="normal"> 728</span>
<span class="normal"> 729</span>
<span class="normal"> 730</span>
<span class="normal"> 731</span>
<span class="normal"> 732</span>
<span class="normal"> 733</span>
<span class="normal"> 734</span>
<span class="normal"> 735</span>
<span class="normal"> 736</span>
<span class="normal"> 737</span>
<span class="normal"> 738</span>
<span class="normal"> 739</span>
<span class="normal"> 740</span>
<span class="normal"> 741</span>
<span class="normal"> 742</span>
<span class="normal"> 743</span>
<span class="normal"> 744</span>
<span class="normal"> 745</span>
<span class="normal"> 746</span>
<span class="normal"> 747</span>
<span class="normal"> 748</span>
<span class="normal"> 749</span>
<span class="normal"> 750</span>
<span class="normal"> 751</span>
<span class="normal"> 752</span>
<span class="normal"> 753</span>
<span class="normal"> 754</span>
<span class="normal"> 755</span>
<span class="normal"> 756</span>
<span class="normal"> 757</span>
<span class="normal"> 758</span>
<span class="normal"> 759</span>
<span class="normal"> 760</span>
<span class="normal"> 761</span>
<span class="normal"> 762</span>
<span class="normal"> 763</span>
<span class="normal"> 764</span>
<span class="normal"> 765</span>
<span class="normal"> 766</span>
<span class="normal"> 767</span>
<span class="normal"> 768</span>
<span class="normal"> 769</span>
<span class="normal"> 770</span>
<span class="normal"> 771</span>
<span class="normal"> 772</span>
<span class="normal"> 773</span>
<span class="normal"> 774</span>
<span class="normal"> 775</span>
<span class="normal"> 776</span>
<span class="normal"> 777</span>
<span class="normal"> 778</span>
<span class="normal"> 779</span>
<span class="normal"> 780</span>
<span class="normal"> 781</span>
<span class="normal"> 782</span>
<span class="normal"> 783</span>
<span class="normal"> 784</span>
<span class="normal"> 785</span>
<span class="normal"> 786</span>
<span class="normal"> 787</span>
<span class="normal"> 788</span>
<span class="normal"> 789</span>
<span class="normal"> 790</span>
<span class="normal"> 791</span>
<span class="normal"> 792</span>
<span class="normal"> 793</span>
<span class="normal"> 794</span>
<span class="normal"> 795</span>
<span class="normal"> 796</span>
<span class="normal"> 797</span>
<span class="normal"> 798</span>
<span class="normal"> 799</span>
<span class="normal"> 800</span>
<span class="normal"> 801</span>
<span class="normal"> 802</span>
<span class="normal"> 803</span>
<span class="normal"> 804</span>
<span class="normal"> 805</span>
<span class="normal"> 806</span>
<span class="normal"> 807</span>
<span class="normal"> 808</span>
<span class="normal"> 809</span>
<span class="normal"> 810</span>
<span class="normal"> 811</span>
<span class="normal"> 812</span>
<span class="normal"> 813</span>
<span class="normal"> 814</span>
<span class="normal"> 815</span>
<span class="normal"> 816</span>
<span class="normal"> 817</span>
<span class="normal"> 818</span>
<span class="normal"> 819</span>
<span class="normal"> 820</span>
<span class="normal"> 821</span>
<span class="normal"> 822</span>
<span class="normal"> 823</span>
<span class="normal"> 824</span>
<span class="normal"> 825</span>
<span class="normal"> 826</span>
<span class="normal"> 827</span>
<span class="normal"> 828</span>
<span class="normal"> 829</span>
<span class="normal"> 830</span>
<span class="normal"> 831</span>
<span class="normal"> 832</span>
<span class="normal"> 833</span>
<span class="normal"> 834</span>
<span class="normal"> 835</span>
<span class="normal"> 836</span>
<span class="normal"> 837</span>
<span class="normal"> 838</span>
<span class="normal"> 839</span>
<span class="normal"> 840</span>
<span class="normal"> 841</span>
<span class="normal"> 842</span>
<span class="normal"> 843</span>
<span class="normal"> 844</span>
<span class="normal"> 845</span>
<span class="normal"> 846</span>
<span class="normal"> 847</span>
<span class="normal"> 848</span>
<span class="normal"> 849</span>
<span class="normal"> 850</span>
<span class="normal"> 851</span>
<span class="normal"> 852</span>
<span class="normal"> 853</span>
<span class="normal"> 854</span>
<span class="normal"> 855</span>
<span class="normal"> 856</span>
<span class="normal"> 857</span>
<span class="normal"> 858</span>
<span class="normal"> 859</span>
<span class="normal"> 860</span>
<span class="normal"> 861</span>
<span class="normal"> 862</span>
<span class="normal"> 863</span>
<span class="normal"> 864</span>
<span class="normal"> 865</span>
<span class="normal"> 866</span>
<span class="normal"> 867</span>
<span class="normal"> 868</span>
<span class="normal"> 869</span>
<span class="normal"> 870</span>
<span class="normal"> 871</span>
<span class="normal"> 872</span>
<span class="normal"> 873</span>
<span class="normal"> 874</span>
<span class="normal"> 875</span>
<span class="normal"> 876</span>
<span class="normal"> 877</span>
<span class="normal"> 878</span>
<span class="normal"> 879</span>
<span class="normal"> 880</span>
<span class="normal"> 881</span>
<span class="normal"> 882</span>
<span class="normal"> 883</span>
<span class="normal"> 884</span>
<span class="normal"> 885</span>
<span class="normal"> 886</span>
<span class="normal"> 887</span>
<span class="normal"> 888</span>
<span class="normal"> 889</span>
<span class="normal"> 890</span>
<span class="normal"> 891</span>
<span class="normal"> 892</span>
<span class="normal"> 893</span>
<span class="normal"> 894</span>
<span class="normal"> 895</span>
<span class="normal"> 896</span>
<span class="normal"> 897</span>
<span class="normal"> 898</span>
<span class="normal"> 899</span>
<span class="normal"> 900</span>
<span class="normal"> 901</span>
<span class="normal"> 902</span>
<span class="normal"> 903</span>
<span class="normal"> 904</span>
<span class="normal"> 905</span>
<span class="normal"> 906</span>
<span class="normal"> 907</span>
<span class="normal"> 908</span>
<span class="normal"> 909</span>
<span class="normal"> 910</span>
<span class="normal"> 911</span>
<span class="normal"> 912</span>
<span class="normal"> 913</span>
<span class="normal"> 914</span>
<span class="normal"> 915</span>
<span class="normal"> 916</span>
<span class="normal"> 917</span>
<span class="normal"> 918</span>
<span class="normal"> 919</span>
<span class="normal"> 920</span>
<span class="normal"> 921</span>
<span class="normal"> 922</span>
<span class="normal"> 923</span>
<span class="normal"> 924</span>
<span class="normal"> 925</span>
<span class="normal"> 926</span>
<span class="normal"> 927</span>
<span class="normal"> 928</span>
<span class="normal"> 929</span>
<span class="normal"> 930</span>
<span class="normal"> 931</span>
<span class="normal"> 932</span>
<span class="normal"> 933</span>
<span class="normal"> 934</span>
<span class="normal"> 935</span>
<span class="normal"> 936</span>
<span class="normal"> 937</span>
<span class="normal"> 938</span>
<span class="normal"> 939</span>
<span class="normal"> 940</span>
<span class="normal"> 941</span>
<span class="normal"> 942</span>
<span class="normal"> 943</span>
<span class="normal"> 944</span>
<span class="normal"> 945</span>
<span class="normal"> 946</span>
<span class="normal"> 947</span>
<span class="normal"> 948</span>
<span class="normal"> 949</span>
<span class="normal"> 950</span>
<span class="normal"> 951</span>
<span class="normal"> 952</span>
<span class="normal"> 953</span>
<span class="normal"> 954</span>
<span class="normal"> 955</span>
<span class="normal"> 956</span>
<span class="normal"> 957</span>
<span class="normal"> 958</span>
<span class="normal"> 959</span>
<span class="normal"> 960</span>
<span class="normal"> 961</span>
<span class="normal"> 962</span>
<span class="normal"> 963</span>
<span class="normal"> 964</span>
<span class="normal"> 965</span>
<span class="normal"> 966</span>
<span class="normal"> 967</span>
<span class="normal"> 968</span>
<span class="normal"> 969</span>
<span class="normal"> 970</span>
<span class="normal"> 971</span>
<span class="normal"> 972</span>
<span class="normal"> 973</span>
<span class="normal"> 974</span>
<span class="normal"> 975</span>
<span class="normal"> 976</span>
<span class="normal"> 977</span>
<span class="normal"> 978</span>
<span class="normal"> 979</span>
<span class="normal"> 980</span>
<span class="normal"> 981</span>
<span class="normal"> 982</span>
<span class="normal"> 983</span>
<span class="normal"> 984</span>
<span class="normal"> 985</span>
<span class="normal"> 986</span>
<span class="normal"> 987</span>
<span class="normal"> 988</span>
<span class="normal"> 989</span>
<span class="normal"> 990</span>
<span class="normal"> 991</span>
<span class="normal"> 992</span>
<span class="normal"> 993</span>
<span class="normal"> 994</span>
<span class="normal"> 995</span>
<span class="normal"> 996</span>
<span class="normal"> 997</span>
<span class="normal"> 998</span>
<span class="normal"> 999</span>
<span class="normal">1000</span>
<span class="normal">1001</span>
<span class="normal">1002</span>
<span class="normal">1003</span>
<span class="normal">1004</span>
<span class="normal">1005</span>
<span class="normal">1006</span>
<span class="normal">1007</span>
<span class="normal">1008</span>
<span class="normal">1009</span>
<span class="normal">1010</span>
<span class="normal">1011</span>
<span class="normal">1012</span>
<span class="normal">1013</span>
<span class="normal">1014</span>
<span class="normal">1015</span>
<span class="normal">1016</span>
<span class="normal">1017</span>
<span class="normal">1018</span>
<span class="normal">1019</span>
<span class="normal">1020</span>
<span class="normal">1021</span>
<span class="normal">1022</span>
<span class="normal">1023</span>
<span class="normal">1024</span>
<span class="normal">1025</span>
<span class="normal">1026</span>
<span class="normal">1027</span>
<span class="normal">1028</span>
<span class="normal">1029</span>
<span class="normal">1030</span>
<span class="normal">1031</span>
<span class="normal">1032</span>
<span class="normal">1033</span>
<span class="normal">1034</span>
<span class="normal">1035</span>
<span class="normal">1036</span>
<span class="normal">1037</span>
<span class="normal">1038</span>
<span class="normal">1039</span>
<span class="normal">1040</span>
<span class="normal">1041</span>
<span class="normal">1042</span>
<span class="normal">1043</span>
<span class="normal">1044</span>
<span class="normal">1045</span>
<span class="normal">1046</span>
<span class="normal">1047</span>
<span class="normal">1048</span>
<span class="normal">1049</span>
<span class="normal">1050</span>
<span class="normal">1051</span>
<span class="normal">1052</span>
<span class="normal">1053</span>
<span class="normal">1054</span>
<span class="normal">1055</span>
<span class="normal">1056</span>
<span class="normal">1057</span>
<span class="normal">1058</span>
<span class="normal">1059</span>
<span class="normal">1060</span>
<span class="normal">1061</span>
<span class="normal">1062</span>
<span class="normal">1063</span>
<span class="normal">1064</span>
<span class="normal">1065</span>
<span class="normal">1066</span>
<span class="normal">1067</span>
<span class="normal">1068</span>
<span class="normal">1069</span>
<span class="normal">1070</span>
<span class="normal">1071</span>
<span class="normal">1072</span>
<span class="normal">1073</span>
<span class="normal">1074</span>
<span class="normal">1075</span>
<span class="normal">1076</span>
<span class="normal">1077</span>
<span class="normal">1078</span>
<span class="normal">1079</span>
<span class="normal">1080</span>
<span class="normal">1081</span>
<span class="normal">1082</span>
<span class="normal">1083</span>
<span class="normal">1084</span>
<span class="normal">1085</span>
<span class="normal">1086</span>
<span class="normal">1087</span>
<span class="normal">1088</span>
<span class="normal">1089</span>
<span class="normal">1090</span>
<span class="normal">1091</span>
<span class="normal">1092</span>
<span class="normal">1093</span>
<span class="normal">1094</span>
<span class="normal">1095</span>
<span class="normal">1096</span>
<span class="normal">1097</span>
<span class="normal">1098</span>
<span class="normal">1099</span>
<span class="normal">1100</span>
<span class="normal">1101</span>
<span class="normal">1102</span>
<span class="normal">1103</span>
<span class="normal">1104</span>
<span class="normal">1105</span>
<span class="normal">1106</span>
<span class="normal">1107</span>
<span class="normal">1108</span>
<span class="normal">1109</span>
<span class="normal">1110</span>
<span class="normal">1111</span>
<span class="normal">1112</span>
<span class="normal">1113</span>
<span class="normal">1114</span>
<span class="normal">1115</span>
<span class="normal">1116</span>
<span class="normal">1117</span>
<span class="normal">1118</span>
<span class="normal">1119</span>
<span class="normal">1120</span>
<span class="normal">1121</span>
<span class="normal">1122</span>
<span class="normal">1123</span>
<span class="normal">1124</span>
<span class="normal">1125</span>
<span class="normal">1126</span>
<span class="normal">1127</span>
<span class="normal">1128</span>
<span class="normal">1129</span>
<span class="normal">1130</span>
<span class="normal">1131</span>
<span class="normal">1132</span>
<span class="normal">1133</span>
<span class="normal">1134</span>
<span class="normal">1135</span>
<span class="normal">1136</span>
<span class="normal">1137</span>
<span class="normal">1138</span>
<span class="normal">1139</span>
<span class="normal">1140</span>
<span class="normal">1141</span>
<span class="normal">1142</span>
<span class="normal">1143</span>
<span class="normal">1144</span>
<span class="normal">1145</span>
<span class="normal">1146</span>
<span class="normal">1147</span>
<span class="normal">1148</span>
<span class="normal">1149</span>
<span class="normal">1150</span>
<span class="normal">1151</span>
<span class="normal">1152</span>
<span class="normal">1153</span>
<span class="normal">1154</span>
<span class="normal">1155</span>
<span class="normal">1156</span>
<span class="normal">1157</span>
<span class="normal">1158</span>
<span class="normal">1159</span>
<span class="normal">1160</span>
<span class="normal">1161</span>
<span class="normal">1162</span>
<span class="normal">1163</span>
<span class="normal">1164</span>
<span class="normal">1165</span>
<span class="normal">1166</span>
<span class="normal">1167</span>
<span class="normal">1168</span>
<span class="normal">1169</span>
<span class="normal">1170</span>
<span class="normal">1171</span>
<span class="normal">1172</span>
<span class="normal">1173</span>
<span class="normal">1174</span>
<span class="normal">1175</span>
<span class="normal">1176</span>
<span class="normal">1177</span>
<span class="normal">1178</span>
<span class="normal">1179</span>
<span class="normal">1180</span>
<span class="normal">1181</span>
<span class="normal">1182</span>
<span class="normal">1183</span>
<span class="normal">1184</span>
<span class="normal">1185</span>
<span class="normal">1186</span>
<span class="normal">1187</span>
<span class="normal">1188</span>
<span class="normal">1189</span>
<span class="normal">1190</span>
<span class="normal">1191</span>
<span class="normal">1192</span>
<span class="normal">1193</span>
<span class="normal">1194</span>
<span class="normal">1195</span>
<span class="normal">1196</span>
<span class="normal">1197</span>
<span class="normal">1198</span>
<span class="normal">1199</span>
<span class="normal">1200</span>
<span class="normal">1201</span>
<span class="normal">1202</span>
<span class="normal">1203</span>
<span class="normal">1204</span>
<span class="normal">1205</span>
<span class="normal">1206</span>
<span class="normal">1207</span>
<span class="normal">1208</span>
<span class="normal">1209</span>
<span class="normal">1210</span>
<span class="normal">1211</span>
<span class="normal">1212</span>
<span class="normal">1213</span>
<span class="normal">1214</span>
<span class="normal">1215</span>
<span class="normal">1216</span>
<span class="normal">1217</span>
<span class="normal">1218</span>
<span class="normal">1219</span>
<span class="normal">1220</span>
<span class="normal">1221</span>
<span class="normal">1222</span>
<span class="normal">1223</span>
<span class="normal">1224</span>
<span class="normal">1225</span>
<span class="normal">1226</span>
<span class="normal">1227</span>
<span class="normal">1228</span>
<span class="normal">1229</span>
<span class="normal">1230</span>
<span class="normal">1231</span>
<span class="normal">1232</span>
<span class="normal">1233</span>
<span class="normal">1234</span>
<span class="normal">1235</span>
<span class="normal">1236</span>
<span class="normal">1237</span>
<span class="normal">1238</span>
<span class="normal">1239</span>
<span class="normal">1240</span>
<span class="normal">1241</span>
<span class="normal">1242</span>
<span class="normal">1243</span>
<span class="normal">1244</span>
<span class="normal">1245</span>
<span class="normal">1246</span>
<span class="normal">1247</span>
<span class="normal">1248</span>
<span class="normal">1249</span>
<span class="normal">1250</span>
<span class="normal">1251</span>
<span class="normal">1252</span>
<span class="normal">1253</span>
<span class="normal">1254</span>
<span class="normal">1255</span>
<span class="normal">1256</span>
<span class="normal">1257</span>
<span class="normal">1258</span>
<span class="normal">1259</span>
<span class="normal">1260</span>
<span class="normal">1261</span>
<span class="normal">1262</span>
<span class="normal">1263</span>
<span class="normal">1264</span>
<span class="normal">1265</span>
<span class="normal">1266</span>
<span class="normal">1267</span>
<span class="normal">1268</span>
<span class="normal">1269</span>
<span class="normal">1270</span>
<span class="normal">1271</span>
<span class="normal">1272</span>
<span class="normal">1273</span>
<span class="normal">1274</span>
<span class="normal">1275</span>
<span class="normal">1276</span>
<span class="normal">1277</span>
<span class="normal">1278</span>
<span class="normal">1279</span>
<span class="normal">1280</span>
<span class="normal">1281</span>
<span class="normal">1282</span>
<span class="normal">1283</span>
<span class="normal">1284</span>
<span class="normal">1285</span>
<span class="normal">1286</span>
<span class="normal">1287</span>
<span class="normal">1288</span>
<span class="normal">1289</span>
<span class="normal">1290</span>
<span class="normal">1291</span>
<span class="normal">1292</span>
<span class="normal">1293</span>
<span class="normal">1294</span>
<span class="normal">1295</span>
<span class="normal">1296</span>
<span class="normal">1297</span>
<span class="normal">1298</span>
<span class="normal">1299</span>
<span class="normal">1300</span>
<span class="normal">1301</span>
<span class="normal">1302</span>
<span class="normal">1303</span>
<span class="normal">1304</span>
<span class="normal">1305</span>
<span class="normal">1306</span>
<span class="normal">1307</span>
<span class="normal">1308</span>
<span class="normal">1309</span>
<span class="normal">1310</span>
<span class="normal">1311</span>
<span class="normal">1312</span>
<span class="normal">1313</span>
<span class="normal">1314</span>
<span class="normal">1315</span>
<span class="normal">1316</span>
<span class="normal">1317</span>
<span class="normal">1318</span>
<span class="normal">1319</span>
<span class="normal">1320</span>
<span class="normal">1321</span>
<span class="normal">1322</span>
<span class="normal">1323</span>
<span class="normal">1324</span>
<span class="normal">1325</span>
<span class="normal">1326</span>
<span class="normal">1327</span>
<span class="normal">1328</span>
<span class="normal">1329</span>
<span class="normal">1330</span>
<span class="normal">1331</span>
<span class="normal">1332</span>
<span class="normal">1333</span>
<span class="normal">1334</span>
<span class="normal">1335</span>
<span class="normal">1336</span>
<span class="normal">1337</span>
<span class="normal">1338</span>
<span class="normal">1339</span>
<span class="normal">1340</span>
<span class="normal">1341</span>
<span class="normal">1342</span>
<span class="normal">1343</span>
<span class="normal">1344</span>
<span class="normal">1345</span>
<span class="normal">1346</span>
<span class="normal">1347</span>
<span class="normal">1348</span>
<span class="normal">1349</span>
<span class="normal">1350</span>
<span class="normal">1351</span>
<span class="normal">1352</span>
<span class="normal">1353</span>
<span class="normal">1354</span>
<span class="normal">1355</span>
<span class="normal">1356</span>
<span class="normal">1357</span>
<span class="normal">1358</span>
<span class="normal">1359</span>
<span class="normal">1360</span>
<span class="normal">1361</span>
<span class="normal">1362</span>
<span class="normal">1363</span>
<span class="normal">1364</span>
<span class="normal">1365</span>
<span class="normal">1366</span>
<span class="normal">1367</span>
<span class="normal">1368</span>
<span class="normal">1369</span>
<span class="normal">1370</span>
<span class="normal">1371</span>
<span class="normal">1372</span>
<span class="normal">1373</span>
<span class="normal">1374</span>
<span class="normal">1375</span>
<span class="normal">1376</span>
<span class="normal">1377</span>
<span class="normal">1378</span>
<span class="normal">1379</span>
<span class="normal">1380</span>
<span class="normal">1381</span>
<span class="normal">1382</span>
<span class="normal">1383</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">class</span> <span class="nc">xilinx</span><span class="p">(</span><span class="n">xilinx_bf</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Xilinx FPGA clocking model.</span>

<span class="sd">    This model captures different limitations of the Xilinx</span>
<span class="sd">    PLLs and interfaces used for JESD.</span>

<span class="sd">    Currently only Zynq 7000 devices have been fully tested.</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="n">favor_cpll_over_qpll</span> <span class="o">=</span> <span class="kc">False</span>
    <span class="n">minimize_fpga_ref_clock</span> <span class="o">=</span> <span class="kc">False</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot;Force generation of separate device clock from the clock chip. In many</span>
<span class="sd">    cases, the ref clock and device clock can be the same.&quot;&quot;&quot;</span>
    <span class="n">force_separate_device_clock</span><span class="p">:</span> <span class="nb">bool</span> <span class="o">=</span> <span class="kc">False</span>

    <span class="n">max_serdes_lanes</span> <span class="o">=</span> <span class="mi">24</span>

    <span class="n">hdl_core_version</span> <span class="o">=</span> <span class="mf">2.1</span>

    <span class="n">available_speed_grades</span> <span class="o">=</span> <span class="p">[</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">2</span><span class="p">,</span> <span class="o">-</span><span class="mi">3</span><span class="p">]</span>
    <span class="n">speed_grade</span> <span class="o">=</span> <span class="o">-</span><span class="mi">2</span>

    <span class="n">transceiver_voltage</span> <span class="o">=</span> <span class="mi">800</span>

    <span class="n">ref_clock_min</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span>  <span class="c1"># Not set</span>
    <span class="n">ref_clock_max</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span>  <span class="c1"># Not set</span>

    <span class="n">available_fpga_packages</span> <span class="o">=</span> <span class="p">[</span>
        <span class="s2">&quot;Unknown&quot;</span><span class="p">,</span>
        <span class="s2">&quot;RF&quot;</span><span class="p">,</span>
        <span class="s2">&quot;FL&quot;</span><span class="p">,</span>
        <span class="s2">&quot;FF&quot;</span><span class="p">,</span>
        <span class="s2">&quot;FB&quot;</span><span class="p">,</span>
        <span class="s2">&quot;HC&quot;</span><span class="p">,</span>
        <span class="s2">&quot;FH&quot;</span><span class="p">,</span>
        <span class="s2">&quot;CS&quot;</span><span class="p">,</span>
        <span class="s2">&quot;CP&quot;</span><span class="p">,</span>
        <span class="s2">&quot;FT&quot;</span><span class="p">,</span>
        <span class="s2">&quot;FG&quot;</span><span class="p">,</span>
        <span class="s2">&quot;SB&quot;</span><span class="p">,</span>
        <span class="s2">&quot;RB&quot;</span><span class="p">,</span>
        <span class="s2">&quot;RS&quot;</span><span class="p">,</span>
        <span class="s2">&quot;CL&quot;</span><span class="p">,</span>
        <span class="s2">&quot;SF&quot;</span><span class="p">,</span>
        <span class="s2">&quot;BA&quot;</span><span class="p">,</span>
        <span class="s2">&quot;FA&quot;</span><span class="p">,</span>
    <span class="p">]</span>
    <span class="n">fpga_package</span> <span class="o">=</span> <span class="s2">&quot;FB&quot;</span>

    <span class="n">available_fpga_families</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;Unknown&quot;</span><span class="p">,</span> <span class="s2">&quot;Artix&quot;</span><span class="p">,</span> <span class="s2">&quot;Kintex&quot;</span><span class="p">,</span> <span class="s2">&quot;Virtex&quot;</span><span class="p">,</span> <span class="s2">&quot;Zynq&quot;</span><span class="p">]</span>
    <span class="n">fpga_family</span> <span class="o">=</span> <span class="s2">&quot;Zynq&quot;</span>

    <span class="n">available_transceiver_types</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;GTX2&quot;</span><span class="p">]</span>
    <span class="n">transciever_type</span> <span class="o">=</span> <span class="s2">&quot;GTX2&quot;</span>

    <span class="n">sys_clk_selections</span> <span class="o">=</span> <span class="p">[</span>
        <span class="s2">&quot;XCVR_CPLL&quot;</span><span class="p">,</span>
        <span class="s2">&quot;XCVR_QPLL0&quot;</span><span class="p">,</span>
        <span class="s2">&quot;XCVR_QPLL1&quot;</span><span class="p">,</span>
    <span class="p">]</span>
    <span class="n">sys_clk_select</span> <span class="o">=</span> <span class="s2">&quot;XCVR_QPLL1&quot;</span>

    <span class="n">_out_clk_selections</span> <span class="o">=</span> <span class="p">[</span>
        <span class="c1"># &quot;XCVR_OUTCLK_PCS&quot;,</span>
        <span class="c1"># &quot;XCVR_OUTCLK_PMA&quot;,</span>
        <span class="s2">&quot;XCVR_REFCLK&quot;</span><span class="p">,</span>
        <span class="s2">&quot;XCVR_REFCLK_DIV2&quot;</span><span class="p">,</span>
        <span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span><span class="p">,</span>
    <span class="p">]</span>
    <span class="n">_out_clk_select</span> <span class="o">=</span> <span class="p">[</span>
        <span class="c1"># &quot;XCVR_OUTCLK_PCS&quot;,</span>
        <span class="c1"># &quot;XCVR_OUTCLK_PMA&quot;,</span>
        <span class="s2">&quot;XCVR_REFCLK&quot;</span><span class="p">,</span>
        <span class="s2">&quot;XCVR_REFCLK_DIV2&quot;</span><span class="p">,</span>
        <span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span><span class="p">,</span>
    <span class="p">]</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot; Force use of QPLL for transceiver source &quot;&quot;&quot;</span>
    <span class="n">force_qpll</span> <span class="o">=</span> <span class="mi">0</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot; Force use of QPLL1 for transceiver source (GTH3,GTH4,GTY4)&quot;&quot;&quot;</span>
    <span class="n">force_qpll1</span> <span class="o">=</span> <span class="mi">0</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot; Force use of CPLL for transceiver source &quot;&quot;&quot;</span>
    <span class="n">force_cpll</span> <span class="o">=</span> <span class="mi">0</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot; Force all transceiver sources to be from a single PLL quad.</span>
<span class="sd">        This will try to leverage the output dividers of the PLLs</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">force_single_quad_tile</span> <span class="o">=</span> <span class="mi">0</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot; Request that clock chip generated device clock</span>
<span class="sd">        device clock == LMFC/40</span>
<span class="sd">        NOTE: THIS IS NOT FPGA REF CLOCK</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">request_device_clock</span> <span class="o">=</span> <span class="kc">False</span>

    <span class="n">_clock_names</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot;When PROGDIV, this will be set to the value of the divider&quot;&quot;&quot;</span>
    <span class="n">_used_progdiv</span> <span class="o">=</span> <span class="p">{}</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot;FPGA target Fmax rate use to determine link layer output rate&quot;&quot;&quot;</span>
    <span class="n">target_Fmax</span> <span class="o">=</span> <span class="mf">250e6</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot;Require generation of separate clock specifically for link layer&quot;&quot;&quot;</span>
    <span class="n">requires_separate_link_layer_out_clock</span> <span class="o">=</span> <span class="kc">True</span>

<span class="w">    </span><span class="sd">&quot;&quot;&quot;Require generation of separate core clock (LR/40 or LR/66)&quot;&quot;&quot;</span>
    <span class="n">requires_core_clock_from_device_clock</span> <span class="o">=</span> <span class="kc">False</span>

    <span class="n">configs</span> <span class="o">=</span> <span class="p">[]</span>  <span class="c1"># type: ignore</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">out_clk_select</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">float</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get current PLL clock output mux options for link layer clock.</span>

<span class="sd">        Valid options are:</span>
<span class="sd">                &quot;XCVR_REFCLK&quot;,</span>
<span class="sd">                &quot;XCVR_REFCLK_DIV2&quot;,</span>
<span class="sd">                &quot;XCVR_PROGDIV_CLK&quot;</span>
<span class="sd">        If a list of these is provided, the solver will determine one to use</span>

<span class="sd">        Returns:</span>
<span class="sd">            str,list(str): Mux selection for link layer clock.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_select</span>

    <span class="nd">@out_clk_select</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">out_clk_select</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">value</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]])</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Set current PLL clock output mux options for link layer clock.</span>

<span class="sd">        Valid options are:</span>
<span class="sd">                &quot;XCVR_REFCLK&quot;,</span>
<span class="sd">                &quot;XCVR_REFCLK_DIV2&quot;,</span>
<span class="sd">                &quot;XCVR_PROGDIV_CLK&quot;</span>
<span class="sd">        If a list of these is provided, the solver will determine one to use</span>

<span class="sd">        Args:</span>
<span class="sd">            value (str,List[str]): Mux selection for link layer clock.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Invalid out_clk_select selection.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="nb">list</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">item</span> <span class="ow">in</span> <span class="n">value</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">item</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                        <span class="sa">f</span><span class="s2">&quot;Invalid out_clk_select </span><span class="si">{</span><span class="n">item</span><span class="si">}</span><span class="s2">, &quot;</span>
                        <span class="o">+</span> <span class="sa">f</span><span class="s2">&quot;options are </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="si">}</span><span class="s2">&quot;</span>
                    <span class="p">)</span>
        <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="nb">dict</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">converter</span> <span class="ow">in</span> <span class="n">value</span><span class="p">:</span>
                <span class="k">if</span> <span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="n">conv</span><span class="p">):</span>
                    <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Keys of out_clk_select but be of type converter&quot;</span><span class="p">)</span>
                <span class="k">if</span> <span class="n">value</span><span class="p">[</span><span class="n">converter</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                        <span class="sa">f</span><span class="s2">&quot;Invalid out_clk_select </span><span class="si">{</span><span class="n">value</span><span class="p">[</span><span class="n">converter</span><span class="p">]</span><span class="si">}</span><span class="s2">, &quot;</span>
                        <span class="o">+</span> <span class="sa">f</span><span class="s2">&quot;options are </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="si">}</span><span class="s2">&quot;</span>
                    <span class="p">)</span>
        <span class="k">elif</span> <span class="n">value</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="p">:</span>  <span class="c1"># str</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Invalid out_clk_select </span><span class="si">{</span><span class="n">value</span><span class="si">}</span><span class="s2">, &quot;</span>
                <span class="o">+</span> <span class="sa">f</span><span class="s2">&quot;options are </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_select</span> <span class="o">=</span> <span class="n">value</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">_ref_clock_max</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get maximum reference clock for config.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># https://www.xilinx.com/support/documentation/data_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf # noqa: B950</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">==</span> <span class="s2">&quot;-3E&quot;</span><span class="p">:</span>
                <span class="k">return</span> <span class="mi">700000000</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">return</span> <span class="mi">670000000</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown ref_clock_max for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>
            <span class="c1"># raise Exception(f&quot;Unknown transceiver type {self.transciever_type}&quot;)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">_ref_clock_min</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get minimum reference clock for config.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># https://www.xilinx.com/support/documentation/data_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf # noqa: B950</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">return</span> <span class="mi">60000000</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown ref_clock_min for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>
            <span class="c1"># raise Exception(f&quot;Unknown transceiver type {self.transciever_type}&quot;)</span>

    <span class="c1"># CPLL</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">vco_min</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get minimum CPLL VCO rate for config.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">return</span> <span class="mi">1600000000</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="k">return</span> <span class="mi">2000000000</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown vco_min for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">vco_max</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get maximum CPLL VCO rate for config.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">return</span> <span class="mi">3300000000</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">hdl_core_version</span> <span class="o">&gt;</span> <span class="mi">2</span><span class="p">:</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">]:</span>
                    <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transceiver_voltage</span> <span class="o">&lt;</span> <span class="mi">850</span> <span class="ow">or</span> <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">:</span>
                        <span class="k">return</span> <span class="mi">4250000000</span>
                <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTY4&quot;</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">:</span>
                    <span class="k">return</span> <span class="mi">4250000000</span>
            <span class="k">return</span> <span class="mi">6250000000</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown vco_max for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

    <span class="c1"># QPLL</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">vco0_min</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get minimum QPLL VCO0 rate for config.</span>

<span class="sd">        This is applicable for QPLLs only.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">return</span> <span class="mi">5930000000</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">sys_clk_select</span> <span class="o">==</span> <span class="s2">&quot;XCVR_QPLL1&quot;</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span>
                <span class="s2">&quot;GTH3&quot;</span><span class="p">,</span>
                <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span>
            <span class="p">]:</span>
                <span class="k">return</span> <span class="mi">8000000000</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">return</span> <span class="mi">9800000000</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown vco0_min for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">vco0_max</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get maximum QPLL VCO0 rate for config.</span>

<span class="sd">        This is applicable for QPLLs only.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">if</span> <span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">hdl_core_version</span> <span class="o">&gt;</span> <span class="mi">2</span>
                <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_family</span> <span class="o">==</span> <span class="s2">&quot;Kintex&quot;</span>
                <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_package</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;FB&quot;</span><span class="p">,</span> <span class="s2">&quot;RF&quot;</span><span class="p">,</span> <span class="s2">&quot;FF&quot;</span><span class="p">]</span>
            <span class="p">):</span>
                <span class="k">return</span> <span class="mi">6600000000</span>
            <span class="k">return</span> <span class="mi">8000000000</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">sys_clk_select</span> <span class="o">==</span> <span class="s2">&quot;XCVR_QPLL1&quot;</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span>
                <span class="s2">&quot;GTH3&quot;</span><span class="p">,</span>
                <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span>
            <span class="p">]:</span>
                <span class="k">return</span> <span class="mi">13000000000</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">return</span> <span class="mi">16375000000</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown vco0_max for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">vco1_min</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get minimum QPLL VCO1 rate for config.</span>

<span class="sd">        This is applicable for QPLLs only.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">return</span> <span class="mi">9800000000</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco0_min</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown vco1_min for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">vco1_max</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get maximum QPLL VCO1 rate for config.</span>

<span class="sd">        This is applicable for QPLLs only.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: Rate in samples per second.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">hdl_core_version</span> <span class="o">&gt;</span> <span class="mi">2</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">==</span> <span class="o">-</span><span class="mi">2</span><span class="p">:</span>
                <span class="k">return</span> <span class="mi">10312500000</span>
            <span class="k">return</span> <span class="mi">12500000000</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco0_max</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Unknown vco1_max for transceiver type </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">N</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">[</span><span class="nb">int</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get available feedback divider settings.</span>

<span class="sd">        This is applicable for QPLLs only.</span>

<span class="sd">        Returns:</span>
<span class="sd">            list[int]: List of divider integers.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported transceiver type configured.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">==</span> <span class="s2">&quot;GTX2&quot;</span><span class="p">:</span>
            <span class="k">return</span> <span class="p">[</span><span class="mi">16</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">100</span><span class="p">]</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="k">return</span> <span class="p">[</span><span class="mi">16</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">75</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">112</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">125</span><span class="p">,</span> <span class="mi">150</span><span class="p">,</span> <span class="mi">160</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;Unknown N (feedback dividers) for transceiver type&quot;</span>
                <span class="s2">&quot; </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="p">)</span>
            <span class="p">)</span>

    <span class="k">def</span> <span class="nf">setup_by_dev_kit_name</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Configure object based on board name. Ex: zc706, zcu102.</span>

<span class="sd">        Args:</span>
<span class="sd">            name (str): Name of dev kit. Ex: zc706, zcu102</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported board requested.</span>

<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="o">==</span> <span class="s2">&quot;zc706&quot;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">=</span> <span class="s2">&quot;GTX2&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_family</span> <span class="o">=</span> <span class="s2">&quot;Zynq&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_package</span> <span class="o">=</span> <span class="s2">&quot;FF&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">=</span> <span class="o">-</span><span class="mi">2</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">=</span> <span class="mi">60000000</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">=</span> <span class="mi">670000000</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">max_serdes_lanes</span> <span class="o">=</span> <span class="mi">8</span>
            <span class="c1"># default PROGDIV not available</span>
            <span class="n">o</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="o">.</span><span class="n">copy</span><span class="p">()</span>
            <span class="k">del</span> <span class="n">o</span><span class="p">[</span><span class="n">o</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span><span class="p">)]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span> <span class="o">=</span> <span class="n">o</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_select</span> <span class="o">=</span> <span class="n">o</span>
        <span class="k">elif</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="o">==</span> <span class="s2">&quot;zcu102&quot;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">=</span> <span class="s2">&quot;GTH4&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_family</span> <span class="o">=</span> <span class="s2">&quot;Zynq&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_package</span> <span class="o">=</span> <span class="s2">&quot;FF&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">=</span> <span class="o">-</span><span class="mi">2</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">=</span> <span class="mi">60000000</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">=</span> <span class="mi">820000000</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">max_serdes_lanes</span> <span class="o">=</span> <span class="mi">8</span>
        <span class="k">elif</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="o">==</span> <span class="s2">&quot;vcu118&quot;</span><span class="p">:</span>
            <span class="c1"># XCVU9P-L2FLGA2104</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">=</span> <span class="s2">&quot;GTY4&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_family</span> <span class="o">=</span> <span class="s2">&quot;Virtex&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_package</span> <span class="o">=</span> <span class="s2">&quot;FL&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">=</span> <span class="o">-</span><span class="mi">2</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">=</span> <span class="mi">60000000</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">=</span> <span class="mi">820000000</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">max_serdes_lanes</span> <span class="o">=</span> <span class="mi">24</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;No boardname found in library for </span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">determine_pll</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bit_clock</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">fpga_ref_clock</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Determine if configuration is possible with CPLL or QPLL.</span>

<span class="sd">        CPLL is checked first and will check QPLL if that case is</span>
<span class="sd">        invalid.</span>

<span class="sd">        This is only used for brute-force implementations.</span>

<span class="sd">        Args:</span>
<span class="sd">            bit_clock (int): Equivalent to lane rate in bits/second</span>
<span class="sd">            fpga_ref_clock (int): System reference clock</span>

<span class="sd">        Returns:</span>
<span class="sd">            Dict: Dictionary of PLL configuration</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">try</span><span class="p">:</span>
            <span class="n">info</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">determine_cpll</span><span class="p">(</span><span class="n">bit_clock</span><span class="p">,</span> <span class="n">fpga_ref_clock</span><span class="p">)</span>
        <span class="k">except</span><span class="p">:</span>  <span class="c1"># noqa: B001</span>
            <span class="n">info</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">determine_qpll</span><span class="p">(</span><span class="n">bit_clock</span><span class="p">,</span> <span class="n">fpga_ref_clock</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">info</span>

    <span class="k">def</span> <span class="nf">get_required_clock_names</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get list of strings of names of requested clocks.</span>

<span class="sd">        This list of names is for the clocks defined by get_required_clocks</span>

<span class="sd">        Returns:</span>
<span class="sd">            List[str]: List of strings of clock names in order</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Clock have not been enumerated aka get_required_clocks not</span>
<span class="sd">                not called yet.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_clock_names</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;get_required_clocks must be run to generated&quot;</span>
                <span class="o">+</span> <span class="s2">&quot; dependent clocks before names are available&quot;</span>
            <span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_clock_names</span>

    <span class="k">def</span> <span class="nf">get_config</span><span class="p">(</span>
        <span class="bp">self</span><span class="p">,</span>
        <span class="n">converter</span><span class="p">:</span> <span class="n">conv</span><span class="p">,</span>
        <span class="n">fpga_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">float</span><span class="p">,</span> <span class="nb">int</span><span class="p">],</span>
        <span class="n">solution</span><span class="p">:</span> <span class="n">Optional</span><span class="p">[</span><span class="n">CpoSolveResult</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">,</span>
    <span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Union</span><span class="p">[</span><span class="n">List</span><span class="p">[</span><span class="n">Dict</span><span class="p">],</span> <span class="n">Dict</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Extract configurations from solver results.</span>

<span class="sd">        Collect internal FPGA configuration and output clock definitions.</span>

<span class="sd">        Args:</span>
<span class="sd">            converter (conv): Converter object connected to FPGA who config is</span>
<span class="sd">                collected</span>
<span class="sd">            fpga_ref (int or float): Reference clock generated for FPGA for specific</span>
<span class="sd">                converter</span>
<span class="sd">            solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Invalid PLL configuration.</span>

<span class="sd">        Returns:</span>
<span class="sd">            Dict: Dictionary of clocking rates and dividers for configuration</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">out</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="n">solution</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">solution</span> <span class="o">=</span> <span class="n">solution</span>

        <span class="k">for</span> <span class="n">config</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">configs</span><span class="p">:</span>
            <span class="n">pll_config</span><span class="p">:</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">Union</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">int</span><span class="p">,</span> <span class="nb">float</span><span class="p">]]</span> <span class="o">=</span> <span class="p">{}</span>

            <span class="c1"># Filter out other converters</span>
            <span class="k">if</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">config</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
                <span class="k">continue</span>
            <span class="c1"># pll = self._get_val(config[converter.name + &quot;qpll_0_cpll_1&quot;])</span>
            <span class="n">cpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">0</span>
            <span class="n">qpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">0</span>
            <span class="n">qpll1</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">0</span>

            <span class="k">if</span> <span class="nb">sum</span><span class="p">([</span><span class="n">cpll</span><span class="p">,</span> <span class="n">qpll</span><span class="p">,</span> <span class="n">qpll1</span><span class="p">])</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                    <span class="s2">&quot;More than one PLL selected&quot;</span>
                    <span class="o">+</span> <span class="s2">&quot; can only be one of CPLL, QPLL, or QPLL1&quot;</span>
                <span class="p">)</span>

            <span class="k">if</span> <span class="n">cpll</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>  <span class="c1"># type: ignore</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;cpll&quot;</span>
                <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">,</span> <span class="s2">&quot;d&quot;</span><span class="p">,</span> <span class="s2">&quot;n1&quot;</span><span class="p">,</span> <span class="s2">&quot;n2&quot;</span><span class="p">]:</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="n">k</span> <span class="o">+</span> <span class="s2">&quot;_cpll&quot;</span><span class="p">])</span>

                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span>
                    <span class="n">fpga_ref</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n1&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n2&quot;</span><span class="p">]</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>
                <span class="p">)</span>
                <span class="c1"># Check</span>
                <span class="k">assert</span> <span class="p">(</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>  <span class="c1"># type: ignore # noqa: B950</span>
                <span class="p">),</span> <span class="s2">&quot;Invalid CPLL lane rate&quot;</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">pll_name</span> <span class="o">=</span> <span class="s2">&quot;qpll&quot;</span> <span class="k">if</span> <span class="n">qpll</span> <span class="k">else</span> <span class="s2">&quot;qpll1&quot;</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">pll_name</span>
                <span class="n">pll_name</span> <span class="o">=</span> <span class="s2">&quot;_&quot;</span> <span class="o">+</span> <span class="n">pll_name</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
                    <span class="n">args</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">,</span> <span class="s2">&quot;d&quot;</span><span class="p">,</span> <span class="s2">&quot;band&quot;</span><span class="p">]</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">args</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">,</span> <span class="s2">&quot;d&quot;</span><span class="p">,</span> <span class="s2">&quot;n&quot;</span><span class="p">,</span> <span class="s2">&quot;band&quot;</span><span class="p">]</span>

                <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="n">args</span><span class="p">:</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="n">k</span> <span class="o">+</span> <span class="n">pll_name</span><span class="p">])</span>  <span class="c1"># type: ignore # noqa: B950</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qty4_full_rate_enabled&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;band&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>

                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;frac_mode&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac_bypass&quot;</span><span class="p">]</span>
                    <span class="p">)</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">]</span>
                    <span class="p">)</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_sdmdata&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmdata&quot;</span><span class="p">]</span>
                    <span class="p">)</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_sdmwidth&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmwidth&quot;</span><span class="p">]</span>
                    <span class="p">)</span>

                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">solution</span><span class="o">.</span><span class="n">get_kpis</span><span class="p">()[</span>
                        <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_N_dot_frac&quot;</span>
                    <span class="p">]</span>

                    <span class="n">config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                        <span class="n">fpga_ref</span>
                        <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span>
                        <span class="o">/</span> <span class="p">(</span><span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">])</span>
                    <span class="p">)</span>

                <span class="k">else</span><span class="p">:</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">fpga_ref</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n&quot;</span><span class="p">]</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>

            <span class="c1"># SERDES output mux</span>
            <span class="k">if</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;cpll&quot;</span><span class="p">:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;sys_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_CPLL&quot;</span>
            <span class="k">elif</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;qpll&quot;</span><span class="p">:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;sys_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_QPLL0&quot;</span>
            <span class="k">elif</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;qpll1&quot;</span><span class="p">:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;sys_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_QPLL1&quot;</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Invalid PLL type&quot;</span><span class="p">)</span>

            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">_used_progdiv</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span><span class="p">]:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;progdiv&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_used_progdiv</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span><span class="p">]</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;out_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">div</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_refclk_div&quot;</span><span class="p">])</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;out_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_REF_CLK&quot;</span> <span class="k">if</span> <span class="n">div</span> <span class="o">==</span> <span class="mi">1</span> <span class="k">else</span> <span class="s2">&quot;XCVR_REFCLK_DIV2&quot;</span>  <span class="c1"># type: ignore # noqa: B950</span>

            <span class="c1"># if converter.Np == 12 or converter.F not in [</span>
            <span class="c1">#     1,</span>
            <span class="c1">#     2,</span>
            <span class="c1">#     4,</span>
            <span class="c1"># ]:  # self.requires_separate_link_layer_out_clock:</span>

            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">requires_core_clock_from_device_clock</span><span class="p">:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;separate_device_clock_required&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="kc">True</span>

            <span class="k">else</span><span class="p">:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;separate_device_clock_required&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span>
                <span class="p">)</span>

                <span class="k">assert</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span>
                <span class="p">)</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;single_clk&quot;</span><span class="p">]</span>
                <span class="p">),</span> <span class="s2">&quot;Solver failed when trying to determine if two clocks are required&quot;</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;transport_samples_per_clock&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_link_out_div&quot;</span><span class="p">]</span>
                <span class="p">)</span>

            <span class="k">if</span> <span class="n">qpll</span> <span class="ow">or</span> <span class="n">qpll1</span><span class="p">:</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
                    <span class="n">pll_clk_out</span> <span class="o">=</span> <span class="p">(</span>
                        <span class="n">fpga_ref</span>
                        <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span>
                        <span class="o">/</span> <span class="p">(</span><span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">])</span>
                    <span class="p">)</span>
                    <span class="n">lr</span> <span class="o">=</span> <span class="n">pll_clk_out</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span>
                    <span class="k">assert</span> <span class="p">(</span>
                        <span class="n">lr</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>
                    <span class="p">),</span> <span class="sa">f</span><span class="s2">&quot;Invalid QPLL1 lane rate </span><span class="si">{</span><span class="n">lr</span><span class="si">}</span><span class="s2"> != </span><span class="si">{</span><span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span><span class="si">}</span><span class="s2">&quot;</span>  <span class="c1"># type: ignore # noqa: B950</span>

                <span class="k">else</span><span class="p">:</span>
                    <span class="n">div</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span><span class="p">]</span>
                    <span class="p">)</span>
                    <span class="n">lr</span> <span class="o">=</span> <span class="p">(</span>
                        <span class="n">fpga_ref</span>
                        <span class="o">*</span> <span class="n">div</span>
                        <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n&quot;</span><span class="p">]</span>
                        <span class="o">/</span> <span class="p">(</span><span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span>
                        <span class="o">*</span> <span class="mi">1</span>
                        <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span>
                    <span class="p">)</span>
                    <span class="k">assert</span> <span class="p">(</span>
                        <span class="n">lr</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>
                    <span class="p">),</span> <span class="sa">f</span><span class="s2">&quot;Invalid QPLL1 lane rate </span><span class="si">{</span><span class="n">lr</span><span class="si">}</span><span class="s2"> != </span><span class="si">{</span><span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span><span class="si">}</span><span class="s2">&quot;</span>  <span class="c1"># type: ignore # noqa: B950</span>

            <span class="c1"># Check</span>
            <span class="k">if</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;out_clk_select&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;XCVR_REF_CLK&quot;</span> <span class="ow">and</span> <span class="ow">not</span> <span class="n">cpll</span><span class="p">:</span>
                <span class="k">assert</span> <span class="p">(</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>
                <span class="p">),</span> <span class="s2">&quot;Invalid QPLL lane rate </span><span class="si">{}</span><span class="s2"> != </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                    <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>  <span class="c1"># type: ignore # noqa: B950</span>
                <span class="p">)</span>

            <span class="n">out</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">pll_config</span><span class="p">)</span>

        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">out</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>  <span class="c1"># type: ignore</span>
        <span class="k">return</span> <span class="n">out</span>

    <span class="k">def</span> <span class="nf">_get_conv_prop</span><span class="p">(</span>
        <span class="bp">self</span><span class="p">,</span> <span class="n">conv</span><span class="p">:</span> <span class="n">conv</span><span class="p">,</span> <span class="n">prop</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">dict</span><span class="p">]</span>
    <span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">float</span><span class="p">,</span> <span class="nb">str</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Helper to extract nested properties if present.</span>

<span class="sd">        Args:</span>
<span class="sd">            conv (conv): Converter object</span>
<span class="sd">            prop (str,dict): Property to extract</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Converter does not have property</span>

<span class="sd">        Returns:</span>
<span class="sd">            Union[int,float,str]: Value of property</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">prop</span><span class="p">,</span> <span class="nb">dict</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">conv</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">prop</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Converter </span><span class="si">{</span><span class="n">conv</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2"> not found in config&quot;</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">prop</span><span class="p">[</span><span class="n">conv</span><span class="p">]</span>
        <span class="k">return</span> <span class="n">prop</span>

    <span class="k">def</span> <span class="nf">_get_progdiv</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Union</span><span class="p">[</span><span class="n">List</span><span class="p">[</span><span class="nb">int</span><span class="p">],</span> <span class="n">List</span><span class="p">[</span><span class="nb">float</span><span class="p">]]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get programmable SERDES dividers for FPGA.</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: PRODIV is not available for transceiver type.</span>

<span class="sd">        Returns:</span>
<span class="sd">            List[int,float]: Programmable dividers for FPGA</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH3&quot;</span><span class="p">]:</span>
            <span class="k">return</span> <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mf">16.5</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">100</span><span class="p">]</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">]:</span>
            <span class="k">return</span> <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mf">16.5</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">132</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;PROGDIV is not available for FPGA transciever type &quot;</span>
                <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span><span class="p">)</span>
            <span class="p">)</span>

    <span class="k">def</span> <span class="nf">_set_link_layer_requirements</span><span class="p">(</span>
        <span class="bp">self</span><span class="p">,</span>
        <span class="n">converter</span><span class="p">:</span> <span class="n">conv</span><span class="p">,</span>
        <span class="n">fpga_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span><span class="p">],</span>
        <span class="n">config</span><span class="p">:</span> <span class="n">Dict</span><span class="p">,</span>
        <span class="n">link_out_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span>
            <span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span>
        <span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">,</span>
    <span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Set link layer constraints for downstream FPGA logic.</span>

<span class="sd">        The link layer is driven from the XCVR core which can route the</span>
<span class="sd">        following signals to the link layer input:</span>
<span class="sd">        - External Ref</span>
<span class="sd">        - External Ref / 2</span>
<span class="sd">        - {CPLL,QPLL0,QPLL1} / PROGDIV</span>

<span class="sd">        The link layer input has a hard requirement that is must be at:</span>
<span class="sd">        - JESD204B: lane rate (bit clock) / 40 or lane rate (bit clock) / 80</span>
<span class="sd">        - JESD204C: lane rate (bit clock) / 66</span>

<span class="sd">        The link layer output rate will be equivalent to sample clock / N, where</span>
<span class="sd">        N is an integer. Note the smaller N, the more channeling it can be to</span>
<span class="sd">        synthesize the design. This output clock can be separate or be the same</span>
<span class="sd">        as the XCVR reference.</span>

<span class="sd">        Based on this info, we set up the problem where we define N (sample per</span>
<span class="sd">        clock increase), and set the lane rate based on the current converter</span>
<span class="sd">        JESD config.</span>

<span class="sd">        Args:</span>
<span class="sd">            converter (conv): Converter object connected to FPGA</span>
<span class="sd">            fpga_ref (int or GKVariable): Reference clock generated for FPGA</span>
<span class="sd">            config (Dict): Dictionary of clocking rates and dividers for link</span>
<span class="sd">                layer</span>
<span class="sd">            link_out_ref (int or GKVariable): Reference clock generated for FPGA</span>
<span class="sd">                link layer output</span>

<span class="sd">        Returns:</span>
<span class="sd">            Dict: Dictionary of clocking rates extended with dividers for link</span>
<span class="sd">                layer</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Link layer output clock select invalid</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">converter</span><span class="o">.</span><span class="n">jesd_class</span> <span class="o">==</span> <span class="s2">&quot;jesd204b&quot;</span><span class="p">:</span>
            <span class="n">link_layer_input_rate</span> <span class="o">=</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">/</span> <span class="mi">40</span>
        <span class="k">elif</span> <span class="n">converter</span><span class="o">.</span><span class="n">jesd_class</span> <span class="o">==</span> <span class="s2">&quot;jesd204c&quot;</span><span class="p">:</span>
            <span class="n">link_layer_input_rate</span> <span class="o">=</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">/</span> <span class="mi">66</span>

        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">dict</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">converter</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">out_clk_select</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                    <span class="s2">&quot;Link layer out_clk_select invalid for converter &quot;</span> <span class="o">+</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span>
                <span class="p">)</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">out_clk_select</span><span class="p">[</span><span class="n">converter</span><span class="p">],</span> <span class="nb">dict</span><span class="p">):</span>
                <span class="n">out_clk_select</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">out_clk_select</span><span class="p">[</span><span class="n">converter</span><span class="p">]</span><span class="o">.</span><span class="n">copy</span><span class="p">()</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">out_clk_select</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">out_clk_select</span><span class="p">[</span><span class="n">converter</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">out_clk_select</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">out_clk_select</span>

        <span class="c1"># Try PROGDIV first since it doesn&#39;t require the solver</span>
        <span class="n">ocs_found</span> <span class="o">=</span> <span class="kc">False</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_used_progdiv</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="kc">False</span>
        <span class="k">if</span> <span class="p">(</span>
            <span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">str</span><span class="p">)</span>
            <span class="ow">and</span> <span class="n">out_clk_select</span> <span class="o">==</span> <span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span>
            <span class="ow">or</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">list</span><span class="p">)</span>
            <span class="ow">and</span> <span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span> <span class="ow">in</span> <span class="n">out_clk_select</span>
        <span class="p">):</span>
            <span class="n">progdiv</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_progdiv</span><span class="p">()</span>
            <span class="n">div</span> <span class="o">=</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">/</span> <span class="n">link_layer_input_rate</span>
            <span class="k">if</span> <span class="n">div</span> <span class="ow">in</span> <span class="n">progdiv</span><span class="p">:</span>
                <span class="n">ocs_found</span> <span class="o">=</span> <span class="kc">True</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_used_progdiv</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">div</span>
            <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">str</span><span class="p">):</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                    <span class="sa">f</span><span class="s2">&quot;Cannot use PROGDIV since required divider </span><span class="si">{</span><span class="n">div</span><span class="si">}</span><span class="s2">,&quot;</span>
                    <span class="o">+</span> <span class="sa">f</span><span class="s2">&quot; only available </span><span class="si">{</span><span class="n">progdiv</span><span class="si">}</span><span class="s2">&quot;</span>
                <span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">del</span> <span class="n">out_clk_select</span><span class="p">[</span><span class="n">out_clk_select</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span><span class="p">)]</span>

        <span class="c1"># REFCLK</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">ocs_found</span> <span class="ow">and</span> <span class="p">(</span>
            <span class="p">(</span><span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">str</span><span class="p">)</span> <span class="ow">and</span> <span class="n">out_clk_select</span> <span class="o">==</span> <span class="s2">&quot;XCVR_REFCLK&quot;</span><span class="p">)</span>
            <span class="ow">or</span> <span class="p">(</span><span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">list</span><span class="p">)</span> <span class="ow">and</span> <span class="n">out_clk_select</span> <span class="o">==</span> <span class="p">[</span><span class="s2">&quot;XCVR_REFCLK&quot;</span><span class="p">])</span>
        <span class="p">):</span>
            <span class="n">ocs_found</span> <span class="o">=</span> <span class="kc">True</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_refclk_div&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">([</span><span class="n">fpga_ref</span> <span class="o">==</span> <span class="n">link_layer_input_rate</span><span class="p">])</span>

        <span class="c1"># REFCLK / 2</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">ocs_found</span> <span class="ow">and</span> <span class="p">(</span>
            <span class="p">(</span><span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">str</span><span class="p">)</span> <span class="ow">and</span> <span class="n">out_clk_select</span> <span class="o">==</span> <span class="s2">&quot;XCVR_REFCLK_DIV2&quot;</span><span class="p">)</span>
            <span class="ow">or</span> <span class="p">(</span>
                <span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">list</span><span class="p">)</span>
                <span class="ow">and</span> <span class="n">out_clk_select</span> <span class="o">==</span> <span class="p">[</span><span class="s2">&quot;XCVR_REFCLK_DIV2&quot;</span><span class="p">]</span>
            <span class="p">)</span>
        <span class="p">):</span>
            <span class="n">ocs_found</span> <span class="o">=</span> <span class="kc">True</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_refclk_div&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">([</span><span class="n">fpga_ref</span> <span class="o">==</span> <span class="n">link_layer_input_rate</span> <span class="o">*</span> <span class="mi">2</span><span class="p">])</span>

        <span class="c1"># Ref clk will use solver to determine if we need REFCLK or REFCLK / 2</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">ocs_found</span> <span class="ow">and</span> <span class="p">(</span>
            <span class="nb">isinstance</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">,</span> <span class="nb">list</span><span class="p">)</span>
            <span class="ow">and</span> <span class="n">out_clk_select</span> <span class="o">==</span> <span class="p">[</span><span class="s2">&quot;XCVR_REFCLK&quot;</span><span class="p">,</span> <span class="s2">&quot;XCVR_REFCLK_DIV2&quot;</span><span class="p">]</span>
        <span class="p">):</span>
            <span class="n">ocs_found</span> <span class="o">=</span> <span class="kc">True</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_refclk_div&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
                <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_refclk_div&quot;</span>
            <span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
                <span class="p">[</span>
                    <span class="n">fpga_ref</span>
                    <span class="o">==</span> <span class="n">link_layer_input_rate</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_refclk_div&quot;</span><span class="p">]</span>
                <span class="p">]</span>
            <span class="p">)</span>

        <span class="k">if</span> <span class="ow">not</span> <span class="n">ocs_found</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;Invalid (or unsupported) link layer output clock selection &quot;</span>
                <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="n">out_clk_select</span><span class="p">)</span>
            <span class="p">)</span>

        <span class="k">return</span> <span class="n">config</span>

    <span class="k">def</span> <span class="nf">_setup_quad_tile</span><span class="p">(</span>
        <span class="bp">self</span><span class="p">,</span>
        <span class="n">converter</span><span class="p">:</span> <span class="n">conv</span><span class="p">,</span>
        <span class="n">fpga_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span><span class="p">],</span>
        <span class="n">link_out_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span>
            <span class="kc">None</span><span class="p">,</span> <span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span>
        <span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">,</span>
    <span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Configure FPGA {Q/C}PLL tile.</span>

<span class="sd">        Args:</span>
<span class="sd">            converter (conv): Converter object(s) connected to FPGA</span>
<span class="sd">            fpga_ref (int,GKVariable, GK_Intermediate, GK_Operators, CpoIntVar):</span>
<span class="sd">                Reference clock for FPGA</span>
<span class="sd">            link_out_ref (None, int,GKVariable, GK_Intermediate, GK_Operators,</span>
<span class="sd">                CpoIntVar): Link layer output reference clock</span>

<span class="sd">        Returns:</span>
<span class="sd">            Dict: Dictionary of clocking rates and dividers for configuration</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: Unsupported solver</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Add reference clock constraints</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
            <span class="p">[</span><span class="n">fpga_ref</span> <span class="o">&gt;=</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span><span class="p">,</span> <span class="n">fpga_ref</span> <span class="o">&lt;=</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span><span class="p">]</span>
        <span class="p">)</span>

        <span class="c1"># CPLL -&gt; VCO = FPGA_REF * N1*N2/M</span>
        <span class="c1">#         PLLOUT = VCO</span>
        <span class="c1">#         LR  = PLLOUT * 2/D</span>
        <span class="c1">#         LR  = FPGA_REF * N1*N2*2/(M*D)</span>
        <span class="c1">#</span>
        <span class="c1"># QPLL -&gt; VCO = FPGA_REF * N/(M*2)</span>
        <span class="c1">#         PLLOUT = VCO/2</span>
        <span class="c1">#         LR  = PLLOUT * 2/D</span>
        <span class="c1">#         LR  = FPGA_REF * N/(M*D)</span>
        <span class="n">config</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="c1"># Save PLL settings</span>
        <span class="n">ref_sys_clk_select</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">sys_clk_select</span>

        <span class="c1"># Extract permutations</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">sys_clk_select</span> <span class="o">=</span> <span class="s2">&quot;XCVR_QPLL0&quot;</span>
        <span class="n">vco0_min_qpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco0_min</span>
        <span class="n">vco0_max_qpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco0_max</span>
        <span class="n">vco1_min_qpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco1_min</span>
        <span class="n">vco1_max_qpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco1_max</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">sys_clk_select</span> <span class="o">=</span> <span class="s2">&quot;XCVR_QPLL1&quot;</span>
        <span class="n">vco0_min_qpll1</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco0_min</span>
        <span class="n">vco0_max_qpll1</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco0_max</span>
        <span class="n">vco1_min_qpll1</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco1_min</span>
        <span class="n">vco1_max_qpll1</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco1_max</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">sys_clk_select</span> <span class="o">=</span> <span class="n">ref_sys_clk_select</span>  <span class="c1"># Restore PLL settings</span>

        <span class="c1"># GTHE3, GTHE4, GTYE4</span>
        <span class="n">qpll1_allowed</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTH3&quot;</span><span class="p">,</span> <span class="s2">&quot;GTH4&quot;</span><span class="p">,</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">]</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="n">dqpll</span> <span class="o">=</span> <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">32</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">dqpll</span> <span class="o">=</span> <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">]</span>
        <span class="c1"># QPLL</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="n">dqpll</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_qpll&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">N</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n_qpll&quot;</span>
        <span class="p">)</span>

        <span class="c1"># QPLL1</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll1&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="n">dqpll</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_qpll1&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">N</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n_qpll1&quot;</span>
        <span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
            <span class="c1"># GTY fractional PLL</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
                <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_clkoutrate&quot;</span>
            <span class="p">)</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmdata&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">integer_var</span><span class="p">(</span>
                <span class="nb">min</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="p">(</span><span class="mi">2</span><span class="o">**</span><span class="mi">24</span> <span class="o">-</span> <span class="mi">1</span><span class="p">),</span> <span class="n">name</span><span class="o">=</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmdata&quot;</span>
            <span class="p">)</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmwidth&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
                <span class="p">[</span><span class="mi">16</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">24</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmwidth&quot;</span>
            <span class="p">)</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmdata&quot;</span><span class="p">]</span>
                <span class="o">/</span> <span class="p">(</span>
                    <span class="mi">2</span> <span class="o">**</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmwidth&quot;</span><span class="p">]</span>
                <span class="p">)</span>  <span class="c1"># FIXME: REMOVE POWER OF 2</span>
            <span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
                <span class="p">[</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac&quot;</span><span class="p">]</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">,</span>
                <span class="p">]</span>
            <span class="p">)</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n_qpll&quot;</span><span class="p">]</span> <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac&quot;</span><span class="p">]</span>
            <span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">add_kpi</span><span class="p">(</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">],</span>
                <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">,</span>
            <span class="p">)</span>

            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                <span class="n">fpga_ref</span>
                <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span>
                <span class="o">/</span> <span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll&quot;</span><span class="p">]</span>
                    <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">]</span>
                <span class="p">)</span>
            <span class="p">)</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                <span class="n">fpga_ref</span>
                <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span>
                <span class="o">/</span> <span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll1&quot;</span><span class="p">]</span>
                    <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">]</span>
                <span class="p">)</span>
            <span class="p">)</span>

            <span class="c1"># When lane rate &gt; 28.1 Gbps, qpll_frac must be set to 0</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac_bypass&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
                <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac_bypass&quot;</span>
            <span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
                <span class="p">[</span>
                    <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac_bypass&quot;</span><span class="p">])</span>
                    <span class="o">*</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>
                    <span class="o">&lt;=</span> <span class="nb">int</span><span class="p">(</span><span class="mf">28.1e9</span><span class="p">),</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac_bypass&quot;</span><span class="p">]</span>
                    <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac&quot;</span><span class="p">]</span>
                    <span class="o">==</span> <span class="mi">0</span><span class="p">,</span>
                <span class="p">]</span>
            <span class="p">)</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                <span class="n">fpga_ref</span>
                <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n_qpll&quot;</span><span class="p">]</span>
                <span class="o">/</span> <span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll&quot;</span><span class="p">])</span>
            <span class="p">)</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                <span class="n">fpga_ref</span>
                <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n_qpll1&quot;</span><span class="p">]</span>
                <span class="o">/</span> <span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_qpll1&quot;</span><span class="p">])</span>
            <span class="p">)</span>

        <span class="c1"># Define QPLL band requirements</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll&quot;</span>
        <span class="p">)</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_max_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">vco1_max_qpll</span>
            <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll&quot;</span><span class="p">])</span> <span class="o">*</span> <span class="n">vco0_max_qpll</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_min_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">vco1_min_qpll</span>
            <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll&quot;</span><span class="p">])</span> <span class="o">*</span> <span class="n">vco0_min_qpll</span>
        <span class="p">)</span>

        <span class="c1"># Define QPLL1 band requirements</span>
        <span class="c1"># if qpll1_allowed:</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll1&quot;</span>
        <span class="p">)</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_max_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll1&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">vco1_max_qpll1</span>
            <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll1&quot;</span><span class="p">])</span> <span class="o">*</span> <span class="n">vco0_max_qpll1</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_min_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll1&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">vco1_min_qpll1</span>
            <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;band_qpll1&quot;</span><span class="p">])</span> <span class="o">*</span> <span class="n">vco0_min_qpll1</span>
        <span class="p">)</span>

        <span class="c1"># Define if we can use GTY (is available) at full rate</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">!=</span> <span class="s2">&quot;GTY4&quot;</span><span class="p">:</span>
            <span class="c1"># QPLL1 does not exist for GTY4 so we cannot bypass the extra dec 2</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
                <span class="mi">1</span><span class="p">,</span> <span class="n">name</span><span class="o">=</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span>
            <span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
                <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">],</span> <span class="n">name</span><span class="o">=</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span>
            <span class="p">)</span>

        <span class="c1"># config[converter.name + &quot;qty4_full_rate_enabled&quot;] = self._add_intermediate(</span>
        <span class="c1">#     1 - config[converter.name + &quot;qty4_full_rate_divisor&quot;]</span>
        <span class="c1"># )</span>

        <span class="c1">#######################</span>
        <span class="c1"># CPLL</span>
        <span class="c1"># CPLL -&gt; VCO = FPGA_REF * N1*N2/M</span>
        <span class="c1">#         LR  = VCO * 2/D</span>
        <span class="c1">#         LR  = FPGA_REF * N1*N2*2/(M*D)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_cpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_cpll&quot;</span>
        <span class="p">)</span>
        <span class="c1"># We do not allow D=16 or D=32 since they do not allow TX/RXOUT DIV</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_cpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_cpll&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n1_cpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n1_cpll&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n2_cpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n2_cpll&quot;</span>
        <span class="p">)</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_cpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">fpga_ref</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n1_cpll&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;n2_cpll&quot;</span><span class="p">]</span>
            <span class="o">/</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;m_cpll&quot;</span><span class="p">]</span>
        <span class="p">)</span>

        <span class="c1"># Merge</span>
        <span class="c1"># if sum([self.force_qpll, self.force_qpll1, self.force_cpll]) &gt; 1:</span>
        <span class="c1">#     raise Exception(&quot;Cannot force multiple PLLs QPLL0, QPLL1, CPLL&quot;)</span>
        <span class="k">if</span> <span class="p">(</span>
            <span class="nb">sum</span><span class="p">(</span>
                <span class="p">[</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_qpll</span><span class="p">),</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_qpll1</span><span class="p">),</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_cpll</span><span class="p">),</span>
                <span class="p">]</span>
            <span class="p">)</span>
            <span class="o">&gt;</span> <span class="mi">1</span>
        <span class="p">):</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Cannot force multiple PLLs QPLL0, QPLL1, CPLL&quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_qpll1</span><span class="p">)</span> <span class="ow">and</span> <span class="ow">not</span> <span class="n">qpll1_allowed</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;QPLL1 is not available for transceiver &quot;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span>
            <span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_qpll</span><span class="p">):</span>
            <span class="n">qpll</span> <span class="o">=</span> <span class="mi">1</span>
            <span class="n">qpll1</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="n">cpll</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_qpll1</span><span class="p">):</span>
            <span class="n">qpll</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="n">qpll1</span> <span class="o">=</span> <span class="mi">1</span>
            <span class="n">cpll</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_cpll</span><span class="p">):</span>
            <span class="n">qpll</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="n">qpll1</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="n">cpll</span> <span class="o">=</span> <span class="mi">1</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">qpll</span> <span class="o">=</span> <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">qpll1_allowed</span><span class="p">:</span>
                <span class="n">qpll1</span> <span class="o">=</span> <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">qpll1</span> <span class="o">=</span> <span class="mi">0</span>
            <span class="n">cpll</span> <span class="o">=</span> <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">]</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="n">cpll</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="n">qpll</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span>
        <span class="p">)</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="n">qpll1</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span>
        <span class="p">)</span>

        <span class="c1"># Select only one PLL</span>
        <span class="k">if</span> <span class="p">(</span>
            <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_cpll</span><span class="p">)</span>
            <span class="ow">and</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_qpll</span><span class="p">)</span>
            <span class="ow">and</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_conv_prop</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_qpll1</span><span class="p">)</span>
        <span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
                <span class="mi">1</span>
                <span class="o">==</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">]</span>
                <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">]</span>
                <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">]</span>
            <span class="p">)</span>

        <span class="c1"># VCO</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_cpll&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_qpll&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_qpll1&quot;</span><span class="p">]</span>
        <span class="p">)</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_min_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco_min</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_min_qpll&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_min_qpll1&quot;</span><span class="p">]</span>
        <span class="p">)</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_max_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="bp">self</span><span class="o">.</span><span class="n">vco_max</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_max_qpll&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_max_qpll1&quot;</span><span class="p">]</span>
        <span class="p">)</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_cpll&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_qpll&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_qpll1&quot;</span><span class="p">]</span>
        <span class="p">)</span>

        <span class="c1"># Note: QPLL has extra /2 after VCO so:</span>
        <span class="c1">#       QPLL: lanerate == vco/d</span>
        <span class="c1">#       CPLL: lanerate == vco*2/d</span>

        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;rate_divisor_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">]</span>
            <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span><span class="p">]</span>
        <span class="p">)</span>

        <span class="c1">#######################</span>

        <span class="c1"># Set all relations</span>
        <span class="c1"># QPLL+CPLL</span>
        <span class="c1">#</span>
        <span class="c1"># CPLL -&gt; VCO = FPGA_REF * N1*N2/M</span>
        <span class="c1">#         PLLOUT = VCO</span>
        <span class="c1">#         LR  = PLLOUT * 2/D</span>
        <span class="c1">#         LR  = FPGA_REF * N1*N2*2/(M*D)</span>
        <span class="c1">#</span>
        <span class="c1"># QPLL -&gt; VCO = FPGA_REF * N/(M)</span>
        <span class="c1">#         PLLOUT = VCO/2</span>
        <span class="c1">#         LR  = PLLOUT * 2/D</span>
        <span class="c1">#         LR  = FPGA_REF * N/(M*D)</span>
        <span class="c1">#</span>
        <span class="c1">#  LR = FPGA_REF*(A*N1*N2*2/(M*D) + (A-1)*N/(M*D))</span>
        <span class="c1">#    A = 0,1</span>
        <span class="c1">#  LR*D*M = FPGA_REF*(A*N1*N2*2 + (A-1)*N)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
            <span class="p">[</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_select&quot;</span><span class="p">]</span>
                <span class="o">&gt;=</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_min_select&quot;</span><span class="p">],</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_select&quot;</span><span class="p">]</span>
                <span class="o">&lt;=</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_max_select&quot;</span><span class="p">],</span>
                <span class="c1"># CPLL</span>
                <span class="c1"># converter.bit_clock == vco * 2 / d</span>
                <span class="c1"># QPLL</span>
                <span class="c1"># converter.bit_clock == vco / d</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;vco_select&quot;</span><span class="p">]</span>
                <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;rate_divisor_select&quot;</span><span class="p">]</span>
                <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;d_select&quot;</span><span class="p">],</span>
            <span class="p">]</span>
        <span class="p">)</span>

        <span class="c1"># Add constraints for link clock</span>
        <span class="c1">#  - Must be lanerate/40 204B or lanerate/66 204C</span>
        <span class="n">config</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_set_link_layer_requirements</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="n">fpga_ref</span><span class="p">,</span> <span class="n">config</span><span class="p">,</span> <span class="kc">None</span><span class="p">)</span>

        <span class="c1"># Add optimization to favor a single reference clock vs unique ref+device clocks</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;single_clk&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;single_clk&quot;</span>
        <span class="p">)</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_separate_device_clock</span><span class="p">:</span>
            <span class="n">sdc</span> <span class="o">=</span> <span class="p">[</span><span class="mi">1</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">sdc</span> <span class="o">=</span> <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">]</span>
        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
            <span class="n">sdc</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span>
        <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
            <span class="p">[</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;single_clk&quot;</span><span class="p">]</span>
                <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span>
                <span class="o">==</span> <span class="mi">1</span><span class="p">,</span>
            <span class="p">]</span>
        <span class="p">)</span>
        <span class="c1"># Favor single clock, this equation will be minimized</span>
        <span class="n">v</span> <span class="o">=</span> <span class="p">(</span>
            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;single_clk&quot;</span><span class="p">]</span>
            <span class="o">+</span> <span class="mi">1000</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span>
        <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_add_objective</span><span class="p">(</span><span class="n">v</span><span class="p">)</span>

        <span class="c1"># Add constraints to meet sample clock</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">requires_core_clock_from_device_clock</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">converter</span><span class="o">.</span><span class="n">jesd_class</span> <span class="o">==</span> <span class="s2">&quot;jesd204b&quot;</span><span class="p">:</span>
                <span class="n">core_clock</span> <span class="o">=</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">/</span> <span class="mi">40</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">core_clock</span> <span class="o">=</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">/</span> <span class="mi">66</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">([</span><span class="n">core_clock</span> <span class="o">==</span> <span class="n">link_out_ref</span><span class="p">])</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="n">possible_divs</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="k">for</span> <span class="n">samples_per_clock</span> <span class="ow">in</span> <span class="p">[</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">]:</span>
                <span class="k">if</span> <span class="n">converter</span><span class="o">.</span><span class="n">sample_clock</span> <span class="o">/</span> <span class="n">samples_per_clock</span> <span class="o">&lt;=</span> <span class="bp">self</span><span class="o">.</span><span class="n">target_Fmax</span><span class="p">:</span>
                    <span class="n">possible_divs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">samples_per_clock</span><span class="p">)</span>

            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">possible_divs</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Link layer output clock rate too high&quot;</span><span class="p">)</span>

            <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_link_out_div&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_convert_input</span><span class="p">(</span>
                <span class="n">possible_divs</span><span class="p">,</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_samples_per_clock&quot;</span>
            <span class="p">)</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">_add_equation</span><span class="p">(</span>
                <span class="p">[</span>
                    <span class="p">(</span>
                        <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;single_clk&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">fpga_ref</span>
                        <span class="o">+</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span>
                        <span class="o">*</span> <span class="n">link_out_ref</span>
                        <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_link_out_div&quot;</span><span class="p">]</span>
                    <span class="p">)</span>
                    <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">sample_clock</span>
                <span class="p">]</span>
            <span class="p">)</span>

        <span class="k">return</span> <span class="n">config</span>

    <span class="k">def</span> <span class="nf">get_required_clocks</span><span class="p">(</span>
        <span class="bp">self</span><span class="p">,</span>
        <span class="n">converter</span><span class="p">:</span> <span class="n">conv</span><span class="p">,</span>
        <span class="n">fpga_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span><span class="p">],</span>
        <span class="n">link_out_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span>
            <span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span>
        <span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">,</span>
    <span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Get necessary clocks for QPLL/CPLL configuration.</span>

<span class="sd">        Args:</span>
<span class="sd">            converter (conv): Converter object of converter connected to FPGA</span>
<span class="sd">            fpga_ref (int, GKVariable, GK_Intermediate, GK_Operators, CpoIntVar):</span>
<span class="sd">                Abstract or concrete reference to FPGA reference clock</span>
<span class="sd">            link_out_ref (int or GKVariable): Reference clock generated for FPGA</span>
<span class="sd">                link layer output, also called device clock</span>

<span class="sd">        Returns:</span>
<span class="sd">            List: List of solver variables and constraints</span>

<span class="sd">        Raises:</span>
<span class="sd">            Exception: If solver is not valid</span>
<span class="sd">            Exception: Link layer out clock required</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span> <span class="ow">or</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;ref_clock_min or ref_clock_max not set&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="s2">&quot;_get_converters&quot;</span> <span class="ow">in</span> <span class="nb">dir</span><span class="p">(</span><span class="n">converter</span><span class="p">):</span>
            <span class="n">converter</span> <span class="o">=</span> <span class="p">(</span>
                <span class="n">converter</span><span class="o">.</span><span class="n">_get_converters</span><span class="p">()</span>  <span class="c1"># type: ignore</span>
            <span class="p">)</span>  <span class="c1"># Handle nested converters</span>

        <span class="k">if</span> <span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="nb">list</span><span class="p">):</span>
            <span class="n">converter</span> <span class="o">=</span> <span class="p">[</span><span class="n">converter</span><span class="p">]</span>  <span class="c1"># type: ignore</span>

        <span class="c1"># if self.solver == &quot;gekko&quot;:</span>
        <span class="c1">#     self.config = {</span>
        <span class="c1">#         &quot;fpga_ref&quot;: self.model.Var(</span>
        <span class="c1">#             # integer=True,</span>
        <span class="c1">#             lb=self.ref_clock_min,</span>
        <span class="c1">#             ub=self.ref_clock_max,</span>
        <span class="c1">#             value=self.ref_clock_min,</span>
        <span class="c1">#         )</span>
        <span class="c1">#     }</span>
        <span class="c1"># elif self.solver == &quot;CPLEX&quot;:</span>
        <span class="c1">#     # self.config = {</span>
        <span class="c1">#     #     &quot;fpga_ref&quot;: integer_var(</span>
        <span class="c1">#     #         self.ref_clock_min, self.ref_clock_max, &quot;fpga_ref&quot;</span>
        <span class="c1">#     #     )</span>
        <span class="c1">#     # }</span>
        <span class="c1">#     pass</span>
        <span class="c1"># else:</span>
        <span class="c1">#     raise Exception(f&quot;Unknown solver {self.solver}&quot;)</span>

        <span class="c1"># https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf # noqa: B950</span>

        <span class="c1"># clock_names = [&quot;fpga_ref&quot;]</span>
        <span class="n">clock_names</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_single_quad_tile</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;force_single_quad_tile==1 not implemented&quot;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="c1">#######################</span>
            <span class="c1"># self.configs = []</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">dev_clocks</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="c1"># obs = []</span>
            <span class="k">for</span> <span class="n">cnv</span> <span class="ow">in</span> <span class="n">converter</span><span class="p">:</span>  <span class="c1"># type: ignore</span>
                <span class="c1"># rsl = self._get_conv_prop(</span>
                <span class="c1">#     cnv, self.requires_separate_link_layer_out_clock</span>
                <span class="c1"># )</span>
                <span class="c1"># if link_out_ref is None and rsl:</span>
                <span class="c1">#     raise Exception(&quot;Link layer out clock required&quot;)</span>

                <span class="n">clock_names</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">)</span>
                <span class="c1"># self.config[cnv.name+&quot;fpga_ref&quot;] = interval_var(</span>
                <span class="c1">#     self.ref_clock_min, self.ref_clock_max, name=cnv.name+&quot;fpga_ref&quot;</span>
                <span class="c1"># )</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">fpga_ref</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">])</span>
                <span class="k">if</span> <span class="p">(</span>
                    <span class="n">link_out_ref</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span>
                <span class="p">):</span>  <span class="c1"># self.requires_separate_link_layer_out_clock:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;link_out_ref&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">link_out_ref</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;link_out_ref&quot;</span><span class="p">])</span>
                    <span class="n">config</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_setup_quad_tile</span><span class="p">(</span>
                        <span class="n">cnv</span><span class="p">,</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">],</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;link_out_ref&quot;</span><span class="p">],</span>
                    <span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">config</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_setup_quad_tile</span><span class="p">(</span>
                        <span class="n">cnv</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">]</span>
                    <span class="p">)</span>
                <span class="c1"># Set optimizations</span>
                <span class="c1"># self.model.Obj(self.config[converter.name+&quot;d&quot;])</span>
                <span class="c1"># self.model.Obj(self.config[converter.name+&quot;d_cpll&quot;])</span>
                <span class="c1"># self.model.Obj(config[converter.name+&quot;d_select&quot;])</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">favor_cpll_over_qpll</span><span class="p">:</span>
                    <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;gekko&quot;</span><span class="p">:</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">Obj</span><span class="p">(</span>
                            <span class="o">-</span><span class="mi">1</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_0_cpll_1&quot;</span><span class="p">]</span>
                        <span class="p">)</span>  <span class="c1"># Favor CPLL over QPLL</span>
                    <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;CPLEX&quot;</span><span class="p">:</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">maximize</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_0_cpll_1&quot;</span><span class="p">])</span>
                        <span class="c1"># obs.append(-1 * config[cnv.name + &quot;qpll_0_cpll_1&quot;])</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Unknown solver </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">solver</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

                <span class="bp">self</span><span class="o">.</span><span class="n">configs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">config</span><span class="p">)</span>
                <span class="c1"># FPGA also requires clock at device clock rate</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">request_device_clock</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">dev_clocks</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cnv</span><span class="o">.</span><span class="n">device_clock</span><span class="p">)</span>
                    <span class="n">clock_names</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_fpga_device_clock&quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">minimize_fpga_ref_clock</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;gekko&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">Obj</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">])</span>
            <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;CPLEX&quot;</span><span class="p">:</span>
                <span class="c1"># self.model.minimize_static_lex(obs + [self.config[converter.name+&quot;fpga_ref&quot;]]) # noqa: B950</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">minimize</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">])</span>  <span class="c1"># noqa: B950</span>
                <span class="c1"># self.model.maximize(obs + self.config[converter.name+&quot;fpga_ref&quot;])</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Unknown solver </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">solver</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_clock_names</span> <span class="o">=</span> <span class="n">clock_names</span>

        <span class="c1"># return [self.config[&quot;fpga_ref&quot;]] + self.dev_clocks</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">dev_clocks</span>
</code></pre></div></td></tr></table></div>
              </details>



  <div class="doc doc-children">







<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.N" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">N</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get available feedback divider settings.</p>
<p>This is applicable for QPLLs only.</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code><span title="typing.List">List</span>[int]</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>list[int]: List of divider integers.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported transceiver type configured.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.force_cpll" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">force_cpll</span> <span class="o">=</span> <span class="mi">0</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-class-attribute"><code>class-attribute</code></small>
      <small class="doc doc-label doc-label-instance-attribute"><code>instance-attribute</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Force all transceiver sources to be from a single PLL quad.
This will try to leverage the output dividers of the PLLs</p>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.force_qpll" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">force_qpll</span> <span class="o">=</span> <span class="mi">0</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-class-attribute"><code>class-attribute</code></small>
      <small class="doc doc-label doc-label-instance-attribute"><code>instance-attribute</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Force use of QPLL1 for transceiver source (GTH3,GTH4,GTY4)</p>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.force_qpll1" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">force_qpll1</span> <span class="o">=</span> <span class="mi">0</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-class-attribute"><code>class-attribute</code></small>
      <small class="doc doc-label doc-label-instance-attribute"><code>instance-attribute</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Force use of CPLL for transceiver source</p>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.force_single_quad_tile" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">force_single_quad_tile</span> <span class="o">=</span> <span class="mi">0</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-class-attribute"><code>class-attribute</code></small>
      <small class="doc doc-label doc-label-instance-attribute"><code>instance-attribute</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Request that clock chip generated device clock
device clock == LMFC/40
NOTE: THIS IS NOT FPGA REF CLOCK</p>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.minimize_fpga_ref_clock" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">minimize_fpga_ref_clock</span> <span class="o">=</span> <span class="kc">False</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-class-attribute"><code>class-attribute</code></small>
      <small class="doc doc-label doc-label-instance-attribute"><code>instance-attribute</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Force generation of separate device clock from the clock chip. In many
cases, the ref clock and device clock can be the same.</p>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.out_clk_select" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">out_clk_select</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">float</span><span class="p">]</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
      <small class="doc doc-label doc-label-writable"><code>writable</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get current PLL clock output mux options for link layer clock.</p>


<details class="valid-options-are" open>
  <summary>Valid options are</summary>
  <p>"XCVR_REFCLK",
"XCVR_REFCLK_DIV2",
"XCVR_PROGDIV_CLK"</p>
</details>        <p>If a list of these is provided, the solver will determine one to use</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code><span title="typing.Union">Union</span>[int, float]</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>str,list(str): Mux selection for link layer clock.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.requires_separate_link_layer_out_clock" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">requires_separate_link_layer_out_clock</span> <span class="o">=</span> <span class="kc">True</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-class-attribute"><code>class-attribute</code></small>
      <small class="doc doc-label doc-label-instance-attribute"><code>instance-attribute</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Require generation of separate core clock (LR/40 or LR/66)</p>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.target_Fmax" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">target_Fmax</span> <span class="o">=</span> <span class="mf">250000000.0</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-class-attribute"><code>class-attribute</code></small>
      <small class="doc doc-label doc-label-instance-attribute"><code>instance-attribute</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Require generation of separate clock specifically for link layer</p>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.vco0_max" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">vco0_max</span><span class="p">:</span> <span class="nb">int</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get maximum QPLL VCO0 rate for config.</p>
<p>This is applicable for QPLLs only.</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>int</code></td>            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Rate in samples per second.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported transceiver type configured.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.vco0_min" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">vco0_min</span><span class="p">:</span> <span class="nb">int</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get minimum QPLL VCO0 rate for config.</p>
<p>This is applicable for QPLLs only.</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>int</code></td>            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Rate in samples per second.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported transceiver type configured.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.vco1_max" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">vco1_max</span><span class="p">:</span> <span class="nb">int</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get maximum QPLL VCO1 rate for config.</p>
<p>This is applicable for QPLLs only.</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>int</code></td>            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Rate in samples per second.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported transceiver type configured.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.vco1_min" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">vco1_min</span><span class="p">:</span> <span class="nb">int</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get minimum QPLL VCO1 rate for config.</p>
<p>This is applicable for QPLLs only.</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>int</code></td>            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Rate in samples per second.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported transceiver type configured.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.vco_max" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">vco_max</span><span class="p">:</span> <span class="nb">int</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get maximum CPLL VCO rate for config.</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>int</code></td>            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Rate in samples per second.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported transceiver type configured.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>

<div class="doc doc-object doc-attribute">



<h3 id="adijif.fpgas.xilinx.xilinx.vco_min" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">vco_min</span><span class="p">:</span> <span class="nb">int</span></code>

  <span class="doc doc-labels">
      <small class="doc doc-label doc-label-property"><code>property</code></small>
  </span>

</h3>


    <div class="doc doc-contents ">

        <p>Get minimum CPLL VCO rate for config.</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>int</code></td>            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Rate in samples per second.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported transceiver type configured.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>
    </div>

</div>



<div class="doc doc-object doc-function">


<h3 id="adijif.fpgas.xilinx.xilinx.determine_pll" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">determine_pll</span><span class="p">(</span><span class="n">bit_clock</span><span class="p">,</span> <span class="n">fpga_ref_clock</span><span class="p">)</span></code>

</h3>


    <div class="doc doc-contents ">

        <p>Determine if configuration is possible with CPLL or QPLL.</p>
<p>CPLL is checked first and will check QPLL if that case is
invalid.</p>
<p>This is only used for brute-force implementations.</p>


<p><span class="doc-section-title">Parameters:</span></p>
    <table>
      <thead>
        <tr>
          <th>Name</th>
          <th>Type</th>
          <th>Description</th>
          <th>Default</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td><code>bit_clock</code></td>
            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Equivalent to lane rate in bits/second</p>
              </div>
            </td>
            <td>
                <em>required</em>
            </td>
          </tr>
          <tr class="doc-section-item">
            <td><code>fpga_ref_clock</code></td>
            <td>
                  <code>int</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>System reference clock</p>
              </div>
            </td>
            <td>
                <em>required</em>
            </td>
          </tr>
      </tbody>
    </table>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>Dict</code></td>            <td>
                  <code><span title="typing.Dict">Dict</span></code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Dictionary of PLL configuration</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>

            <details class="quote">
              <summary>Source code in <code>adijif/fpgas/xilinx.py</code></summary>
              <div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">436</span>
<span class="normal">437</span>
<span class="normal">438</span>
<span class="normal">439</span>
<span class="normal">440</span>
<span class="normal">441</span>
<span class="normal">442</span>
<span class="normal">443</span>
<span class="normal">444</span>
<span class="normal">445</span>
<span class="normal">446</span>
<span class="normal">447</span>
<span class="normal">448</span>
<span class="normal">449</span>
<span class="normal">450</span>
<span class="normal">451</span>
<span class="normal">452</span>
<span class="normal">453</span>
<span class="normal">454</span>
<span class="normal">455</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">def</span> <span class="nf">determine_pll</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bit_clock</span><span class="p">:</span> <span class="nb">int</span><span class="p">,</span> <span class="n">fpga_ref_clock</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Determine if configuration is possible with CPLL or QPLL.</span>

<span class="sd">    CPLL is checked first and will check QPLL if that case is</span>
<span class="sd">    invalid.</span>

<span class="sd">    This is only used for brute-force implementations.</span>

<span class="sd">    Args:</span>
<span class="sd">        bit_clock (int): Equivalent to lane rate in bits/second</span>
<span class="sd">        fpga_ref_clock (int): System reference clock</span>

<span class="sd">    Returns:</span>
<span class="sd">        Dict: Dictionary of PLL configuration</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">try</span><span class="p">:</span>
        <span class="n">info</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">determine_cpll</span><span class="p">(</span><span class="n">bit_clock</span><span class="p">,</span> <span class="n">fpga_ref_clock</span><span class="p">)</span>
    <span class="k">except</span><span class="p">:</span>  <span class="c1"># noqa: B001</span>
        <span class="n">info</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">determine_qpll</span><span class="p">(</span><span class="n">bit_clock</span><span class="p">,</span> <span class="n">fpga_ref_clock</span><span class="p">)</span>
    <span class="k">return</span> <span class="n">info</span>
</code></pre></div></td></tr></table></div>
            </details>
    </div>

</div>

<div class="doc doc-object doc-function">


<h3 id="adijif.fpgas.xilinx.xilinx.get_config" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">get_config</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="n">fpga_ref</span><span class="p">,</span> <span class="n">solution</span><span class="o">=</span><span class="kc">None</span><span class="p">)</span></code>

</h3>


    <div class="doc doc-contents ">

        <p>Extract configurations from solver results.</p>
<p>Collect internal FPGA configuration and output clock definitions.</p>


<p><span class="doc-section-title">Parameters:</span></p>
    <table>
      <thead>
        <tr>
          <th>Name</th>
          <th>Type</th>
          <th>Description</th>
          <th>Default</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td><code>converter</code></td>
            <td>
                  <code><span title="adijif.converters.converter.converter">converter</span></code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Converter object connected to FPGA who config is
collected</p>
              </div>
            </td>
            <td>
                <em>required</em>
            </td>
          </tr>
          <tr class="doc-section-item">
            <td><code>fpga_ref</code></td>
            <td>
                  <code>int or float</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Reference clock generated for FPGA for specific
converter</p>
              </div>
            </td>
            <td>
                <em>required</em>
            </td>
          </tr>
          <tr class="doc-section-item">
            <td><code>solution</code></td>
            <td>
                  <code><span title="adijif.solvers.CpoSolveResult">CpoSolveResult</span></code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>CPlex solution. Only needed for CPlex solver</p>
              </div>
            </td>
            <td>
                  <code>None</code>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Invalid PLL configuration.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>Dict</code></td>            <td>
                  <code><span title="typing.Union">Union</span>[<span title="typing.List">List</span>[<span title="typing.Dict">Dict</span>], <span title="typing.Dict">Dict</span>]</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Dictionary of clocking rates and dividers for configuration</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>

            <details class="quote">
              <summary>Source code in <code>adijif/fpgas/xilinx.py</code></summary>
              <div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">476</span>
<span class="normal">477</span>
<span class="normal">478</span>
<span class="normal">479</span>
<span class="normal">480</span>
<span class="normal">481</span>
<span class="normal">482</span>
<span class="normal">483</span>
<span class="normal">484</span>
<span class="normal">485</span>
<span class="normal">486</span>
<span class="normal">487</span>
<span class="normal">488</span>
<span class="normal">489</span>
<span class="normal">490</span>
<span class="normal">491</span>
<span class="normal">492</span>
<span class="normal">493</span>
<span class="normal">494</span>
<span class="normal">495</span>
<span class="normal">496</span>
<span class="normal">497</span>
<span class="normal">498</span>
<span class="normal">499</span>
<span class="normal">500</span>
<span class="normal">501</span>
<span class="normal">502</span>
<span class="normal">503</span>
<span class="normal">504</span>
<span class="normal">505</span>
<span class="normal">506</span>
<span class="normal">507</span>
<span class="normal">508</span>
<span class="normal">509</span>
<span class="normal">510</span>
<span class="normal">511</span>
<span class="normal">512</span>
<span class="normal">513</span>
<span class="normal">514</span>
<span class="normal">515</span>
<span class="normal">516</span>
<span class="normal">517</span>
<span class="normal">518</span>
<span class="normal">519</span>
<span class="normal">520</span>
<span class="normal">521</span>
<span class="normal">522</span>
<span class="normal">523</span>
<span class="normal">524</span>
<span class="normal">525</span>
<span class="normal">526</span>
<span class="normal">527</span>
<span class="normal">528</span>
<span class="normal">529</span>
<span class="normal">530</span>
<span class="normal">531</span>
<span class="normal">532</span>
<span class="normal">533</span>
<span class="normal">534</span>
<span class="normal">535</span>
<span class="normal">536</span>
<span class="normal">537</span>
<span class="normal">538</span>
<span class="normal">539</span>
<span class="normal">540</span>
<span class="normal">541</span>
<span class="normal">542</span>
<span class="normal">543</span>
<span class="normal">544</span>
<span class="normal">545</span>
<span class="normal">546</span>
<span class="normal">547</span>
<span class="normal">548</span>
<span class="normal">549</span>
<span class="normal">550</span>
<span class="normal">551</span>
<span class="normal">552</span>
<span class="normal">553</span>
<span class="normal">554</span>
<span class="normal">555</span>
<span class="normal">556</span>
<span class="normal">557</span>
<span class="normal">558</span>
<span class="normal">559</span>
<span class="normal">560</span>
<span class="normal">561</span>
<span class="normal">562</span>
<span class="normal">563</span>
<span class="normal">564</span>
<span class="normal">565</span>
<span class="normal">566</span>
<span class="normal">567</span>
<span class="normal">568</span>
<span class="normal">569</span>
<span class="normal">570</span>
<span class="normal">571</span>
<span class="normal">572</span>
<span class="normal">573</span>
<span class="normal">574</span>
<span class="normal">575</span>
<span class="normal">576</span>
<span class="normal">577</span>
<span class="normal">578</span>
<span class="normal">579</span>
<span class="normal">580</span>
<span class="normal">581</span>
<span class="normal">582</span>
<span class="normal">583</span>
<span class="normal">584</span>
<span class="normal">585</span>
<span class="normal">586</span>
<span class="normal">587</span>
<span class="normal">588</span>
<span class="normal">589</span>
<span class="normal">590</span>
<span class="normal">591</span>
<span class="normal">592</span>
<span class="normal">593</span>
<span class="normal">594</span>
<span class="normal">595</span>
<span class="normal">596</span>
<span class="normal">597</span>
<span class="normal">598</span>
<span class="normal">599</span>
<span class="normal">600</span>
<span class="normal">601</span>
<span class="normal">602</span>
<span class="normal">603</span>
<span class="normal">604</span>
<span class="normal">605</span>
<span class="normal">606</span>
<span class="normal">607</span>
<span class="normal">608</span>
<span class="normal">609</span>
<span class="normal">610</span>
<span class="normal">611</span>
<span class="normal">612</span>
<span class="normal">613</span>
<span class="normal">614</span>
<span class="normal">615</span>
<span class="normal">616</span>
<span class="normal">617</span>
<span class="normal">618</span>
<span class="normal">619</span>
<span class="normal">620</span>
<span class="normal">621</span>
<span class="normal">622</span>
<span class="normal">623</span>
<span class="normal">624</span>
<span class="normal">625</span>
<span class="normal">626</span>
<span class="normal">627</span>
<span class="normal">628</span>
<span class="normal">629</span>
<span class="normal">630</span>
<span class="normal">631</span>
<span class="normal">632</span>
<span class="normal">633</span>
<span class="normal">634</span>
<span class="normal">635</span>
<span class="normal">636</span>
<span class="normal">637</span>
<span class="normal">638</span>
<span class="normal">639</span>
<span class="normal">640</span>
<span class="normal">641</span>
<span class="normal">642</span>
<span class="normal">643</span>
<span class="normal">644</span>
<span class="normal">645</span>
<span class="normal">646</span>
<span class="normal">647</span>
<span class="normal">648</span>
<span class="normal">649</span>
<span class="normal">650</span>
<span class="normal">651</span>
<span class="normal">652</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">def</span> <span class="nf">get_config</span><span class="p">(</span>
    <span class="bp">self</span><span class="p">,</span>
    <span class="n">converter</span><span class="p">:</span> <span class="n">conv</span><span class="p">,</span>
    <span class="n">fpga_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">float</span><span class="p">,</span> <span class="nb">int</span><span class="p">],</span>
    <span class="n">solution</span><span class="p">:</span> <span class="n">Optional</span><span class="p">[</span><span class="n">CpoSolveResult</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">,</span>
<span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Union</span><span class="p">[</span><span class="n">List</span><span class="p">[</span><span class="n">Dict</span><span class="p">],</span> <span class="n">Dict</span><span class="p">]:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Extract configurations from solver results.</span>

<span class="sd">    Collect internal FPGA configuration and output clock definitions.</span>

<span class="sd">    Args:</span>
<span class="sd">        converter (conv): Converter object connected to FPGA who config is</span>
<span class="sd">            collected</span>
<span class="sd">        fpga_ref (int or float): Reference clock generated for FPGA for specific</span>
<span class="sd">            converter</span>
<span class="sd">        solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</span>

<span class="sd">    Raises:</span>
<span class="sd">        Exception: Invalid PLL configuration.</span>

<span class="sd">    Returns:</span>
<span class="sd">        Dict: Dictionary of clocking rates and dividers for configuration</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">out</span> <span class="o">=</span> <span class="p">[]</span>
    <span class="k">if</span> <span class="n">solution</span><span class="p">:</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">solution</span> <span class="o">=</span> <span class="n">solution</span>

    <span class="k">for</span> <span class="n">config</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">configs</span><span class="p">:</span>
        <span class="n">pll_config</span><span class="p">:</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">Union</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">int</span><span class="p">,</span> <span class="nb">float</span><span class="p">]]</span> <span class="o">=</span> <span class="p">{}</span>

        <span class="c1"># Filter out other converters</span>
        <span class="k">if</span> <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">config</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="k">continue</span>
        <span class="c1"># pll = self._get_val(config[converter.name + &quot;qpll_0_cpll_1&quot;])</span>
        <span class="n">cpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_cpll&quot;</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">0</span>
        <span class="n">qpll</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll&quot;</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">0</span>
        <span class="n">qpll1</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_use_qpll1&quot;</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">0</span>

        <span class="k">if</span> <span class="nb">sum</span><span class="p">([</span><span class="n">cpll</span><span class="p">,</span> <span class="n">qpll</span><span class="p">,</span> <span class="n">qpll1</span><span class="p">])</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;More than one PLL selected&quot;</span>
                <span class="o">+</span> <span class="s2">&quot; can only be one of CPLL, QPLL, or QPLL1&quot;</span>
            <span class="p">)</span>

        <span class="k">if</span> <span class="n">cpll</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>  <span class="c1"># type: ignore</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;cpll&quot;</span>
            <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">,</span> <span class="s2">&quot;d&quot;</span><span class="p">,</span> <span class="s2">&quot;n1&quot;</span><span class="p">,</span> <span class="s2">&quot;n2&quot;</span><span class="p">]:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="n">k</span> <span class="o">+</span> <span class="s2">&quot;_cpll&quot;</span><span class="p">])</span>

            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span>
                <span class="n">fpga_ref</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n1&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n2&quot;</span><span class="p">]</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>
            <span class="p">)</span>
            <span class="c1"># Check</span>
            <span class="k">assert</span> <span class="p">(</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>  <span class="c1"># type: ignore # noqa: B950</span>
            <span class="p">),</span> <span class="s2">&quot;Invalid CPLL lane rate&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">pll_name</span> <span class="o">=</span> <span class="s2">&quot;qpll&quot;</span> <span class="k">if</span> <span class="n">qpll</span> <span class="k">else</span> <span class="s2">&quot;qpll1&quot;</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">pll_name</span>
            <span class="n">pll_name</span> <span class="o">=</span> <span class="s2">&quot;_&quot;</span> <span class="o">+</span> <span class="n">pll_name</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
                <span class="n">args</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">,</span> <span class="s2">&quot;d&quot;</span><span class="p">,</span> <span class="s2">&quot;band&quot;</span><span class="p">]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">args</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">,</span> <span class="s2">&quot;d&quot;</span><span class="p">,</span> <span class="s2">&quot;n&quot;</span><span class="p">,</span> <span class="s2">&quot;band&quot;</span><span class="p">]</span>

            <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="n">args</span><span class="p">:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="n">k</span> <span class="o">+</span> <span class="n">pll_name</span><span class="p">])</span>  <span class="c1"># type: ignore # noqa: B950</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qty4_full_rate_enabled&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;band&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>

            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;frac_mode&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_frac_bypass&quot;</span><span class="p">]</span>
                <span class="p">)</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">]</span>
                <span class="p">)</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_sdmdata&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmdata&quot;</span><span class="p">]</span>
                <span class="p">)</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_sdmwidth&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_sdmwidth&quot;</span><span class="p">]</span>
                <span class="p">)</span>

                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">solution</span><span class="o">.</span><span class="n">get_kpis</span><span class="p">()[</span>
                    <span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_N_dot_frac&quot;</span>
                <span class="p">]</span>

                <span class="n">config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_add_intermediate</span><span class="p">(</span>
                    <span class="n">fpga_ref</span>
                    <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span>
                    <span class="o">/</span> <span class="p">(</span><span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">])</span>
                <span class="p">)</span>

            <span class="k">else</span><span class="p">:</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">fpga_ref</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n&quot;</span><span class="p">]</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>

        <span class="c1"># SERDES output mux</span>
        <span class="k">if</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;cpll&quot;</span><span class="p">:</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;sys_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_CPLL&quot;</span>
        <span class="k">elif</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;qpll&quot;</span><span class="p">:</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;sys_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_QPLL0&quot;</span>
        <span class="k">elif</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;qpll1&quot;</span><span class="p">:</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;sys_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_QPLL1&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Invalid PLL type&quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">_used_progdiv</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span><span class="p">]:</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;progdiv&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_used_progdiv</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span><span class="p">]</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;out_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">div</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_refclk_div&quot;</span><span class="p">])</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;out_clk_select&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;XCVR_REF_CLK&quot;</span> <span class="k">if</span> <span class="n">div</span> <span class="o">==</span> <span class="mi">1</span> <span class="k">else</span> <span class="s2">&quot;XCVR_REFCLK_DIV2&quot;</span>  <span class="c1"># type: ignore # noqa: B950</span>

        <span class="c1"># if converter.Np == 12 or converter.F not in [</span>
        <span class="c1">#     1,</span>
        <span class="c1">#     2,</span>
        <span class="c1">#     4,</span>
        <span class="c1"># ]:  # self.requires_separate_link_layer_out_clock:</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">requires_core_clock_from_device_clock</span><span class="p">:</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;separate_device_clock_required&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="kc">True</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;separate_device_clock_required&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span>
            <span class="p">)</span>

            <span class="k">assert</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;two_clks&quot;</span><span class="p">]</span>
            <span class="p">)</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;single_clk&quot;</span><span class="p">]</span>
            <span class="p">),</span> <span class="s2">&quot;Solver failed when trying to determine if two clocks are required&quot;</span>
            <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;transport_samples_per_clock&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_link_out_div&quot;</span><span class="p">]</span>
            <span class="p">)</span>

        <span class="k">if</span> <span class="n">qpll</span> <span class="ow">or</span> <span class="n">qpll1</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;GTY4&quot;</span><span class="p">]:</span>
                <span class="n">pll_clk_out</span> <span class="o">=</span> <span class="p">(</span>
                    <span class="n">fpga_ref</span>
                    <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_N_dot_frac&quot;</span><span class="p">]</span>
                    <span class="o">/</span> <span class="p">(</span><span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;qpll_clkoutrate&quot;</span><span class="p">])</span>
                <span class="p">)</span>
                <span class="n">lr</span> <span class="o">=</span> <span class="n">pll_clk_out</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span>
                <span class="k">assert</span> <span class="p">(</span>
                    <span class="n">lr</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>
                <span class="p">),</span> <span class="sa">f</span><span class="s2">&quot;Invalid QPLL1 lane rate </span><span class="si">{</span><span class="n">lr</span><span class="si">}</span><span class="s2"> != </span><span class="si">{</span><span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span><span class="si">}</span><span class="s2">&quot;</span>  <span class="c1"># type: ignore # noqa: B950</span>

            <span class="k">else</span><span class="p">:</span>
                <span class="n">div</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_val</span><span class="p">(</span>
                    <span class="n">config</span><span class="p">[</span><span class="n">converter</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qty4_full_rate_divisor&quot;</span><span class="p">]</span>
                <span class="p">)</span>
                <span class="n">lr</span> <span class="o">=</span> <span class="p">(</span>
                    <span class="n">fpga_ref</span>
                    <span class="o">*</span> <span class="n">div</span>
                    <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;n&quot;</span><span class="p">]</span>
                    <span class="o">/</span> <span class="p">(</span><span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span>
                    <span class="o">*</span> <span class="mi">1</span>
                    <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span>
                <span class="p">)</span>
                <span class="k">assert</span> <span class="p">(</span>
                    <span class="n">lr</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>
                <span class="p">),</span> <span class="sa">f</span><span class="s2">&quot;Invalid QPLL1 lane rate </span><span class="si">{</span><span class="n">lr</span><span class="si">}</span><span class="s2"> != </span><span class="si">{</span><span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span><span class="si">}</span><span class="s2">&quot;</span>  <span class="c1"># type: ignore # noqa: B950</span>

        <span class="c1"># Check</span>
        <span class="k">if</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;out_clk_select&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;XCVR_REF_CLK&quot;</span> <span class="ow">and</span> <span class="ow">not</span> <span class="n">cpll</span><span class="p">:</span>
            <span class="k">assert</span> <span class="p">(</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span> <span class="o">*</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">]</span>  <span class="c1"># type: ignore # noqa: B950</span>
            <span class="p">),</span> <span class="s2">&quot;Invalid QPLL lane rate </span><span class="si">{}</span><span class="s2"> != </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;vco&quot;</span><span class="p">]</span> <span class="o">/</span> <span class="n">pll_config</span><span class="p">[</span><span class="s2">&quot;d&quot;</span><span class="p">],</span> <span class="n">converter</span><span class="o">.</span><span class="n">bit_clock</span>  <span class="c1"># type: ignore # noqa: B950</span>
            <span class="p">)</span>

        <span class="n">out</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">pll_config</span><span class="p">)</span>

    <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">out</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">:</span>
        <span class="n">out</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>  <span class="c1"># type: ignore</span>
    <span class="k">return</span> <span class="n">out</span>
</code></pre></div></td></tr></table></div>
            </details>
    </div>

</div>

<div class="doc doc-object doc-function">


<h3 id="adijif.fpgas.xilinx.xilinx.get_required_clock_names" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">get_required_clock_names</span><span class="p">()</span></code>

</h3>


    <div class="doc doc-contents ">

        <p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by get_required_clocks</p>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code><span title="typing.List">List</span>[str]</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>List[str]: List of strings of clock names in order</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Clock have not been enumerated aka get_required_clocks not
not called yet.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>

            <details class="quote">
              <summary>Source code in <code>adijif/fpgas/xilinx.py</code></summary>
              <div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">457</span>
<span class="normal">458</span>
<span class="normal">459</span>
<span class="normal">460</span>
<span class="normal">461</span>
<span class="normal">462</span>
<span class="normal">463</span>
<span class="normal">464</span>
<span class="normal">465</span>
<span class="normal">466</span>
<span class="normal">467</span>
<span class="normal">468</span>
<span class="normal">469</span>
<span class="normal">470</span>
<span class="normal">471</span>
<span class="normal">472</span>
<span class="normal">473</span>
<span class="normal">474</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">def</span> <span class="nf">get_required_clock_names</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Get list of strings of names of requested clocks.</span>

<span class="sd">    This list of names is for the clocks defined by get_required_clocks</span>

<span class="sd">    Returns:</span>
<span class="sd">        List[str]: List of strings of clock names in order</span>

<span class="sd">    Raises:</span>
<span class="sd">        Exception: Clock have not been enumerated aka get_required_clocks not</span>
<span class="sd">            not called yet.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_clock_names</span><span class="p">:</span>
        <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
            <span class="s2">&quot;get_required_clocks must be run to generated&quot;</span>
            <span class="o">+</span> <span class="s2">&quot; dependent clocks before names are available&quot;</span>
        <span class="p">)</span>
    <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_clock_names</span>
</code></pre></div></td></tr></table></div>
            </details>
    </div>

</div>

<div class="doc doc-object doc-function">


<h3 id="adijif.fpgas.xilinx.xilinx.get_required_clocks" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">get_required_clocks</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="n">fpga_ref</span><span class="p">,</span> <span class="n">link_out_ref</span><span class="o">=</span><span class="kc">None</span><span class="p">)</span></code>

</h3>


    <div class="doc doc-contents ">

        <p>Get necessary clocks for QPLL/CPLL configuration.</p>


<p><span class="doc-section-title">Parameters:</span></p>
    <table>
      <thead>
        <tr>
          <th>Name</th>
          <th>Type</th>
          <th>Description</th>
          <th>Default</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td><code>converter</code></td>
            <td>
                  <code><span title="adijif.converters.converter.converter">converter</span></code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Converter object of converter connected to FPGA</p>
              </div>
            </td>
            <td>
                <em>required</em>
            </td>
          </tr>
          <tr class="doc-section-item">
            <td><code>fpga_ref</code></td>
            <td>
                  <code>(int, <span title="adijif.solvers.GKVariable">GKVariable</span>, <span title="adijif.solvers.GK_Intermediate">GK_Intermediate</span>, <span title="adijif.solvers.GK_Operators">GK_Operators</span>, <span title="adijif.solvers.CpoIntVar">CpoIntVar</span>)</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Abstract or concrete reference to FPGA reference clock</p>
              </div>
            </td>
            <td>
                <em>required</em>
            </td>
          </tr>
          <tr class="doc-section-item">
            <td><code>link_out_ref</code></td>
            <td>
                  <code>int or <span title="adijif.solvers.GKVariable">GKVariable</span></code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Reference clock generated for FPGA
link layer output, also called device clock</p>
              </div>
            </td>
            <td>
                  <code>None</code>
            </td>
          </tr>
      </tbody>
    </table>


    <p><span class="doc-section-title">Returns:</span></p>
    <table>
      <thead>
        <tr>
<th>Name</th>          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
<td><code>List</code></td>            <td>
                  <code><span title="typing.List">List</span></code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>List of solver variables and constraints</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>If solver is not valid</p>
              </div>
            </td>
          </tr>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Link layer out clock required</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>

            <details class="quote">
              <summary>Source code in <code>adijif/fpgas/xilinx.py</code></summary>
              <div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">1256</span>
<span class="normal">1257</span>
<span class="normal">1258</span>
<span class="normal">1259</span>
<span class="normal">1260</span>
<span class="normal">1261</span>
<span class="normal">1262</span>
<span class="normal">1263</span>
<span class="normal">1264</span>
<span class="normal">1265</span>
<span class="normal">1266</span>
<span class="normal">1267</span>
<span class="normal">1268</span>
<span class="normal">1269</span>
<span class="normal">1270</span>
<span class="normal">1271</span>
<span class="normal">1272</span>
<span class="normal">1273</span>
<span class="normal">1274</span>
<span class="normal">1275</span>
<span class="normal">1276</span>
<span class="normal">1277</span>
<span class="normal">1278</span>
<span class="normal">1279</span>
<span class="normal">1280</span>
<span class="normal">1281</span>
<span class="normal">1282</span>
<span class="normal">1283</span>
<span class="normal">1284</span>
<span class="normal">1285</span>
<span class="normal">1286</span>
<span class="normal">1287</span>
<span class="normal">1288</span>
<span class="normal">1289</span>
<span class="normal">1290</span>
<span class="normal">1291</span>
<span class="normal">1292</span>
<span class="normal">1293</span>
<span class="normal">1294</span>
<span class="normal">1295</span>
<span class="normal">1296</span>
<span class="normal">1297</span>
<span class="normal">1298</span>
<span class="normal">1299</span>
<span class="normal">1300</span>
<span class="normal">1301</span>
<span class="normal">1302</span>
<span class="normal">1303</span>
<span class="normal">1304</span>
<span class="normal">1305</span>
<span class="normal">1306</span>
<span class="normal">1307</span>
<span class="normal">1308</span>
<span class="normal">1309</span>
<span class="normal">1310</span>
<span class="normal">1311</span>
<span class="normal">1312</span>
<span class="normal">1313</span>
<span class="normal">1314</span>
<span class="normal">1315</span>
<span class="normal">1316</span>
<span class="normal">1317</span>
<span class="normal">1318</span>
<span class="normal">1319</span>
<span class="normal">1320</span>
<span class="normal">1321</span>
<span class="normal">1322</span>
<span class="normal">1323</span>
<span class="normal">1324</span>
<span class="normal">1325</span>
<span class="normal">1326</span>
<span class="normal">1327</span>
<span class="normal">1328</span>
<span class="normal">1329</span>
<span class="normal">1330</span>
<span class="normal">1331</span>
<span class="normal">1332</span>
<span class="normal">1333</span>
<span class="normal">1334</span>
<span class="normal">1335</span>
<span class="normal">1336</span>
<span class="normal">1337</span>
<span class="normal">1338</span>
<span class="normal">1339</span>
<span class="normal">1340</span>
<span class="normal">1341</span>
<span class="normal">1342</span>
<span class="normal">1343</span>
<span class="normal">1344</span>
<span class="normal">1345</span>
<span class="normal">1346</span>
<span class="normal">1347</span>
<span class="normal">1348</span>
<span class="normal">1349</span>
<span class="normal">1350</span>
<span class="normal">1351</span>
<span class="normal">1352</span>
<span class="normal">1353</span>
<span class="normal">1354</span>
<span class="normal">1355</span>
<span class="normal">1356</span>
<span class="normal">1357</span>
<span class="normal">1358</span>
<span class="normal">1359</span>
<span class="normal">1360</span>
<span class="normal">1361</span>
<span class="normal">1362</span>
<span class="normal">1363</span>
<span class="normal">1364</span>
<span class="normal">1365</span>
<span class="normal">1366</span>
<span class="normal">1367</span>
<span class="normal">1368</span>
<span class="normal">1369</span>
<span class="normal">1370</span>
<span class="normal">1371</span>
<span class="normal">1372</span>
<span class="normal">1373</span>
<span class="normal">1374</span>
<span class="normal">1375</span>
<span class="normal">1376</span>
<span class="normal">1377</span>
<span class="normal">1378</span>
<span class="normal">1379</span>
<span class="normal">1380</span>
<span class="normal">1381</span>
<span class="normal">1382</span>
<span class="normal">1383</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">def</span> <span class="nf">get_required_clocks</span><span class="p">(</span>
    <span class="bp">self</span><span class="p">,</span>
    <span class="n">converter</span><span class="p">:</span> <span class="n">conv</span><span class="p">,</span>
    <span class="n">fpga_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span><span class="p">],</span>
    <span class="n">link_out_ref</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span>
        <span class="nb">int</span><span class="p">,</span> <span class="n">GKVariable</span><span class="p">,</span> <span class="n">GK_Intermediate</span><span class="p">,</span> <span class="n">GK_Operators</span><span class="p">,</span> <span class="n">CpoIntVar</span>
    <span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">,</span>
<span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Get necessary clocks for QPLL/CPLL configuration.</span>

<span class="sd">    Args:</span>
<span class="sd">        converter (conv): Converter object of converter connected to FPGA</span>
<span class="sd">        fpga_ref (int, GKVariable, GK_Intermediate, GK_Operators, CpoIntVar):</span>
<span class="sd">            Abstract or concrete reference to FPGA reference clock</span>
<span class="sd">        link_out_ref (int or GKVariable): Reference clock generated for FPGA</span>
<span class="sd">            link layer output, also called device clock</span>

<span class="sd">    Returns:</span>
<span class="sd">        List: List of solver variables and constraints</span>

<span class="sd">    Raises:</span>
<span class="sd">        Exception: If solver is not valid</span>
<span class="sd">        Exception: Link layer out clock required</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span> <span class="ow">or</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">:</span>
        <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;ref_clock_min or ref_clock_max not set&quot;</span><span class="p">)</span>
    <span class="k">if</span> <span class="s2">&quot;_get_converters&quot;</span> <span class="ow">in</span> <span class="nb">dir</span><span class="p">(</span><span class="n">converter</span><span class="p">):</span>
        <span class="n">converter</span> <span class="o">=</span> <span class="p">(</span>
            <span class="n">converter</span><span class="o">.</span><span class="n">_get_converters</span><span class="p">()</span>  <span class="c1"># type: ignore</span>
        <span class="p">)</span>  <span class="c1"># Handle nested converters</span>

    <span class="k">if</span> <span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">converter</span><span class="p">,</span> <span class="nb">list</span><span class="p">):</span>
        <span class="n">converter</span> <span class="o">=</span> <span class="p">[</span><span class="n">converter</span><span class="p">]</span>  <span class="c1"># type: ignore</span>

    <span class="c1"># if self.solver == &quot;gekko&quot;:</span>
    <span class="c1">#     self.config = {</span>
    <span class="c1">#         &quot;fpga_ref&quot;: self.model.Var(</span>
    <span class="c1">#             # integer=True,</span>
    <span class="c1">#             lb=self.ref_clock_min,</span>
    <span class="c1">#             ub=self.ref_clock_max,</span>
    <span class="c1">#             value=self.ref_clock_min,</span>
    <span class="c1">#         )</span>
    <span class="c1">#     }</span>
    <span class="c1"># elif self.solver == &quot;CPLEX&quot;:</span>
    <span class="c1">#     # self.config = {</span>
    <span class="c1">#     #     &quot;fpga_ref&quot;: integer_var(</span>
    <span class="c1">#     #         self.ref_clock_min, self.ref_clock_max, &quot;fpga_ref&quot;</span>
    <span class="c1">#     #     )</span>
    <span class="c1">#     # }</span>
    <span class="c1">#     pass</span>
    <span class="c1"># else:</span>
    <span class="c1">#     raise Exception(f&quot;Unknown solver {self.solver}&quot;)</span>

    <span class="c1"># https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf # noqa: B950</span>

    <span class="c1"># clock_names = [&quot;fpga_ref&quot;]</span>
    <span class="n">clock_names</span> <span class="o">=</span> <span class="p">[]</span>
    <span class="bp">self</span><span class="o">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{}</span>
    <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">force_single_quad_tile</span><span class="p">:</span>
        <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;force_single_quad_tile==1 not implemented&quot;</span><span class="p">)</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="c1">#######################</span>
        <span class="c1"># self.configs = []</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">dev_clocks</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="c1"># obs = []</span>
        <span class="k">for</span> <span class="n">cnv</span> <span class="ow">in</span> <span class="n">converter</span><span class="p">:</span>  <span class="c1"># type: ignore</span>
            <span class="c1"># rsl = self._get_conv_prop(</span>
            <span class="c1">#     cnv, self.requires_separate_link_layer_out_clock</span>
            <span class="c1"># )</span>
            <span class="c1"># if link_out_ref is None and rsl:</span>
            <span class="c1">#     raise Exception(&quot;Link layer out clock required&quot;)</span>

            <span class="n">clock_names</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">)</span>
            <span class="c1"># self.config[cnv.name+&quot;fpga_ref&quot;] = interval_var(</span>
            <span class="c1">#     self.ref_clock_min, self.ref_clock_max, name=cnv.name+&quot;fpga_ref&quot;</span>
            <span class="c1"># )</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">fpga_ref</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">])</span>
            <span class="k">if</span> <span class="p">(</span>
                <span class="n">link_out_ref</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span>
            <span class="p">):</span>  <span class="c1"># self.requires_separate_link_layer_out_clock:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;link_out_ref&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">link_out_ref</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;link_out_ref&quot;</span><span class="p">])</span>
                <span class="n">config</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_setup_quad_tile</span><span class="p">(</span>
                    <span class="n">cnv</span><span class="p">,</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">],</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;link_out_ref&quot;</span><span class="p">],</span>
                <span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">config</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_setup_quad_tile</span><span class="p">(</span>
                    <span class="n">cnv</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">]</span>
                <span class="p">)</span>
            <span class="c1"># Set optimizations</span>
            <span class="c1"># self.model.Obj(self.config[converter.name+&quot;d&quot;])</span>
            <span class="c1"># self.model.Obj(self.config[converter.name+&quot;d_cpll&quot;])</span>
            <span class="c1"># self.model.Obj(config[converter.name+&quot;d_select&quot;])</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">favor_cpll_over_qpll</span><span class="p">:</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;gekko&quot;</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">Obj</span><span class="p">(</span>
                        <span class="o">-</span><span class="mi">1</span> <span class="o">*</span> <span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_0_cpll_1&quot;</span><span class="p">]</span>
                    <span class="p">)</span>  <span class="c1"># Favor CPLL over QPLL</span>
                <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;CPLEX&quot;</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">maximize</span><span class="p">(</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;qpll_0_cpll_1&quot;</span><span class="p">])</span>
                    <span class="c1"># obs.append(-1 * config[cnv.name + &quot;qpll_0_cpll_1&quot;])</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Unknown solver </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">solver</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">configs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">config</span><span class="p">)</span>
            <span class="c1"># FPGA also requires clock at device clock rate</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">request_device_clock</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">dev_clocks</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cnv</span><span class="o">.</span><span class="n">device_clock</span><span class="p">)</span>
                <span class="n">clock_names</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;_fpga_device_clock&quot;</span><span class="p">)</span>

    <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">minimize_fpga_ref_clock</span><span class="p">:</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;gekko&quot;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">Obj</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">])</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">solver</span> <span class="o">==</span> <span class="s2">&quot;CPLEX&quot;</span><span class="p">:</span>
            <span class="c1"># self.model.minimize_static_lex(obs + [self.config[converter.name+&quot;fpga_ref&quot;]]) # noqa: B950</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">.</span><span class="n">minimize</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">config</span><span class="p">[</span><span class="n">cnv</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s2">&quot;fpga_ref&quot;</span><span class="p">])</span>  <span class="c1"># noqa: B950</span>
            <span class="c1"># self.model.maximize(obs + self.config[converter.name+&quot;fpga_ref&quot;])</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Unknown solver </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">solver</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

    <span class="bp">self</span><span class="o">.</span><span class="n">_clock_names</span> <span class="o">=</span> <span class="n">clock_names</span>

    <span class="c1"># return [self.config[&quot;fpga_ref&quot;]] + self.dev_clocks</span>
    <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">ref_clocks</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">dev_clocks</span>
</code></pre></div></td></tr></table></div>
            </details>
    </div>

</div>

<div class="doc doc-object doc-function">


<h3 id="adijif.fpgas.xilinx.xilinx.setup_by_dev_kit_name" class="doc doc-heading">
            <code class="highlight language-python"><span class="n">setup_by_dev_kit_name</span><span class="p">(</span><span class="n">name</span><span class="p">)</span></code>

</h3>


    <div class="doc doc-contents ">

        <p>Configure object based on board name. Ex: zc706, zcu102.</p>


<p><span class="doc-section-title">Parameters:</span></p>
    <table>
      <thead>
        <tr>
          <th>Name</th>
          <th>Type</th>
          <th>Description</th>
          <th>Default</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td><code>name</code></td>
            <td>
                  <code>str</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Name of dev kit. Ex: zc706, zcu102</p>
              </div>
            </td>
            <td>
                <em>required</em>
            </td>
          </tr>
      </tbody>
    </table>


<p><span class="doc-section-title">Raises:</span></p>
    <table>
      <thead>
        <tr>
          <th>Type</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
          <tr class="doc-section-item">
            <td>
                  <code>Exception</code>
            </td>
            <td>
              <div class="doc-md-description">
                <p>Unsupported board requested.</p>
              </div>
            </td>
          </tr>
      </tbody>
    </table>

            <details class="quote">
              <summary>Source code in <code>adijif/fpgas/xilinx.py</code></summary>
              <div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">393</span>
<span class="normal">394</span>
<span class="normal">395</span>
<span class="normal">396</span>
<span class="normal">397</span>
<span class="normal">398</span>
<span class="normal">399</span>
<span class="normal">400</span>
<span class="normal">401</span>
<span class="normal">402</span>
<span class="normal">403</span>
<span class="normal">404</span>
<span class="normal">405</span>
<span class="normal">406</span>
<span class="normal">407</span>
<span class="normal">408</span>
<span class="normal">409</span>
<span class="normal">410</span>
<span class="normal">411</span>
<span class="normal">412</span>
<span class="normal">413</span>
<span class="normal">414</span>
<span class="normal">415</span>
<span class="normal">416</span>
<span class="normal">417</span>
<span class="normal">418</span>
<span class="normal">419</span>
<span class="normal">420</span>
<span class="normal">421</span>
<span class="normal">422</span>
<span class="normal">423</span>
<span class="normal">424</span>
<span class="normal">425</span>
<span class="normal">426</span>
<span class="normal">427</span>
<span class="normal">428</span>
<span class="normal">429</span>
<span class="normal">430</span>
<span class="normal">431</span>
<span class="normal">432</span>
<span class="normal">433</span>
<span class="normal">434</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">def</span> <span class="nf">setup_by_dev_kit_name</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Configure object based on board name. Ex: zc706, zcu102.</span>

<span class="sd">    Args:</span>
<span class="sd">        name (str): Name of dev kit. Ex: zc706, zcu102</span>

<span class="sd">    Raises:</span>
<span class="sd">        Exception: Unsupported board requested.</span>

<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">if</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="o">==</span> <span class="s2">&quot;zc706&quot;</span><span class="p">:</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">=</span> <span class="s2">&quot;GTX2&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_family</span> <span class="o">=</span> <span class="s2">&quot;Zynq&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_package</span> <span class="o">=</span> <span class="s2">&quot;FF&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">=</span> <span class="o">-</span><span class="mi">2</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">=</span> <span class="mi">60000000</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">=</span> <span class="mi">670000000</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">max_serdes_lanes</span> <span class="o">=</span> <span class="mi">8</span>
        <span class="c1"># default PROGDIV not available</span>
        <span class="n">o</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span><span class="o">.</span><span class="n">copy</span><span class="p">()</span>
        <span class="k">del</span> <span class="n">o</span><span class="p">[</span><span class="n">o</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="s2">&quot;XCVR_PROGDIV_CLK&quot;</span><span class="p">)]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_selections</span> <span class="o">=</span> <span class="n">o</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_out_clk_select</span> <span class="o">=</span> <span class="n">o</span>
    <span class="k">elif</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="o">==</span> <span class="s2">&quot;zcu102&quot;</span><span class="p">:</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">=</span> <span class="s2">&quot;GTH4&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_family</span> <span class="o">=</span> <span class="s2">&quot;Zynq&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_package</span> <span class="o">=</span> <span class="s2">&quot;FF&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">=</span> <span class="o">-</span><span class="mi">2</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">=</span> <span class="mi">60000000</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">=</span> <span class="mi">820000000</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">max_serdes_lanes</span> <span class="o">=</span> <span class="mi">8</span>
    <span class="k">elif</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="o">==</span> <span class="s2">&quot;vcu118&quot;</span><span class="p">:</span>
        <span class="c1"># XCVU9P-L2FLGA2104</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">transciever_type</span> <span class="o">=</span> <span class="s2">&quot;GTY4&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_family</span> <span class="o">=</span> <span class="s2">&quot;Virtex&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_package</span> <span class="o">=</span> <span class="s2">&quot;FL&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">speed_grade</span> <span class="o">=</span> <span class="o">-</span><span class="mi">2</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_min</span> <span class="o">=</span> <span class="mi">60000000</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ref_clock_max</span> <span class="o">=</span> <span class="mi">820000000</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">max_serdes_lanes</span> <span class="o">=</span> <span class="mi">24</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;No boardname found in library for </span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
</code></pre></div></td></tr></table></div>
            </details>
    </div>

</div>



  </div>

    </div>

</div>




  </div>

    </div>

</div>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": [], "search": "../assets/javascripts/workers/search.6ce7567c.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"provider": "mike"}}</script>
    
    
      <script src="../assets/javascripts/bundle.d6f25eb3.min.js"></script>
      
        <script src="../javascripts/config.js"></script>
      
        <script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
      
        <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
      
        <script src="https://fastapi.tiangolo.com/js/termynal.js"></script>
      
        <script src="https://fastapi.tiangolo.com/js/custom.js"></script>
      
    
  </body>
</html>