Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 16 10:04:18 2024
| Host         : ykpc running 64-bit unknown
| Command      : report_control_sets -verbose -file MemController_control_sets_placed.rpt
| Design       : MemController
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           13 |
| Yes          | No                    | No                     |              64 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              86 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  nolabel_line76/tx_clk |                                            | reset_IBUF                             |                1 |              1 |         1.00 |
|  nolabel_line76/tx_clk |                                            |                                        |                1 |              1 |         1.00 |
|  rx_clk_BUFG           |                                            |                                        |                2 |              3 |         1.50 |
|  rx_clk_BUFG           | nolabel_line85/bit_counter                 | reset_IBUF                             |                1 |              4 |         4.00 |
|  nolabel_line76/tx_clk | nolabel_line93/FSM_onehot_state[3]_i_1_n_0 | reset_IBUF                             |                1 |              4 |         4.00 |
|  nolabel_line76/tx_clk | nolabel_line93/bit_counter                 | reset_IBUF                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         |                                            | nolabel_line76/counter_rx[4]_i_1_n_0   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG         |                                            |                                        |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG         | sending_data[7]_i_1_n_0                    |                                        |                4 |              8 |         2.00 |
|  rx_clk_BUFG           | nolabel_line85/data_reg[7]_i_1__0_n_0      |                                        |                1 |              8 |         8.00 |
|  rx_clk_BUFG           | nolabel_line85/data_out[7]_i_1_n_0         | reset_IBUF                             |                2 |              8 |         4.00 |
|  nolabel_line76/tx_clk | nolabel_line93/data_reg[7]_i_1_n_0         |                                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | nolabel_line102/data_reg[2][7]_i_1_n_0     |                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | mem_write_data[7]_i_2_n_0                  | mem_write_data[7]_i_1_n_0              |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | mem_write_data[15]_i_2_n_0                 | mem_write_data[15]_i_1_n_0             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | nolabel_line102/data_reg[1][7]_i_1_n_0     |                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | mem_address[7]_i_1_n_0                     |                                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | nolabel_line102/data_reg                   |                                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | nolabel_line102/data_reg[3][7]_i_2_n_0     | nolabel_line102/data_reg[3][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         | nolabel_line102/data_reg[3][7]_i_1_n_0     |                                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG         |                                            | nolabel_line76/counter_tx[8]_i_1_n_0   |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG         |                                            | reset_IBUF                             |                9 |             14 |         1.56 |
|  rx_clk_BUFG           | nolabel_line85/boud_counter                | reset_IBUF                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG         | nolabel_line102/empty_reg_0                | nolabel_line102/full_reg_1             |                7 |             26 |         3.71 |
+------------------------+--------------------------------------------+----------------------------------------+------------------+----------------+--------------+


