

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline          1536:256:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
ESHA: SIMD Width was found to be : 32
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
ESHA_CHANGED: in shader config simd is  32 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9cc7108f859c9baa761a0b9b30f409e2  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS > _cuobjdump_complete_output_nimCYJ"
Parsing file _cuobjdump_complete_output_nimCYJ
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403820, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_IzgiC3"
Running: cat _ptx_IzgiC3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Nu9Yfn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Nu9Yfn --output-file  /dev/null 2> _ptx_IzgiC3info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_IzgiC3 _ptx2_Nu9Yfn _ptx_IzgiC3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Tue May 12 21:08:31 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1162,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1168,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1174,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1180,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1186,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1192,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1210,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1216,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1222,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1228,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1234,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1240,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1246,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 57105 (ipc=28.6) sim_rate=28552 (inst/sec) elapsed = 0:0:00:02 / Tue May 12 21:08:32 2015
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 57630 (ipc= 8.9) sim_rate=19210 (inst/sec) elapsed = 0:0:00:03 / Tue May 12 21:08:33 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6527
gpu_sim_insn = 57630
gpu_ipc =       8.8295
gpu_tot_sim_cycle = 6527
gpu_tot_sim_insn = 57630
gpu_tot_ipc =       8.8295
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=19210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 334
	L1I_total_cache_misses = 33
	L1I_total_cache_miss_rate = 0.0988
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 55
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.2909
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 301
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
15, 
gpgpu_n_tot_thrd_icount = 137984
gpgpu_n_tot_w_icount = 539
gpgpu_n_stall_shd_mem = 112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8215
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:9742	W0_Scoreboard:13128	W1:299	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 234 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6526 
mrq_lat_table:60 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43 	17 	0 	0 	0 	0 	0 	2 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0         0         0         0         0         0         0       866       831         0         0         0         0 
dram[1]:      1119         0         0         0         0         0         0         0         0         0       871       835         0         0         0         0 
dram[2]:         0         0         0         0         0      1475         0         0         0         0       875       843         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       879       854         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2049         0         0         0       847       859         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 74/18 = 4.111111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 62
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none         299       268    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         224       301    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         208       236    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         171       177    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         445       299    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         262       208    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       270       274         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       270       270         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       282       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8615 n_nop=8583 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.005804
n_activity=285 dram_eff=0.1754
bk0: 6a 8542i bk1: 0a 8612i bk2: 0a 8614i bk3: 0a 8614i bk4: 0a 8614i bk5: 0a 8615i bk6: 0a 8617i bk7: 0a 8617i bk8: 0a 8617i bk9: 0a 8617i bk10: 8a 8586i bk11: 10a 8566i bk12: 0a 8613i bk13: 0a 8614i bk14: 0a 8614i bk15: 0a 8614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00522345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8615 n_nop=8588 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005572
n_activity=209 dram_eff=0.2297
bk0: 4a 8594i bk1: 0a 8614i bk2: 0a 8614i bk3: 0a 8614i bk4: 0a 8614i bk5: 0a 8615i bk6: 0a 8616i bk7: 0a 8617i bk8: 0a 8617i bk9: 0a 8617i bk10: 10a 8561i bk11: 8a 8584i bk12: 0a 8613i bk13: 0a 8614i bk14: 0a 8614i bk15: 0a 8614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00255369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8615 n_nop=8592 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004643
n_activity=202 dram_eff=0.198
bk0: 0a 8615i bk1: 0a 8616i bk2: 0a 8616i bk3: 0a 8616i bk4: 0a 8616i bk5: 2a 8599i bk6: 0a 8614i bk7: 0a 8615i bk8: 0a 8616i bk9: 0a 8616i bk10: 8a 8574i bk11: 8a 8572i bk12: 0a 8612i bk13: 0a 8613i bk14: 0a 8614i bk15: 0a 8615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00255369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7f1108720060 :  mf: uid=   613, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6524), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8615 n_nop=8590 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.00534
n_activity=194 dram_eff=0.2371
bk0: 0a 8614i bk1: 0a 8615i bk2: 0a 8615i bk3: 0a 8615i bk4: 0a 8615i bk5: 0a 8615i bk6: 0a 8615i bk7: 0a 8616i bk8: 0a 8617i bk9: 0a 8617i bk10: 8a 8566i bk11: 10a 8547i bk12: 0a 8613i bk13: 0a 8613i bk14: 0a 8614i bk15: 0a 8614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00243761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8615 n_nop=8589 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.00534
n_activity=179 dram_eff=0.257
bk0: 0a 8614i bk1: 0a 8616i bk2: 0a 8616i bk3: 0a 8616i bk4: 0a 8616i bk5: 0a 8617i bk6: 2a 8600i bk7: 0a 8615i bk8: 0a 8615i bk9: 0a 8615i bk10: 12a 8567i bk11: 8a 8583i bk12: 0a 8613i bk13: 0a 8614i bk14: 0a 8614i bk15: 0a 8614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00266976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8615 n_nop=8592 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004875
n_activity=140 dram_eff=0.3
bk0: 0a 8614i bk1: 0a 8615i bk2: 0a 8615i bk3: 0a 8615i bk4: 0a 8615i bk5: 0a 8616i bk6: 0a 8616i bk7: 0a 8616i bk8: 0a 8616i bk9: 0a 8616i bk10: 12a 8577i bk11: 8a 8574i bk12: 0a 8614i bk13: 0a 8614i bk14: 0a 8614i bk15: 0a 8614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00266976

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=462
icnt_total_pkts_simt_to_mem=156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2419
	minimum = 6
	maximum = 34
Network latency average = 9.30645
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.94984
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00140726
	minimum = 0.000612839 (at node 19)
	maximum = 0.00827333 (at node 1)
Accepted packet rate average = 0.00140726
	minimum = 0.000612839 (at node 19)
	maximum = 0.00827333 (at node 1)
Injected flit rate average = 0.0035068
	minimum = 0.000766049 (at node 0)
	maximum = 0.0223686 (at node 15)
Accepted flit rate average= 0.0035068
	minimum = 0.000766049 (at node 19)
	maximum = 0.0214494 (at node 1)
Injected packet length average = 2.49194
Accepted packet length average = 2.49194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2419 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.30645 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.94984 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00140726 (1 samples)
	minimum = 0.000612839 (1 samples)
	maximum = 0.00827333 (1 samples)
Accepted packet rate average = 0.00140726 (1 samples)
	minimum = 0.000612839 (1 samples)
	maximum = 0.00827333 (1 samples)
Injected flit rate average = 0.0035068 (1 samples)
	minimum = 0.000766049 (1 samples)
	maximum = 0.0223686 (1 samples)
Accepted flit rate average = 0.0035068 (1 samples)
	minimum = 0.000766049 (1 samples)
	maximum = 0.0214494 (1 samples)
Injected packet size average = 2.49194 (1 samples)
Accepted packet size average = 2.49194 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 19210 (inst/sec)
gpgpu_simulation_rate = 2175 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6527)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6527)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(3,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (233,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (233,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (233,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (233,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (239,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (245,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (251,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7527  inst.: 112844 (ipc=55.2) sim_rate=28211 (inst/sec) elapsed = 0:0:00:04 / Tue May 12 21:08:34 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2464,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9527  inst.: 114828 (ipc=19.1) sim_rate=22965 (inst/sec) elapsed = 0:0:00:05 / Tue May 12 21:08:35 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3127,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3166,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3192,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3569,6527), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3934,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3978,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4317,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4549,6527), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4550
gpu_sim_insn = 59234
gpu_ipc =      13.0185
gpu_tot_sim_cycle = 11077
gpu_tot_sim_insn = 116864
gpu_tot_ipc =      10.5501
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 151
gpu_total_sim_rate=23372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1468
	L1I_total_cache_misses = 49
	L1I_total_cache_miss_rate = 0.0334
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 146, Miss = 67, Miss_rate = 0.459, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 72, Miss_rate = 0.462, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 102, Miss = 46, Miss_rate = 0.451, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 86, Miss = 41, Miss_rate = 0.477, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 105, Miss = 50, Miss_rate = 0.476, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 877
	L1D_total_cache_misses = 383
	L1D_total_cache_miss_rate = 0.4367
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 228
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.0702
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 212
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1419
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
30, 
gpgpu_n_tot_thrd_icount = 674304
gpgpu_n_tot_w_icount = 2634
gpgpu_n_stall_shd_mem = 253
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 229
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8584
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16557
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 253
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:13832	W0_Scoreboard:37352	W1:2029	W2:125	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9160 {40:229,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1832 {8:229,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 186 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11076 
mrq_lat_table:174 	2 	3 	20 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	316 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	448 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156 	30 	0 	0 	0 	0 	0 	2 	11 	42 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0       669       663         0         0         0         0       866       831         0         0         0         0 
dram[1]:      1119         0         0         0         0         0         0      1118      1112         0       871       835         0         0         0         0 
dram[2]:         0         0         0         0       681      1475       675         0      1113         0       875       843         0         0         0         0 
dram[3]:         0         0         0         0         0       657       519         0         0      1135       879       854         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2049       691         0      2744       847       859         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       653      1129         0       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 201/32 = 6.281250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 31/19 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         5         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1300    none      none      none         268       268    none      none      none      none         313       337    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         269       265    none         370       569    none      none      none      none  
dram[2]:     none      none      none      none         266       268       268    none         266    none         228       390    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       227       336    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       262    none         268       858       323    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         269       268    none         532       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       270       274         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       269       268         0       270       270         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       273         0       274       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       268         0         0       268       270       270         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       269         0       268       282       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       269       268         0       270       270         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14620 n_nop=14549 n_act=7 n_pre=2 n_req=36 n_rd=52 n_write=10 bw_util=0.008482
n_activity=612 dram_eff=0.2026
bk0: 6a 14547i bk1: 0a 14617i bk2: 0a 14619i bk3: 0a 14620i bk4: 2a 14603i bk5: 2a 14604i bk6: 0a 14621i bk7: 0a 14622i bk8: 0a 14622i bk9: 0a 14622i bk10: 20a 14503i bk11: 22a 14503i bk12: 0a 14618i bk13: 0a 14619i bk14: 0a 14619i bk15: 0a 14619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00403557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14620 n_nop=14572 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005882
n_activity=365 dram_eff=0.2356
bk0: 4a 14599i bk1: 0a 14619i bk2: 0a 14619i bk3: 0a 14619i bk4: 0a 14619i bk5: 0a 14620i bk6: 0a 14622i bk7: 2a 14605i bk8: 4a 14599i bk9: 0a 14620i bk10: 16a 14532i bk11: 12a 14571i bk12: 0a 14618i bk13: 0a 14619i bk14: 0a 14619i bk15: 0a 14619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00150479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14620 n_nop=14537 n_act=6 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.01053
n_activity=677 dram_eff=0.2275
bk0: 0a 14620i bk1: 0a 14621i bk2: 0a 14622i bk3: 0a 14623i bk4: 4a 14600i bk5: 2a 14604i bk6: 2a 14603i bk7: 0a 14618i bk8: 4a 14600i bk9: 0a 14619i bk10: 30a 14404i bk11: 20a 14488i bk12: 0a 14617i bk13: 0a 14618i bk14: 0a 14619i bk15: 0a 14620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00909713
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14620 n_nop=14563 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007114
n_activity=505 dram_eff=0.2059
bk0: 0a 14619i bk1: 0a 14620i bk2: 0a 14620i bk3: 0a 14621i bk4: 0a 14621i bk5: 2a 14604i bk6: 4a 14599i bk7: 0a 14621i bk8: 0a 14622i bk9: 2a 14606i bk10: 18a 14507i bk11: 16a 14515i bk12: 0a 14617i bk13: 0a 14618i bk14: 0a 14619i bk15: 0a 14619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00225718
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14620 n_nop=14546 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.009439
n_activity=582 dram_eff=0.2371
bk0: 0a 14619i bk1: 0a 14621i bk2: 0a 14621i bk3: 0a 14622i bk4: 0a 14622i bk5: 0a 14623i bk6: 2a 14607i bk7: 6a 14595i bk8: 0a 14620i bk9: 2a 14603i bk10: 24a 14494i bk11: 24a 14487i bk12: 0a 14616i bk13: 0a 14618i bk14: 0a 14619i bk15: 0a 14619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00321477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14620 n_nop=14573 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005882
n_activity=359 dram_eff=0.2396
bk0: 0a 14619i bk1: 0a 14620i bk2: 0a 14620i bk3: 0a 14620i bk4: 0a 14620i bk5: 0a 14621i bk6: 0a 14622i bk7: 2a 14605i bk8: 2a 14604i bk9: 0a 14619i bk10: 14a 14568i bk11: 20a 14523i bk12: 0a 14619i bk13: 0a 14619i bk14: 0a 14619i bk15: 0a 14619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00157319

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 14, Miss_rate = 0.219, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 12, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 13, Miss_rate = 0.130, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 461
L2_total_cache_misses = 145
L2_total_cache_miss_rate = 0.3145
L2_total_cache_pending_hits = 11
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1359
icnt_total_pkts_simt_to_mem=690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.52671
	minimum = 6
	maximum = 22
Network latency average = 7.40801
	minimum = 6
	maximum = 19
Slowest packet = 306
Flit latency average = 6.43955
	minimum = 6
	maximum = 15
Slowest flit = 795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00548637
	minimum = 0.00043956 (at node 0)
	maximum = 0.018022 (at node 23)
Accepted packet rate average = 0.00548637
	minimum = 0.00043956 (at node 0)
	maximum = 0.018022 (at node 23)
Injected flit rate average = 0.0116484
	minimum = 0.00043956 (at node 0)
	maximum = 0.027033 (at node 2)
Accepted flit rate average= 0.0116484
	minimum = 0.0021978 (at node 0)
	maximum = 0.0382418 (at node 2)
Injected packet length average = 2.12315
Accepted packet length average = 2.12315
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88432 (2 samples)
	minimum = 6 (2 samples)
	maximum = 28 (2 samples)
Network latency average = 8.35723 (2 samples)
	minimum = 6 (2 samples)
	maximum = 26.5 (2 samples)
Flit latency average = 7.1947 (2 samples)
	minimum = 6 (2 samples)
	maximum = 24.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00344681 (2 samples)
	minimum = 0.0005262 (2 samples)
	maximum = 0.0131477 (2 samples)
Accepted packet rate average = 0.00344681 (2 samples)
	minimum = 0.0005262 (2 samples)
	maximum = 0.0131477 (2 samples)
Injected flit rate average = 0.00757758 (2 samples)
	minimum = 0.000602805 (2 samples)
	maximum = 0.0247008 (2 samples)
Accepted flit rate average = 0.00757758 (2 samples)
	minimum = 0.00148193 (2 samples)
	maximum = 0.0298456 (2 samples)
Injected packet size average = 2.19843 (2 samples)
Accepted packet size average = 2.19843 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 23372 (inst/sec)
gpgpu_simulation_rate = 2215 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11077)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11077)
GPGPU-Sim uArch: cycles simulated: 11577  inst.: 170592 (ipc=107.5) sim_rate=28432 (inst/sec) elapsed = 0:0:00:06 / Tue May 12 21:08:36 2015
GPGPU-Sim uArch: cycles simulated: 12577  inst.: 172208 (ipc=36.9) sim_rate=24601 (inst/sec) elapsed = 0:0:00:07 / Tue May 12 21:08:37 2015
GPGPU-Sim uArch: cycles simulated: 13577  inst.: 176013 (ipc=23.7) sim_rate=22001 (inst/sec) elapsed = 0:0:00:08 / Tue May 12 21:08:38 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3309,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3438,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 14577  inst.: 181128 (ipc=18.4) sim_rate=20125 (inst/sec) elapsed = 0:0:00:09 / Tue May 12 21:08:39 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3536,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3550,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3602,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3656,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3891,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4144,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4225,11077), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4269,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4385,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4459,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4492,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4515,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4612,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 16077  inst.: 185408 (ipc=13.7) sim_rate=18540 (inst/sec) elapsed = 0:0:00:10 / Tue May 12 21:08:40 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5001,11077), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 5002
gpu_sim_insn = 68544
gpu_ipc =      13.7033
gpu_tot_sim_cycle = 16079
gpu_tot_sim_insn = 185408
gpu_tot_ipc =      11.5311
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 184
gpu_total_sim_rate=18540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4047
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 358, Miss = 154, Miss_rate = 0.430, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[1]: Access = 299, Miss = 136, Miss_rate = 0.455, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[2]: Access = 340, Miss = 148, Miss_rate = 0.435, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[3]: Access = 296, Miss = 130, Miss_rate = 0.439, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[4]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[5]: Access = 162, Miss = 71, Miss_rate = 0.438, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 342, Miss = 155, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 214, Miss = 95, Miss_rate = 0.444, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[8]: Access = 267, Miss = 117, Miss_rate = 0.438, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 124, Miss_rate = 0.431, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[10]: Access = 196, Miss = 91, Miss_rate = 0.464, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[11]: Access = 421, Miss = 177, Miss_rate = 0.420, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[12]: Access = 213, Miss = 96, Miss_rate = 0.451, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[13]: Access = 154, Miss = 70, Miss_rate = 0.455, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[14]: Access = 110, Miss = 46, Miss_rate = 0.418, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 3892
	L1D_total_cache_misses = 1715
	L1D_total_cache_miss_rate = 0.4406
	L1D_total_cache_pending_hits = 302
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 610
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.0262
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 594
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
400, 
gpgpu_n_tot_thrd_icount = 1912832
gpgpu_n_tot_w_icount = 7472
gpgpu_n_stall_shd_mem = 1968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 613
gpgpu_n_mem_write_global = 1186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14694
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25637
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1968
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:20257	W0_Scoreboard:86959	W1:3680	W2:852	W3:1146	W4:585	W5:152	W6:268	W7:69	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4904 {8:613,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47440 {40:1186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83368 {136:613,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9488 {8:1186,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 33 
maxdqlatency = 0 
maxmflatency = 301 
averagemflatency = 167 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 16078 
mrq_lat_table:415 	7 	14 	32 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1573 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1677 	192 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	420 	197 	11 	0 	0 	0 	0 	2 	11 	42 	1131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0       669       663       521       513         0       859       866       831         0         0         0         0 
dram[1]:      1119         0         0         0       510         0       519      1118      1112       838       871       835         0         0         0         0 
dram[2]:         0         0         0         0       681      1475       675       665      1113       857       875       843         0         0         0         0 
dram[3]:         0         0         0         0         0       657       519       657       840      1135       879       854         0         0         0         0 
dram[4]:         0         0         0         0       513       679      2049       691       882      2744       847       859         0         0         0         0 
dram[5]:         0         0         0         0       510       519       515       653      1129       854       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 27.000000 29.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 28.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 29.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 477/49 = 9.734694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         0         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 344
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12         9         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 133
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none         266       264       278       268    none         278       623       820    none      none      none      none  
dram[1]:          0    none      none      none         277    none         280       272       266       272       600       755    none      none      none      none  
dram[2]:     none      none      none      none         293       271       271       284       266       280       659       672    none      none      none      none  
dram[3]:     none      none      none      none      none         263       262       266       266       268       564       671    none      none      none      none  
dram[4]:     none      none      none      none         274       282       268       262       266       265      1754       801    none      none      none      none  
dram[5]:     none      none      none      none         267       273       281       301       267       269       731       674    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268       299       268         0       289       270       295         0         0         0         0
dram[1]:          0         0         0         0       290         0       295       291       270       280       288       282         0         0         0         0
dram[2]:          0         0         0         0       268       276       288       301       278       290       274       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       268       281       269       268       270       273         0         0         0         0
dram[4]:          0         0         0         0       274       282       284       269       276       268       282       270         0         0         0         0
dram[5]:          0         0         0         0       269       279       296       269       284       275       270       274         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21222 n_nop=21082 n_act=10 n_pre=2 n_req=75 n_rd=106 n_write=22 bw_util=0.01206
n_activity=1081 dram_eff=0.2368
bk0: 6a 21149i bk1: 0a 21219i bk2: 0a 21221i bk3: 0a 21222i bk4: 4a 21202i bk5: 4a 21203i bk6: 12a 21179i bk7: 2a 21209i bk8: 0a 21223i bk9: 10a 21189i bk10: 32a 21015i bk11: 36a 20974i bk12: 0a 21219i bk13: 0a 21220i bk14: 0a 21221i bk15: 0a 21221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00862313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21222 n_nop=21070 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.01357
n_activity=994 dram_eff=0.2897
bk0: 4a 21201i bk1: 0a 21221i bk2: 0a 21222i bk3: 0a 21222i bk4: 12a 21176i bk5: 0a 21222i bk6: 8a 21170i bk7: 12a 21148i bk8: 12a 21184i bk9: 10a 21183i bk10: 32a 20997i bk11: 32a 21021i bk12: 0a 21219i bk13: 0a 21220i bk14: 0a 21220i bk15: 0a 21220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00574875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21222 n_nop=21060 n_act=8 n_pre=0 n_req=89 n_rd=130 n_write=24 bw_util=0.01451
n_activity=1120 dram_eff=0.275
bk0: 0a 21221i bk1: 0a 21223i bk2: 0a 21225i bk3: 0a 21227i bk4: 10a 21187i bk5: 14a 21162i bk6: 6a 21192i bk7: 12a 21144i bk8: 12a 21170i bk9: 6a 21194i bk10: 38a 20961i bk11: 32a 20976i bk12: 0a 21217i bk13: 0a 21218i bk14: 0a 21220i bk15: 0a 21221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21222 n_nop=21100 n_act=7 n_pre=0 n_req=68 n_rd=94 n_write=21 bw_util=0.01084
n_activity=997 dram_eff=0.2307
bk0: 0a 21221i bk1: 0a 21222i bk2: 0a 21222i bk3: 0a 21223i bk4: 0a 21223i bk5: 4a 21202i bk6: 10a 21188i bk7: 10a 21178i bk8: 4a 21203i bk9: 2a 21206i bk10: 34a 21011i bk11: 30a 21029i bk12: 0a 21219i bk13: 0a 21220i bk14: 0a 21221i bk15: 0a 21221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245029
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21222 n_nop=21073 n_act=8 n_pre=0 n_req=82 n_rd=118 n_write=23 bw_util=0.01329
n_activity=1150 dram_eff=0.2452
bk0: 0a 21221i bk1: 0a 21223i bk2: 0a 21225i bk3: 0a 21226i bk4: 2a 21207i bk5: 2a 21203i bk6: 18a 21164i bk7: 16a 21176i bk8: 6a 21197i bk9: 4a 21199i bk10: 36a 21018i bk11: 34a 21004i bk12: 0a 21217i bk13: 0a 21220i bk14: 0a 21221i bk15: 0a 21221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00249741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21222 n_nop=21075 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.0131
n_activity=1028 dram_eff=0.2704
bk0: 0a 21221i bk1: 0a 21222i bk2: 0a 21222i bk3: 0a 21222i bk4: 4a 21202i bk5: 4a 21200i bk6: 8a 21179i bk7: 8a 21193i bk8: 20a 21165i bk9: 6a 21184i bk10: 34a 21017i bk11: 34a 21019i bk12: 0a 21221i bk13: 0a 21221i bk14: 0a 21221i bk15: 0a 21221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00438224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 158, Miss = 26, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 104
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 366, Miss = 31, Miss_rate = 0.085, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1874
L2_total_cache_misses = 344
L2_total_cache_miss_rate = 0.1836
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4596
icnt_total_pkts_simt_to_mem=3060
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9586
	minimum = 6
	maximum = 34
Network latency average = 8.47063
	minimum = 6
	maximum = 32
Slowest packet = 1514
Flit latency average = 8.13572
	minimum = 6
	maximum = 28
Slowest flit = 3471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.020925
	minimum = 0.00959616 (at node 14)
	maximum = 0.0531787 (at node 23)
Accepted packet rate average = 0.020925
	minimum = 0.00959616 (at node 14)
	maximum = 0.0531787 (at node 23)
Injected flit rate average = 0.0415167
	minimum = 0.0159936 (at node 14)
	maximum = 0.0843663 (at node 23)
Accepted flit rate average= 0.0415167
	minimum = 0.022391 (at node 14)
	maximum = 0.0985606 (at node 23)
Injected packet length average = 1.98408
Accepted packet length average = 1.98408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90908 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30 (3 samples)
Network latency average = 8.39503 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Flit latency average = 7.50837 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00927286 (3 samples)
	minimum = 0.00354952 (3 samples)
	maximum = 0.0264913 (3 samples)
Accepted packet rate average = 0.00927286 (3 samples)
	minimum = 0.00354952 (3 samples)
	maximum = 0.0264913 (3 samples)
Injected flit rate average = 0.0188906 (3 samples)
	minimum = 0.00573307 (3 samples)
	maximum = 0.0445893 (3 samples)
Accepted flit rate average = 0.0188906 (3 samples)
	minimum = 0.00845163 (3 samples)
	maximum = 0.0527506 (3 samples)
Injected packet size average = 2.03719 (3 samples)
Accepted packet size average = 2.03719 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 18540 (inst/sec)
gpgpu_simulation_rate = 1607 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16079)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,16079)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(2,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 16579  inst.: 241376 (ipc=111.9) sim_rate=21943 (inst/sec) elapsed = 0:0:00:11 / Tue May 12 21:08:41 2015
GPGPU-Sim uArch: cycles simulated: 17579  inst.: 247258 (ipc=41.2) sim_rate=20604 (inst/sec) elapsed = 0:0:00:12 / Tue May 12 21:08:42 2015
GPGPU-Sim uArch: cycles simulated: 18579  inst.: 261769 (ipc=30.5) sim_rate=20136 (inst/sec) elapsed = 0:0:00:13 / Tue May 12 21:08:43 2015
GPGPU-Sim uArch: cycles simulated: 19579  inst.: 275422 (ipc=25.7) sim_rate=19673 (inst/sec) elapsed = 0:0:00:14 / Tue May 12 21:08:44 2015
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(6,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 20579  inst.: 287541 (ipc=22.7) sim_rate=19169 (inst/sec) elapsed = 0:0:00:15 / Tue May 12 21:08:45 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4615,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4719,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4755,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5287,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5294,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5438,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 21579  inst.: 298717 (ipc=20.6) sim_rate=18669 (inst/sec) elapsed = 0:0:00:16 / Tue May 12 21:08:46 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5503,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5549,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5596,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5711,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5835,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6085,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6510,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6666,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6782,16079), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 23079  inst.: 302722 (ipc=16.8) sim_rate=17807 (inst/sec) elapsed = 0:0:00:17 / Tue May 12 21:08:47 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7231,16079), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7232
gpu_sim_insn = 117593
gpu_ipc =      16.2601
gpu_tot_sim_cycle = 23311
gpu_tot_sim_insn = 303001
gpu_tot_ipc =      12.9982
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 2525
gpu_total_sim_rate=17823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7092
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1018, Miss = 402, Miss_rate = 0.395, Pending_hits = 31, Reservation_fails = 78
	L1D_cache_core[1]: Access = 974, Miss = 380, Miss_rate = 0.390, Pending_hits = 35, Reservation_fails = 58
	L1D_cache_core[2]: Access = 1038, Miss = 405, Miss_rate = 0.390, Pending_hits = 30, Reservation_fails = 34
	L1D_cache_core[3]: Access = 1258, Miss = 502, Miss_rate = 0.399, Pending_hits = 33, Reservation_fails = 321
	L1D_cache_core[4]: Access = 1705, Miss = 689, Miss_rate = 0.404, Pending_hits = 52, Reservation_fails = 293
	L1D_cache_core[5]: Access = 964, Miss = 373, Miss_rate = 0.387, Pending_hits = 30, Reservation_fails = 143
	L1D_cache_core[6]: Access = 1222, Miss = 506, Miss_rate = 0.414, Pending_hits = 31, Reservation_fails = 344
	L1D_cache_core[7]: Access = 1021, Miss = 412, Miss_rate = 0.404, Pending_hits = 25, Reservation_fails = 152
	L1D_cache_core[8]: Access = 1037, Miss = 409, Miss_rate = 0.394, Pending_hits = 26, Reservation_fails = 93
	L1D_cache_core[9]: Access = 955, Miss = 375, Miss_rate = 0.393, Pending_hits = 28, Reservation_fails = 43
	L1D_cache_core[10]: Access = 1073, Miss = 436, Miss_rate = 0.406, Pending_hits = 29, Reservation_fails = 226
	L1D_cache_core[11]: Access = 1116, Miss = 442, Miss_rate = 0.396, Pending_hits = 32, Reservation_fails = 35
	L1D_cache_core[12]: Access = 941, Miss = 372, Miss_rate = 0.395, Pending_hits = 33, Reservation_fails = 95
	L1D_cache_core[13]: Access = 845, Miss = 337, Miss_rate = 0.399, Pending_hits = 29, Reservation_fails = 93
	L1D_cache_core[14]: Access = 987, Miss = 402, Miss_rate = 0.407, Pending_hits = 32, Reservation_fails = 243
	L1D_total_cache_accesses = 16154
	L1D_total_cache_misses = 6442
	L1D_total_cache_miss_rate = 0.3988
	L1D_total_cache_pending_hits = 476
	L1D_total_cache_reservation_fails = 2251
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 1060
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.0151
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1044
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2106
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7027
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
714, 
gpgpu_n_tot_thrd_icount = 3383808
gpgpu_n_tot_w_icount = 13218
gpgpu_n_stall_shd_mem = 14917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1636
gpgpu_n_mem_write_global = 5103
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 29601
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35	W0_Idle:24873	W0_Scoreboard:161375	W1:4212	W2:1116	W3:1488	W4:848	W5:342	W6:453	W7:266	W8:134	W9:185	W10:321	W11:263	W12:220	W13:141	W14:253	W15:174	W16:209	W17:391	W18:184	W19:159	W20:192	W21:143	W22:159	W23:86	W24:28	W25:50	W26:74	W27:115	W28:52	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:960
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13088 {8:1636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 208280 {40:5049,72:16,136:38,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 222496 {136:1636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40824 {8:5103,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 476 
averagemflatency = 177 
max_icnt2mem_latency = 106 
max_icnt2sh_latency = 23310 
mrq_lat_table:701 	58 	42 	83 	39 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6057 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2931 	1516 	1996 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	831 	548 	253 	19 	0 	0 	0 	2 	11 	42 	1131 	3917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0       669       663       521       513       929       859       866       831         0         0         0         0 
dram[1]:      1119         0         0         0       510       518       519      1118      1112       838       871       835         0         0         0         0 
dram[2]:         0         0         0         0       681      1475       675       665      1113       857       875       843         0         0         0         0 
dram[3]:         0         0         0         0       515       657       519       657       840      1135       879       854         0         0         0         0 
dram[4]:         0         0         0         0       513       679      2049       691       882      2744       847       859         0         0         0         0 
dram[5]:         0         0         0         0       510       519       515       653      1129       854       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 32.000000 34.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 37.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 31.000000 32.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 33.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 937/52 = 18.019230
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         0         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 799
min_bank_accesses = 0!
chip skew: 141/127 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 138
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none         427       346       369       342       376       328      2182      2678    none      none      none      none  
dram[1]:          0    none      none      none         330       340       320       349       285       332      1953      2776    none      none      none      none  
dram[2]:     none      none      none      none         359       335       343       328       310       316      1994      2312    none      none      none      none  
dram[3]:     none      none      none      none         319       329       328       336       303       350      2400      2164    none      none      none      none  
dram[4]:     none      none      none      none         356       336       346       407       298       299      4639      2512    none      none      none      none  
dram[5]:     none      none      none      none         422       342       362       351       334       319      3156      2429    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       391       430       399       440       409       387       397       415         0         0         0         0
dram[1]:          0         0         0         0       351       437       373       405       302       382       318       395         0         0         0         0
dram[2]:          0         0         0         0       328       316       342       341       342       341       339       372         0         0         0         0
dram[3]:          0         0         0         0       390       363       381       373       326       402       306       415         0         0         0         0
dram[4]:          0         0         0         0       369       375       422       476       340       328       340       288         0         0         0         0
dram[5]:          0         0         0         0       405       340       429       383       374       341       388       321         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30767 n_nop=30452 n_act=11 n_pre=2 n_req=162 n_rd=280 n_write=22 bw_util=0.01963
n_activity=1652 dram_eff=0.3656
bk0: 6a 30694i bk1: 0a 30764i bk2: 0a 30766i bk3: 0a 30767i bk4: 18a 30711i bk5: 20a 30705i bk6: 44a 30606i bk7: 42a 30508i bk8: 26a 30663i bk9: 36a 30601i bk10: 42a 30489i bk11: 46a 30471i bk12: 0a 30764i bk13: 0a 30765i bk14: 0a 30766i bk15: 0a 30766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0303247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30767 n_nop=30451 n_act=9 n_pre=0 n_req=166 n_rd=282 n_write=25 bw_util=0.01996
n_activity=1614 dram_eff=0.3804
bk0: 4a 30746i bk1: 0a 30767i bk2: 0a 30768i bk3: 0a 30768i bk4: 20a 30700i bk5: 16a 30700i bk6: 40a 30590i bk7: 48a 30500i bk8: 32a 30661i bk9: 34a 30637i bk10: 46a 30436i bk11: 42a 30530i bk12: 0a 30764i bk13: 0a 30765i bk14: 0a 30765i bk15: 0a 30765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173238
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30767 n_nop=30481 n_act=8 n_pre=0 n_req=151 n_rd=254 n_write=24 bw_util=0.01807
n_activity=1620 dram_eff=0.3432
bk0: 0a 30766i bk1: 0a 30768i bk2: 0a 30770i bk3: 0a 30772i bk4: 18a 30716i bk5: 22a 30691i bk6: 38a 30641i bk7: 32a 30617i bk8: 30a 30658i bk9: 26a 30653i bk10: 46a 30481i bk11: 42a 30479i bk12: 0a 30762i bk13: 0a 30763i bk14: 0a 30765i bk15: 0a 30766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0117334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30767 n_nop=30474 n_act=8 n_pre=0 n_req=154 n_rd=262 n_write=23 bw_util=0.01853
n_activity=1642 dram_eff=0.3471
bk0: 0a 30766i bk1: 0a 30767i bk2: 0a 30768i bk3: 0a 30769i bk4: 18a 30705i bk5: 20a 30691i bk6: 44a 30618i bk7: 40a 30577i bk8: 26a 30681i bk9: 34a 30600i bk10: 38a 30542i bk11: 42a 30489i bk12: 0a 30764i bk13: 0a 30765i bk14: 0a 30766i bk15: 0a 30766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0150811
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30767 n_nop=30474 n_act=8 n_pre=0 n_req=154 n_rd=262 n_write=23 bw_util=0.01853
n_activity=1653 dram_eff=0.3448
bk0: 0a 30766i bk1: 0a 30768i bk2: 0a 30770i bk3: 0a 30771i bk4: 20a 30688i bk5: 20a 30684i bk6: 46a 30556i bk7: 38a 30552i bk8: 30a 30676i bk9: 26a 30626i bk10: 42a 30547i bk11: 40a 30527i bk12: 0a 30762i bk13: 0a 30765i bk14: 0a 30766i bk15: 0a 30766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0134885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30767 n_nop=30480 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01814
n_activity=1478 dram_eff=0.3775
bk0: 0a 30766i bk1: 0a 30767i bk2: 0a 30767i bk3: 0a 30767i bk4: 16a 30714i bk5: 20a 30694i bk6: 38a 30558i bk7: 28a 30593i bk8: 48a 30630i bk9: 32a 30575i bk10: 38a 30500i bk11: 38a 30556i bk12: 0a 30766i bk13: 0a 30766i bk14: 0a 30766i bk15: 0a 30766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0213866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 523, Miss = 68, Miss_rate = 0.130, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 593, Miss = 72, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 521, Miss = 71, Miss_rate = 0.136, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[3]: Access = 586, Miss = 70, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 501, Miss = 61, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 503, Miss = 63, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 468, Miss = 68, Miss_rate = 0.145, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1005, Miss = 69, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 530, Miss = 62, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 605, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 495, Miss = 59, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 6814
L2_total_cache_misses = 799
L2_total_cache_miss_rate = 0.1173
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=13628
icnt_total_pkts_simt_to_mem=12047
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.855
	minimum = 6
	maximum = 88
Network latency average = 11.4687
	minimum = 6
	maximum = 88
Slowest packet = 4673
Flit latency average = 11.8411
	minimum = 6
	maximum = 84
Slowest flit = 9641
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0505982
	minimum = 0.0356748 (at node 1)
	maximum = 0.0883573 (at node 23)
Accepted packet rate average = 0.0505982
	minimum = 0.0356748 (at node 1)
	maximum = 0.0883573 (at node 23)
Injected flit rate average = 0.0922802
	minimum = 0.0644358 (at node 1)
	maximum = 0.151963 (at node 4)
Accepted flit rate average= 0.0922802
	minimum = 0.0625 (at node 2)
	maximum = 0.173811 (at node 4)
Injected packet length average = 1.82379
Accepted packet length average = 1.82379
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6455 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.5 (4 samples)
Network latency average = 9.16345 (4 samples)
	minimum = 6 (4 samples)
	maximum = 43.25 (4 samples)
Flit latency average = 8.59154 (4 samples)
	minimum = 6 (4 samples)
	maximum = 40.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0196042 (4 samples)
	minimum = 0.0115808 (4 samples)
	maximum = 0.0419578 (4 samples)
Accepted packet rate average = 0.0196042 (4 samples)
	minimum = 0.0115808 (4 samples)
	maximum = 0.0419578 (4 samples)
Injected flit rate average = 0.037238 (4 samples)
	minimum = 0.0204088 (4 samples)
	maximum = 0.0714328 (4 samples)
Accepted flit rate average = 0.037238 (4 samples)
	minimum = 0.0219637 (4 samples)
	maximum = 0.0830156 (4 samples)
Injected packet size average = 1.89949 (4 samples)
Accepted packet size average = 1.89949 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 17823 (inst/sec)
gpgpu_simulation_rate = 1371 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,23311)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,23311)
GPGPU-Sim uArch: cycles simulated: 23811  inst.: 367897 (ipc=129.8) sim_rate=20438 (inst/sec) elapsed = 0:0:00:18 / Tue May 12 21:08:48 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 24311  inst.: 380827 (ipc=77.8) sim_rate=20043 (inst/sec) elapsed = 0:0:00:19 / Tue May 12 21:08:49 2015
GPGPU-Sim uArch: cycles simulated: 25311  inst.: 396762 (ipc=46.9) sim_rate=19838 (inst/sec) elapsed = 0:0:00:20 / Tue May 12 21:08:50 2015
GPGPU-Sim uArch: cycles simulated: 25811  inst.: 410152 (ipc=42.9) sim_rate=19531 (inst/sec) elapsed = 0:0:00:21 / Tue May 12 21:08:51 2015
GPGPU-Sim uArch: cycles simulated: 26811  inst.: 438190 (ipc=38.6) sim_rate=19917 (inst/sec) elapsed = 0:0:00:22 / Tue May 12 21:08:52 2015
GPGPU-Sim uArch: cycles simulated: 27311  inst.: 452955 (ipc=37.5) sim_rate=19693 (inst/sec) elapsed = 0:0:00:23 / Tue May 12 21:08:53 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 28311  inst.: 478382 (ipc=35.1) sim_rate=19932 (inst/sec) elapsed = 0:0:00:24 / Tue May 12 21:08:54 2015
GPGPU-Sim uArch: cycles simulated: 28811  inst.: 490485 (ipc=34.1) sim_rate=19619 (inst/sec) elapsed = 0:0:00:25 / Tue May 12 21:08:55 2015
GPGPU-Sim uArch: cycles simulated: 29311  inst.: 502312 (ipc=33.2) sim_rate=19319 (inst/sec) elapsed = 0:0:00:26 / Tue May 12 21:08:56 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6801,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6936,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 30311  inst.: 521475 (ipc=31.2) sim_rate=19313 (inst/sec) elapsed = 0:0:00:27 / Tue May 12 21:08:57 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7330,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7396,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7422,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7667,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7706,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 31311  inst.: 533394 (ipc=28.8) sim_rate=19049 (inst/sec) elapsed = 0:0:00:28 / Tue May 12 21:08:58 2015
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8287,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 32811  inst.: 545750 (ipc=25.6) sim_rate=18818 (inst/sec) elapsed = 0:0:00:29 / Tue May 12 21:08:59 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9788,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 33811  inst.: 551223 (ipc=23.6) sim_rate=18374 (inst/sec) elapsed = 0:0:00:30 / Tue May 12 21:09:00 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11059,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11795,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12205,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 35811  inst.: 559331 (ipc=20.5) sim_rate=18042 (inst/sec) elapsed = 0:0:00:31 / Tue May 12 21:09:01 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12651,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12857,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15621,23311), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15780,23311), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 15781
gpu_sim_insn = 260872
gpu_ipc =      16.5308
gpu_tot_sim_cycle = 39092
gpu_tot_sim_insn = 563873
gpu_tot_ipc =      14.4243
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1170
gpu_stall_icnt2sh    = 14458
gpu_total_sim_rate=17621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10585
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2641, Miss = 970, Miss_rate = 0.367, Pending_hits = 43, Reservation_fails = 1014
	L1D_cache_core[1]: Access = 2816, Miss = 1210, Miss_rate = 0.430, Pending_hits = 135, Reservation_fails = 1485
	L1D_cache_core[2]: Access = 2578, Miss = 994, Miss_rate = 0.386, Pending_hits = 63, Reservation_fails = 1265
	L1D_cache_core[3]: Access = 2944, Miss = 1101, Miss_rate = 0.374, Pending_hits = 45, Reservation_fails = 1623
	L1D_cache_core[4]: Access = 3285, Miss = 1245, Miss_rate = 0.379, Pending_hits = 66, Reservation_fails = 1509
	L1D_cache_core[5]: Access = 4493, Miss = 2466, Miss_rate = 0.549, Pending_hits = 563, Reservation_fails = 4937
	L1D_cache_core[6]: Access = 3123, Miss = 1206, Miss_rate = 0.386, Pending_hits = 55, Reservation_fails = 1692
	L1D_cache_core[7]: Access = 2852, Miss = 1064, Miss_rate = 0.373, Pending_hits = 35, Reservation_fails = 1234
	L1D_cache_core[8]: Access = 2675, Miss = 1100, Miss_rate = 0.411, Pending_hits = 86, Reservation_fails = 1126
	L1D_cache_core[9]: Access = 2892, Miss = 1221, Miss_rate = 0.422, Pending_hits = 117, Reservation_fails = 1496
	L1D_cache_core[10]: Access = 2833, Miss = 1053, Miss_rate = 0.372, Pending_hits = 47, Reservation_fails = 1439
	L1D_cache_core[11]: Access = 2731, Miss = 991, Miss_rate = 0.363, Pending_hits = 44, Reservation_fails = 1007
	L1D_cache_core[12]: Access = 2679, Miss = 1121, Miss_rate = 0.418, Pending_hits = 109, Reservation_fails = 1231
	L1D_cache_core[13]: Access = 2616, Miss = 1106, Miss_rate = 0.423, Pending_hits = 100, Reservation_fails = 1576
	L1D_cache_core[14]: Access = 2655, Miss = 977, Miss_rate = 0.368, Pending_hits = 45, Reservation_fails = 1361
	L1D_total_cache_accesses = 43813
	L1D_total_cache_misses = 17825
	L1D_total_cache_miss_rate = 0.4068
	L1D_total_cache_pending_hits = 1553
	L1D_total_cache_reservation_fails = 23995
	L1D_cache_data_port_util = 0.071
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 1552
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6868
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17127
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10520
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1095, 
gpgpu_n_tot_thrd_icount = 5058816
gpgpu_n_tot_w_icount = 19761
gpgpu_n_stall_shd_mem = 62550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4804
gpgpu_n_mem_write_global = 13711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69802
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 62550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:688	W0_Idle:29419	W0_Scoreboard:295328	W1:4799	W2:1475	W3:1677	W4:1028	W5:505	W6:531	W7:400	W8:264	W9:280	W10:416	W11:314	W12:338	W13:219	W14:297	W15:259	W16:265	W17:442	W18:285	W19:255	W20:270	W21:165	W22:193	W23:187	W24:56	W25:95	W26:147	W27:211	W28:86	W29:73	W30:45	W31:39	W32:22	W33:79	W34:119	W35:56	W36:68	W37:146	W38:96	W39:141	W40:56	W41:147	W42:119	W43:79	W44:68	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:84	W53:28	W54:11	W55:11	W56:11	W57:22	W58:0	W59:22	W60:11	W61:11	W62:22	W63:11	W64:11	W65:0	W66:22	W67:11	W68:0	W69:0	W70:22	W71:22	W72:44	W73:0	W74:11	W75:11	W76:11	W77:52	W78:0	W79:22	W80:22	W81:74	W82:22	W83:22	W84:33	W85:52	W86:11	W87:156	W88:104	W89:0	W90:115	W91:11	W92:41	W93:11	W94:11	W95:11	W96:11	W97:11	W98:52	W99:82	W100:0	W101:41	W102:11	W103:0	W104:0	W105:0	W106:11	W107:30	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1200
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38432 {8:4804,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581432 {40:13270,72:146,136:295,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 653344 {136:4804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 109688 {8:13711,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 646 
averagemflatency = 191 
max_icnt2mem_latency = 176 
max_icnt2sh_latency = 39091 
mrq_lat_table:1017 	102 	72 	101 	45 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16733 	1763 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5358 	3059 	7172 	2995 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1492 	1689 	1228 	396 	14 	0 	0 	2 	11 	42 	1131 	11452 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0       669       663       521       513       929       859       866       831         0         0         0         0 
dram[1]:      1119         0         0         0       510       518       519      1118      1112       838       871       835         0         0         0         0 
dram[2]:         0         0         0         0       681      1475       675       665      1113       857       875       843         0         0         0         0 
dram[3]:         0         0         0         0       515       657       519       657       840      1135       879       854         0         0         0         0 
dram[4]:         0         0         0         0       513       679      2049       691       882      2744       847       859         0         0         0         0 
dram[5]:         0         0         0         0       510       519       515       653      1129       854       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 42.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1351/52 = 25.980770
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1213
min_bank_accesses = 0!
chip skew: 203/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 138
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none         904       818       975       638       587       520      5801      7244    none      none      none      none  
dram[1]:          0    none      none      none         878       777       848       675       529       547      5108      7502    none      none      none      none  
dram[2]:     none      none      none      none         842      1124       850       720       475       609      5575      5833    none      none      none      none  
dram[3]:     none      none      none      none         847       904       782       851       437       625      5241      5817    none      none      none      none  
dram[4]:     none      none      none      none         827      1026       680       886       472       617      9390      5855    none      none      none      none  
dram[5]:     none      none      none      none         669       916       733       815       534       665      7561      5791    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       456       430       512       440       539       387       589       415         0         0         0         0
dram[1]:          0         0         0         0       351       437       616       405       606       388       615       411         0         0         0         0
dram[2]:          0         0         0         0       336       342       472       469       495       495       469       437         0         0         0         0
dram[3]:          0         0         0         0       390       363       381       497       387       544       422       440         0         0         0         0
dram[4]:          0         0         0         0       369       375       422       492       394       522       365       538         0         0         0         0
dram[5]:          0         0         0         0       405       340       429       640       430       646       437       637         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51597 n_nop=51156 n_act=11 n_pre=2 n_req=225 n_rd=406 n_write=22 bw_util=0.01659
n_activity=2246 dram_eff=0.3811
bk0: 6a 51524i bk1: 0a 51594i bk2: 0a 51596i bk3: 0a 51597i bk4: 20a 51537i bk5: 20a 51535i bk6: 64a 51378i bk7: 64a 51291i bk8: 62a 51384i bk9: 62a 51339i bk10: 56a 51249i bk11: 52a 51279i bk12: 0a 51594i bk13: 0a 51595i bk14: 0a 51596i bk15: 0a 51596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0202337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51597 n_nop=51157 n_act=9 n_pre=0 n_req=228 n_rd=406 n_write=25 bw_util=0.01671
n_activity=2192 dram_eff=0.3932
bk0: 4a 51576i bk1: 0a 51597i bk2: 0a 51598i bk3: 0a 51598i bk4: 20a 51530i bk5: 20a 51522i bk6: 64a 51352i bk7: 64a 51285i bk8: 64a 51399i bk9: 62a 51378i bk10: 56a 51218i bk11: 52a 51329i bk12: 0a 51594i bk13: 0a 51595i bk14: 0a 51595i bk15: 0a 51595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0115123
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51597 n_nop=51159 n_act=8 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01667
n_activity=2208 dram_eff=0.3895
bk0: 0a 51596i bk1: 0a 51598i bk2: 0a 51600i bk3: 0a 51602i bk4: 20a 51542i bk5: 24a 51517i bk6: 64a 51405i bk7: 64a 51352i bk8: 64a 51395i bk9: 64a 51342i bk10: 56a 51213i bk11: 50a 51268i bk12: 0a 51592i bk13: 0a 51593i bk14: 0a 51595i bk15: 0a 51596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51597 n_nop=51164 n_act=8 n_pre=0 n_req=224 n_rd=402 n_write=23 bw_util=0.01647
n_activity=2191 dram_eff=0.388
bk0: 0a 51596i bk1: 0a 51597i bk2: 0a 51598i bk3: 0a 51599i bk4: 20a 51530i bk5: 24a 51507i bk6: 64a 51383i bk7: 64a 51332i bk8: 60a 51426i bk9: 62a 51323i bk10: 56a 51288i bk11: 52a 51274i bk12: 0a 51594i bk13: 0a 51595i bk14: 0a 51596i bk15: 0a 51596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0107564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51597 n_nop=51162 n_act=8 n_pre=0 n_req=225 n_rd=404 n_write=23 bw_util=0.01655
n_activity=2307 dram_eff=0.3702
bk0: 0a 51596i bk1: 0a 51598i bk2: 0a 51600i bk3: 0a 51601i bk4: 20a 51518i bk5: 24a 51506i bk6: 64a 51344i bk7: 64a 51312i bk8: 64a 51431i bk9: 62a 51345i bk10: 54a 51347i bk11: 52a 51301i bk12: 0a 51592i bk13: 0a 51595i bk14: 0a 51596i bk15: 0a 51596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00922534
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51597 n_nop=51166 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.0164
n_activity=2101 dram_eff=0.4027
bk0: 0a 51596i bk1: 0a 51597i bk2: 0a 51597i bk3: 0a 51597i bk4: 20a 51535i bk5: 24a 51514i bk6: 64a 51325i bk7: 64a 51300i bk8: 64a 51423i bk9: 62a 51325i bk10: 52a 51301i bk11: 52a 51336i bk12: 0a 51596i bk13: 0a 51596i bk14: 0a 51596i bk15: 0a 51596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1458, Miss = 104, Miss_rate = 0.071, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 1658, Miss = 99, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1407, Miss = 104, Miss_rate = 0.074, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[3]: Access = 1684, Miss = 99, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1443, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1409, Miss = 101, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 100, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1406, Miss = 101, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2269, Miss = 101, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1422, Miss = 101, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1663, Miss = 100, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1377, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 18590
L2_total_cache_misses = 1213
L2_total_cache_miss_rate = 0.0653
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=38076
icnt_total_pkts_simt_to_mem=33332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8719
	minimum = 6
	maximum = 176
Network latency average = 15.722
	minimum = 6
	maximum = 129
Slowest packet = 26801
Flit latency average = 16.5283
	minimum = 6
	maximum = 125
Slowest flit = 64410
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0552751
	minimum = 0.0361194 (at node 11)
	maximum = 0.136493 (at node 5)
Accepted packet rate average = 0.0552751
	minimum = 0.0361194 (at node 11)
	maximum = 0.136493 (at node 5)
Injected flit rate average = 0.107333
	minimum = 0.0702744 (at node 11)
	maximum = 0.212281 (at node 5)
Accepted flit rate average= 0.107333
	minimum = 0.0576643 (at node 11)
	maximum = 0.405171 (at node 5)
Injected packet length average = 1.94179
Accepted packet length average = 1.94179
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0908 (5 samples)
	minimum = 6 (5 samples)
	maximum = 70.8 (5 samples)
Network latency average = 10.4752 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60.4 (5 samples)
Flit latency average = 10.1789 (5 samples)
	minimum = 6 (5 samples)
	maximum = 57.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0267384 (5 samples)
	minimum = 0.0164885 (5 samples)
	maximum = 0.0608649 (5 samples)
Accepted packet rate average = 0.0267384 (5 samples)
	minimum = 0.0164885 (5 samples)
	maximum = 0.0608649 (5 samples)
Injected flit rate average = 0.0512569 (5 samples)
	minimum = 0.0303819 (5 samples)
	maximum = 0.0996024 (5 samples)
Accepted flit rate average = 0.0512569 (5 samples)
	minimum = 0.0291038 (5 samples)
	maximum = 0.147447 (5 samples)
Injected packet size average = 1.91698 (5 samples)
Accepted packet size average = 1.91698 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 17621 (inst/sec)
gpgpu_simulation_rate = 1221 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,39092)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,39092)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 39592  inst.: 632977 (ipc=138.2) sim_rate=19181 (inst/sec) elapsed = 0:0:00:33 / Tue May 12 21:09:03 2015
GPGPU-Sim uArch: cycles simulated: 40092  inst.: 650569 (ipc=86.7) sim_rate=19134 (inst/sec) elapsed = 0:0:00:34 / Tue May 12 21:09:04 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(13,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 41092  inst.: 669638 (ipc=52.9) sim_rate=19132 (inst/sec) elapsed = 0:0:00:35 / Tue May 12 21:09:05 2015
GPGPU-Sim uArch: cycles simulated: 42092  inst.: 709692 (ipc=48.6) sim_rate=19713 (inst/sec) elapsed = 0:0:00:36 / Tue May 12 21:09:06 2015
GPGPU-Sim uArch: cycles simulated: 42592  inst.: 727938 (ipc=46.9) sim_rate=19674 (inst/sec) elapsed = 0:0:00:37 / Tue May 12 21:09:07 2015
GPGPU-Sim uArch: cycles simulated: 43092  inst.: 743999 (ipc=45.0) sim_rate=19578 (inst/sec) elapsed = 0:0:00:38 / Tue May 12 21:09:08 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4322,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4408,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4490,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4833,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4923,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4966,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 44092  inst.: 764969 (ipc=40.2) sim_rate=19614 (inst/sec) elapsed = 0:0:00:39 / Tue May 12 21:09:09 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5034,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5085,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 45592  inst.: 778237 (ipc=33.0) sim_rate=19455 (inst/sec) elapsed = 0:0:00:40 / Tue May 12 21:09:10 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6572,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6596,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7132,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7619,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7722,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8532,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 48092  inst.: 787788 (ipc=24.9) sim_rate=19214 (inst/sec) elapsed = 0:0:00:41 / Tue May 12 21:09:11 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10345,39092), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10388,39092), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 10389
gpu_sim_insn = 225642
gpu_ipc =      21.7193
gpu_tot_sim_cycle = 49481
gpu_tot_sim_insn = 789515
gpu_tot_ipc =      15.9559
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3770
gpu_stall_icnt2sh    = 23533
gpu_total_sim_rate=19256

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13407
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3785, Miss = 1180, Miss_rate = 0.312, Pending_hits = 66, Reservation_fails = 1295
	L1D_cache_core[1]: Access = 4006, Miss = 1415, Miss_rate = 0.353, Pending_hits = 149, Reservation_fails = 1821
	L1D_cache_core[2]: Access = 3633, Miss = 1210, Miss_rate = 0.333, Pending_hits = 99, Reservation_fails = 1540
	L1D_cache_core[3]: Access = 4019, Miss = 1309, Miss_rate = 0.326, Pending_hits = 80, Reservation_fails = 1996
	L1D_cache_core[4]: Access = 4481, Miss = 1450, Miss_rate = 0.324, Pending_hits = 86, Reservation_fails = 1955
	L1D_cache_core[5]: Access = 5622, Miss = 2669, Miss_rate = 0.475, Pending_hits = 583, Reservation_fails = 5397
	L1D_cache_core[6]: Access = 5462, Miss = 2136, Miss_rate = 0.391, Pending_hits = 445, Reservation_fails = 3373
	L1D_cache_core[7]: Access = 3852, Miss = 1243, Miss_rate = 0.323, Pending_hits = 54, Reservation_fails = 1629
	L1D_cache_core[8]: Access = 3755, Miss = 1284, Miss_rate = 0.342, Pending_hits = 94, Reservation_fails = 1523
	L1D_cache_core[9]: Access = 3993, Miss = 1473, Miss_rate = 0.369, Pending_hits = 165, Reservation_fails = 1678
	L1D_cache_core[10]: Access = 3951, Miss = 1300, Miss_rate = 0.329, Pending_hits = 87, Reservation_fails = 1641
	L1D_cache_core[11]: Access = 3759, Miss = 1184, Miss_rate = 0.315, Pending_hits = 61, Reservation_fails = 1296
	L1D_cache_core[12]: Access = 3696, Miss = 1302, Miss_rate = 0.352, Pending_hits = 125, Reservation_fails = 1479
	L1D_cache_core[13]: Access = 3764, Miss = 1368, Miss_rate = 0.363, Pending_hits = 158, Reservation_fails = 1836
	L1D_cache_core[14]: Access = 3766, Miss = 1222, Miss_rate = 0.324, Pending_hits = 90, Reservation_fails = 1709
	L1D_total_cache_accesses = 61544
	L1D_total_cache_misses = 21745
	L1D_total_cache_miss_rate = 0.3533
	L1D_total_cache_pending_hits = 2342
	L1D_total_cache_reservation_fails = 30168
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 1920
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.0083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1904
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17299
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13342
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1431, 
gpgpu_n_tot_thrd_icount = 6393600
gpgpu_n_tot_w_icount = 24975
gpgpu_n_stall_shd_mem = 85106
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6910
gpgpu_n_mem_write_global = 15633
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 102767
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76077
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85106
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:715	W0_Idle:32522	W0_Scoreboard:379621	W1:5399	W2:1807	W3:2008	W4:1247	W5:810	W6:808	W7:676	W8:574	W9:382	W10:540	W11:393	W12:456	W13:297	W14:336	W15:270	W16:282	W17:464	W18:307	W19:299	W20:270	W21:165	W22:204	W23:198	W24:78	W25:117	W26:158	W27:233	W28:97	W29:73	W30:56	W31:61	W32:22	W33:101	W34:119	W35:56	W36:68	W37:157	W38:107	W39:174	W40:67	W41:180	W42:130	W43:79	W44:90	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:106	W53:39	W54:22	W55:11	W56:11	W57:22	W58:0	W59:44	W60:44	W61:22	W62:22	W63:33	W64:11	W65:22	W66:22	W67:33	W68:0	W69:11	W70:22	W71:22	W72:55	W73:0	W74:11	W75:11	W76:22	W77:52	W78:22	W79:22	W80:22	W81:85	W82:44	W83:33	W84:44	W85:63	W86:11	W87:167	W88:104	W89:11	W90:126	W91:11	W92:41	W93:33	W94:22	W95:33	W96:11	W97:22	W98:52	W99:82	W100:0	W101:52	W102:33	W103:22	W104:11	W105:0	W106:22	W107:41	W108:33	W109:0	W110:11	W111:52	W112:0	W113:33	W114:30	W115:33	W116:41	W117:22	W118:63	W119:63	W120:0	W121:11	W122:22	W123:30	W124:74	W125:93	W126:71	W127:71	W128:11	W129:11	W130:41	W131:0	W132:0	W133:30	W134:0	W135:0	W136:0	W137:11	W138:30	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55280 {8:6910,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 659144 {40:15182,72:148,136:303,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 939760 {136:6910,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125064 {8:15633,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 668 
averagemflatency = 193 
max_icnt2mem_latency = 423 
max_icnt2sh_latency = 49460 
mrq_lat_table:1026 	102 	72 	101 	45 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20046 	2432 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7115 	4132 	8077 	3242 	38 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1914 	2482 	1852 	654 	23 	0 	0 	2 	11 	42 	1131 	11452 	2995 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0       669       663       521       513       929       859       866       831         0         0         0         0 
dram[1]:      1119         0         0         0       510       518       519      1118      1112       838       871       835         0         0         0         0 
dram[2]:         0         0         0         0       681      1475       675       665      1113       857       875       843         0         0         0         0 
dram[3]:         0         0         0         0       515       657       519       657       840      1135       879       854         0         0         0         0 
dram[4]:         0         0         0         0       513       679      2049       691       882      2744       847       859         0         0         0         0 
dram[5]:         0         0         0         0       510       519       515       653      1129       854       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1360/52 = 26.153847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 138
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none        1247      1116      1494       968       900       774      6758      8293    none      none      none      none  
dram[1]:          0    none      none      none        1169      1021      1408      1043       929       843      6006      8687    none      none      none      none  
dram[2]:     none      none      none      none        1238      1592      1341      1159       840       964      6476      6673    none      none      none      none  
dram[3]:     none      none      none      none        1082      1303      1133      1314       687      1083      6134      6611    none      none      none      none  
dram[4]:     none      none      none      none        1184      1427      1017      1256       796       923     11059      6845    none      none      none      none  
dram[5]:     none      none      none      none        1013      1272      1062      1280       822      1057      8589      6803    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       456       430       512       440       539       387       589       415         0         0         0         0
dram[1]:          0         0         0         0       351       437       658       405       606       388       653       411         0         0         0         0
dram[2]:          0         0         0         0       336       342       588       469       540       495       607       499         0         0         0         0
dram[3]:          0         0         0         0       390       363       404       497       453       605       422       519         0         0         0         0
dram[4]:          0         0         0         0       369       375       466       492       425       522       467       538         0         0         0         0
dram[5]:          0         0         0         0       405       340       429       640       430       668       437       637         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65310 n_nop=64865 n_act=11 n_pre=2 n_req=227 n_rd=410 n_write=22 bw_util=0.01323
n_activity=2276 dram_eff=0.3796
bk0: 6a 65237i bk1: 0a 65307i bk2: 0a 65309i bk3: 0a 65310i bk4: 20a 65250i bk5: 20a 65248i bk6: 64a 65091i bk7: 64a 65004i bk8: 64a 65093i bk9: 64a 65048i bk10: 56a 64962i bk11: 52a 64992i bk12: 0a 65307i bk13: 0a 65308i bk14: 0a 65309i bk15: 0a 65309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0159853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65310 n_nop=64868 n_act=9 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01326
n_activity=2207 dram_eff=0.3924
bk0: 4a 65289i bk1: 0a 65310i bk2: 0a 65311i bk3: 0a 65311i bk4: 20a 65243i bk5: 20a 65235i bk6: 64a 65065i bk7: 64a 64998i bk8: 64a 65112i bk9: 64a 65087i bk10: 56a 64931i bk11: 52a 65042i bk12: 0a 65307i bk13: 0a 65308i bk14: 0a 65308i bk15: 0a 65308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00909508
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65310 n_nop=64870 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01323
n_activity=2223 dram_eff=0.3887
bk0: 0a 65309i bk1: 0a 65311i bk2: 0a 65313i bk3: 0a 65315i bk4: 20a 65255i bk5: 24a 65230i bk6: 64a 65118i bk7: 64a 65065i bk8: 64a 65108i bk9: 64a 65055i bk10: 56a 64926i bk11: 52a 64977i bk12: 0a 65305i bk13: 0a 65306i bk14: 0a 65308i bk15: 0a 65309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00857449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65310 n_nop=64871 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.0132
n_activity=2236 dram_eff=0.3855
bk0: 0a 65309i bk1: 0a 65310i bk2: 0a 65311i bk3: 0a 65312i bk4: 20a 65243i bk5: 24a 65220i bk6: 64a 65096i bk7: 64a 65045i bk8: 64a 65131i bk9: 64a 65032i bk10: 56a 65001i bk11: 52a 64987i bk12: 0a 65307i bk13: 0a 65308i bk14: 0a 65309i bk15: 0a 65309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00849793
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65310 n_nop=64873 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01314
n_activity=2322 dram_eff=0.3695
bk0: 0a 65309i bk1: 0a 65311i bk2: 0a 65313i bk3: 0a 65314i bk4: 20a 65231i bk5: 24a 65219i bk6: 64a 65057i bk7: 64a 65025i bk8: 64a 65144i bk9: 64a 65054i bk10: 54a 65060i bk11: 52a 65014i bk12: 0a 65305i bk13: 0a 65308i bk14: 0a 65309i bk15: 0a 65309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00728832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65310 n_nop=64877 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01301
n_activity=2116 dram_eff=0.4017
bk0: 0a 65309i bk1: 0a 65310i bk2: 0a 65310i bk3: 0a 65310i bk4: 20a 65248i bk5: 24a 65227i bk6: 64a 65038i bk7: 64a 65013i bk8: 64a 65136i bk9: 64a 65034i bk10: 52a 65014i bk11: 52a 65049i bk12: 0a 65309i bk13: 0a 65309i bk14: 0a 65309i bk15: 0a 65309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0117746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1786, Miss = 105, Miss_rate = 0.059, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 1989, Miss = 100, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1724, Miss = 104, Miss_rate = 0.060, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[3]: Access = 2039, Miss = 100, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1757, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1744, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1707, Miss = 102, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1685, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2750, Miss = 101, Miss_rate = 0.037, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1741, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1985, Miss = 100, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1711, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 22618
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0540
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=50528
icnt_total_pkts_simt_to_mem=39308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.4522
	minimum = 6
	maximum = 176
Network latency average = 16.3221
	minimum = 6
	maximum = 134
Slowest packet = 37327
Flit latency average = 17.1491
	minimum = 6
	maximum = 130
Slowest flit = 86988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0287198
	minimum = 0.0178073 (at node 7)
	maximum = 0.0908653 (at node 6)
Accepted packet rate average = 0.0287198
	minimum = 0.0178073 (at node 7)
	maximum = 0.0908653 (at node 6)
Injected flit rate average = 0.0656963
	minimum = 0.0277216 (at node 7)
	maximum = 0.116373 (at node 6)
Accepted flit rate average= 0.0656963
	minimum = 0.0341708 (at node 22)
	maximum = 0.353451 (at node 6)
Injected packet length average = 2.28749
Accepted packet length average = 2.28749
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4844 (6 samples)
	minimum = 6 (6 samples)
	maximum = 88.3333 (6 samples)
Network latency average = 11.4497 (6 samples)
	minimum = 6 (6 samples)
	maximum = 72.6667 (6 samples)
Flit latency average = 11.3406 (6 samples)
	minimum = 6 (6 samples)
	maximum = 69.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0270686 (6 samples)
	minimum = 0.0167083 (6 samples)
	maximum = 0.065865 (6 samples)
Accepted packet rate average = 0.0270686 (6 samples)
	minimum = 0.0167083 (6 samples)
	maximum = 0.065865 (6 samples)
Injected flit rate average = 0.0536635 (6 samples)
	minimum = 0.0299385 (6 samples)
	maximum = 0.102398 (6 samples)
Accepted flit rate average = 0.0536635 (6 samples)
	minimum = 0.0299483 (6 samples)
	maximum = 0.181781 (6 samples)
Injected packet size average = 1.9825 (6 samples)
Accepted packet size average = 1.9825 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 19256 (inst/sec)
gpgpu_simulation_rate = 1206 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49481)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49481)
GPGPU-Sim uArch: cycles simulated: 49981  inst.: 844784 (ipc=110.5) sim_rate=20113 (inst/sec) elapsed = 0:0:00:42 / Tue May 12 21:09:12 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1257,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1396,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1408,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1479,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 50981  inst.: 855344 (ipc=43.9) sim_rate=19891 (inst/sec) elapsed = 0:0:00:43 / Tue May 12 21:09:13 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1549,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1592,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1612,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1716,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1726,49481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1759,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1785,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1847,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1854,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2050,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2158,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2228,49481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 2229
gpu_sim_insn = 70772
gpu_ipc =      31.7506
gpu_tot_sim_cycle = 51710
gpu_tot_sim_insn = 860287
gpu_tot_ipc =      16.6368
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3770
gpu_stall_icnt2sh    = 25171
gpu_total_sim_rate=20006

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14459
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3939, Miss = 1217, Miss_rate = 0.309, Pending_hits = 73, Reservation_fails = 1295
	L1D_cache_core[1]: Access = 4149, Miss = 1453, Miss_rate = 0.350, Pending_hits = 155, Reservation_fails = 1821
	L1D_cache_core[2]: Access = 3778, Miss = 1251, Miss_rate = 0.331, Pending_hits = 106, Reservation_fails = 1540
	L1D_cache_core[3]: Access = 4175, Miss = 1347, Miss_rate = 0.323, Pending_hits = 86, Reservation_fails = 1996
	L1D_cache_core[4]: Access = 4650, Miss = 1494, Miss_rate = 0.321, Pending_hits = 92, Reservation_fails = 1976
	L1D_cache_core[5]: Access = 5754, Miss = 2701, Miss_rate = 0.469, Pending_hits = 589, Reservation_fails = 5397
	L1D_cache_core[6]: Access = 5621, Miss = 2179, Miss_rate = 0.388, Pending_hits = 453, Reservation_fails = 3394
	L1D_cache_core[7]: Access = 4139, Miss = 1320, Miss_rate = 0.319, Pending_hits = 68, Reservation_fails = 1725
	L1D_cache_core[8]: Access = 3891, Miss = 1319, Miss_rate = 0.339, Pending_hits = 100, Reservation_fails = 1523
	L1D_cache_core[9]: Access = 4111, Miss = 1507, Miss_rate = 0.367, Pending_hits = 171, Reservation_fails = 1678
	L1D_cache_core[10]: Access = 4113, Miss = 1341, Miss_rate = 0.326, Pending_hits = 94, Reservation_fails = 1641
	L1D_cache_core[11]: Access = 3860, Miss = 1217, Miss_rate = 0.315, Pending_hits = 67, Reservation_fails = 1296
	L1D_cache_core[12]: Access = 3775, Miss = 1327, Miss_rate = 0.352, Pending_hits = 131, Reservation_fails = 1479
	L1D_cache_core[13]: Access = 3917, Miss = 1409, Miss_rate = 0.360, Pending_hits = 164, Reservation_fails = 1836
	L1D_cache_core[14]: Access = 3941, Miss = 1272, Miss_rate = 0.323, Pending_hits = 98, Reservation_fails = 1709
	L1D_total_cache_accesses = 63813
	L1D_total_cache_misses = 22354
	L1D_total_cache_miss_rate = 0.3503
	L1D_total_cache_pending_hits = 2447
	L1D_total_cache_reservation_fails = 30306
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 2006
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1990
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14394
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1531, 
gpgpu_n_tot_thrd_icount = 6850048
gpgpu_n_tot_w_icount = 26758
gpgpu_n_stall_shd_mem = 87199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7354
gpgpu_n_mem_write_global = 15862
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 109082
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 85010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:715	W0_Idle:33828	W0_Scoreboard:402237	W1:5615	W2:1961	W3:2074	W4:1324	W5:876	W6:863	W7:709	W8:640	W9:423	W10:614	W11:437	W12:500	W13:412	W14:369	W15:393	W16:454	W17:546	W18:307	W19:351	W20:270	W21:165	W22:234	W23:198	W24:78	W25:117	W26:158	W27:233	W28:97	W29:73	W30:56	W31:61	W32:22	W33:101	W34:119	W35:56	W36:68	W37:157	W38:107	W39:174	W40:67	W41:180	W42:130	W43:79	W44:90	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:106	W53:39	W54:22	W55:11	W56:11	W57:22	W58:0	W59:44	W60:44	W61:22	W62:22	W63:33	W64:11	W65:22	W66:22	W67:33	W68:0	W69:11	W70:22	W71:22	W72:55	W73:0	W74:11	W75:11	W76:22	W77:52	W78:22	W79:22	W80:22	W81:85	W82:44	W83:33	W84:44	W85:63	W86:11	W87:167	W88:104	W89:11	W90:126	W91:11	W92:41	W93:33	W94:22	W95:33	W96:11	W97:22	W98:52	W99:82	W100:0	W101:52	W102:33	W103:22	W104:11	W105:0	W106:22	W107:41	W108:33	W109:0	W110:11	W111:52	W112:0	W113:33	W114:30	W115:33	W116:41	W117:22	W118:63	W119:63	W120:0	W121:11	W122:22	W123:30	W124:74	W125:93	W126:71	W127:71	W128:11	W129:11	W130:41	W131:0	W132:0	W133:30	W134:0	W135:0	W136:0	W137:11	W138:30	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58832 {8:7354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 668304 {40:15411,72:148,136:303,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1000144 {136:7354,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126896 {8:15862,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 668 
averagemflatency = 192 
max_icnt2mem_latency = 423 
max_icnt2sh_latency = 51414 
mrq_lat_table:1026 	102 	72 	101 	45 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20668 	2483 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7340 	4376 	8215 	3308 	38 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2023 	2638 	2015 	670 	23 	0 	0 	2 	11 	42 	1131 	11452 	3224 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0       669       663       521       513       929       859       866       831         0         0         0         0 
dram[1]:      1119         0         0         0       510       518       519      1118      1112       838       871       835         0         0         0         0 
dram[2]:         0         0         0         0       681      1475       675       665      1113       857       875       843         0         0         0         0 
dram[3]:         0         0         0         0       515       657       519       657       840      1135       879       854         0         0         0         0 
dram[4]:         0         0         0         0       513       679      2049       691       882      2744       847       859         0         0         0         0 
dram[5]:         0         0         0         0       510       519       515       653      1129       854       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1360/52 = 26.153847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 138
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none        1356      1224      1580      1067       934       806      6846      8444    none      none      none      none  
dram[1]:          0    none      none      none        1326      1123      1469      1114       953       917      6091      8823    none      none      none      none  
dram[2]:     none      none      none      none        1352      1739      1385      1259       891      1016      6557      6856    none      none      none      none  
dram[3]:     none      none      none      none        1173      1445      1187      1417       743      1157      6226      6731    none      none      none      none  
dram[4]:     none      none      none      none        1339      1541      1112      1350       897       973     11205      7014    none      none      none      none  
dram[5]:     none      none      none      none        1123      1356      1136      1372       861      1108      8712      6952    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       456       430       512       440       539       387       589       415         0         0         0         0
dram[1]:          0         0         0         0       351       437       658       405       606       388       653       411         0         0         0         0
dram[2]:          0         0         0         0       336       342       588       469       540       495       607       499         0         0         0         0
dram[3]:          0         0         0         0       390       363       404       497       453       605       422       519         0         0         0         0
dram[4]:          0         0         0         0       369       375       466       492       425       522       467       538         0         0         0         0
dram[5]:          0         0         0         0       405       340       429       640       430       668       437       637         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68251 n_nop=67806 n_act=11 n_pre=2 n_req=227 n_rd=410 n_write=22 bw_util=0.01266
n_activity=2276 dram_eff=0.3796
bk0: 6a 68178i bk1: 0a 68248i bk2: 0a 68250i bk3: 0a 68251i bk4: 20a 68191i bk5: 20a 68189i bk6: 64a 68032i bk7: 64a 67945i bk8: 64a 68034i bk9: 64a 67989i bk10: 56a 67903i bk11: 52a 67933i bk12: 0a 68248i bk13: 0a 68249i bk14: 0a 68250i bk15: 0a 68250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0152965
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68251 n_nop=67809 n_act=9 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01269
n_activity=2207 dram_eff=0.3924
bk0: 4a 68230i bk1: 0a 68251i bk2: 0a 68252i bk3: 0a 68252i bk4: 20a 68184i bk5: 20a 68176i bk6: 64a 68006i bk7: 64a 67939i bk8: 64a 68053i bk9: 64a 68028i bk10: 56a 67872i bk11: 52a 67983i bk12: 0a 68248i bk13: 0a 68249i bk14: 0a 68249i bk15: 0a 68249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00870317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68251 n_nop=67811 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01266
n_activity=2223 dram_eff=0.3887
bk0: 0a 68250i bk1: 0a 68252i bk2: 0a 68254i bk3: 0a 68256i bk4: 20a 68196i bk5: 24a 68171i bk6: 64a 68059i bk7: 64a 68006i bk8: 64a 68049i bk9: 64a 67996i bk10: 56a 67867i bk11: 52a 67918i bk12: 0a 68246i bk13: 0a 68247i bk14: 0a 68249i bk15: 0a 68250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00820501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68251 n_nop=67812 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01263
n_activity=2236 dram_eff=0.3855
bk0: 0a 68250i bk1: 0a 68251i bk2: 0a 68252i bk3: 0a 68253i bk4: 20a 68184i bk5: 24a 68161i bk6: 64a 68037i bk7: 64a 67986i bk8: 64a 68072i bk9: 64a 67973i bk10: 56a 67942i bk11: 52a 67928i bk12: 0a 68248i bk13: 0a 68249i bk14: 0a 68250i bk15: 0a 68250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00813175
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68251 n_nop=67814 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01257
n_activity=2322 dram_eff=0.3695
bk0: 0a 68250i bk1: 0a 68252i bk2: 0a 68254i bk3: 0a 68255i bk4: 20a 68172i bk5: 24a 68160i bk6: 64a 67998i bk7: 64a 67966i bk8: 64a 68085i bk9: 64a 67995i bk10: 54a 68001i bk11: 52a 67955i bk12: 0a 68246i bk13: 0a 68249i bk14: 0a 68250i bk15: 0a 68250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00697426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68251 n_nop=67818 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01245
n_activity=2116 dram_eff=0.4017
bk0: 0a 68250i bk1: 0a 68251i bk2: 0a 68251i bk3: 0a 68251i bk4: 20a 68189i bk5: 24a 68168i bk6: 64a 67979i bk7: 64a 67954i bk8: 64a 68077i bk9: 64a 67975i bk10: 52a 67955i bk11: 52a 67990i bk12: 0a 68250i bk13: 0a 68250i bk14: 0a 68250i bk15: 0a 68250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1835, Miss = 105, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 2049, Miss = 100, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1769, Miss = 104, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[3]: Access = 2099, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1802, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1803, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1756, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1748, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2818, Miss = 101, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1803, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2035, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1774, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23291
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0525
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=52977
icnt_total_pkts_simt_to_mem=40210
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.2058
	minimum = 6
	maximum = 107
Network latency average = 17.5639
	minimum = 6
	maximum = 88
Slowest packet = 45294
Flit latency average = 16.2411
	minimum = 6
	maximum = 84
Slowest flit = 91237
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223651
	minimum = 0.0130103 (at node 12)
	maximum = 0.0381337 (at node 7)
Accepted packet rate average = 0.0223651
	minimum = 0.0130103 (at node 12)
	maximum = 0.0381337 (at node 7)
Injected flit rate average = 0.0556802
	minimum = 0.0183939 (at node 12)
	maximum = 0.109466 (at node 23)
Accepted flit rate average= 0.0556802
	minimum = 0.0264693 (at node 17)
	maximum = 0.140422 (at node 7)
Injected packet length average = 2.4896
Accepted packet length average = 2.4896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7303 (7 samples)
	minimum = 6 (7 samples)
	maximum = 91 (7 samples)
Network latency average = 12.3231 (7 samples)
	minimum = 6 (7 samples)
	maximum = 74.8571 (7 samples)
Flit latency average = 12.0407 (7 samples)
	minimum = 6 (7 samples)
	maximum = 71.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0263967 (7 samples)
	minimum = 0.01618 (7 samples)
	maximum = 0.0619034 (7 samples)
Accepted packet rate average = 0.0263967 (7 samples)
	minimum = 0.01618 (7 samples)
	maximum = 0.0619034 (7 samples)
Injected flit rate average = 0.0539516 (7 samples)
	minimum = 0.0282893 (7 samples)
	maximum = 0.103407 (7 samples)
Accepted flit rate average = 0.0539516 (7 samples)
	minimum = 0.0294513 (7 samples)
	maximum = 0.175872 (7 samples)
Injected packet size average = 2.04388 (7 samples)
Accepted packet size average = 2.04388 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 20006 (inst/sec)
gpgpu_simulation_rate = 1202 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,51710)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,51710)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (233,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (233,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (233,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (233,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (233,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (233,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (233,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (239,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (239,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (239,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (245,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (245,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (250,51710), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (251,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 52210  inst.: 917153 (ipc=113.7) sim_rate=20844 (inst/sec) elapsed = 0:0:00:44 / Tue May 12 21:09:14 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (681,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (744,51710), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 745
gpu_sim_insn = 57409
gpu_ipc =      77.0591
gpu_tot_sim_cycle = 52455
gpu_tot_sim_insn = 917696
gpu_tot_ipc =      17.4949
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3770
gpu_stall_icnt2sh    = 25171
gpu_total_sim_rate=20856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14640
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3947, Miss = 1219, Miss_rate = 0.309, Pending_hits = 79, Reservation_fails = 1295
	L1D_cache_core[1]: Access = 4157, Miss = 1455, Miss_rate = 0.350, Pending_hits = 161, Reservation_fails = 1821
	L1D_cache_core[2]: Access = 3792, Miss = 1255, Miss_rate = 0.331, Pending_hits = 112, Reservation_fails = 1540
	L1D_cache_core[3]: Access = 4191, Miss = 1351, Miss_rate = 0.322, Pending_hits = 92, Reservation_fails = 1996
	L1D_cache_core[4]: Access = 4658, Miss = 1496, Miss_rate = 0.321, Pending_hits = 98, Reservation_fails = 1976
	L1D_cache_core[5]: Access = 5762, Miss = 2703, Miss_rate = 0.469, Pending_hits = 595, Reservation_fails = 5397
	L1D_cache_core[6]: Access = 5629, Miss = 2181, Miss_rate = 0.387, Pending_hits = 459, Reservation_fails = 3394
	L1D_cache_core[7]: Access = 4147, Miss = 1322, Miss_rate = 0.319, Pending_hits = 74, Reservation_fails = 1725
	L1D_cache_core[8]: Access = 3907, Miss = 1323, Miss_rate = 0.339, Pending_hits = 112, Reservation_fails = 1523
	L1D_cache_core[9]: Access = 4119, Miss = 1509, Miss_rate = 0.366, Pending_hits = 177, Reservation_fails = 1678
	L1D_cache_core[10]: Access = 4121, Miss = 1343, Miss_rate = 0.326, Pending_hits = 100, Reservation_fails = 1641
	L1D_cache_core[11]: Access = 3868, Miss = 1219, Miss_rate = 0.315, Pending_hits = 73, Reservation_fails = 1296
	L1D_cache_core[12]: Access = 3783, Miss = 1329, Miss_rate = 0.351, Pending_hits = 137, Reservation_fails = 1479
	L1D_cache_core[13]: Access = 3925, Miss = 1411, Miss_rate = 0.359, Pending_hits = 170, Reservation_fails = 1836
	L1D_cache_core[14]: Access = 3949, Miss = 1274, Miss_rate = 0.323, Pending_hits = 104, Reservation_fails = 1709
	L1D_total_cache_accesses = 63955
	L1D_total_cache_misses = 22390
	L1D_total_cache_miss_rate = 0.3501
	L1D_total_cache_pending_hits = 2543
	L1D_total_cache_reservation_fails = 30306
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 2044
	L1C_total_cache_misses = 16
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2028
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17338
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14575
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1546, 
gpgpu_n_tot_thrd_icount = 6929664
gpgpu_n_tot_w_icount = 27069
gpgpu_n_stall_shd_mem = 87311
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7390
gpgpu_n_mem_write_global = 15866
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 113188
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:715	W0_Idle:34130	W0_Scoreboard:406153	W1:5686	W2:1961	W3:2074	W4:1324	W5:876	W6:863	W7:709	W8:640	W9:423	W10:614	W11:437	W12:500	W13:412	W14:369	W15:393	W16:454	W17:546	W18:307	W19:351	W20:270	W21:165	W22:234	W23:198	W24:78	W25:117	W26:158	W27:233	W28:97	W29:73	W30:56	W31:61	W32:22	W33:101	W34:119	W35:56	W36:68	W37:157	W38:107	W39:174	W40:67	W41:180	W42:130	W43:79	W44:90	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:106	W53:39	W54:22	W55:11	W56:11	W57:22	W58:0	W59:44	W60:44	W61:22	W62:22	W63:33	W64:11	W65:22	W66:22	W67:33	W68:0	W69:11	W70:22	W71:22	W72:55	W73:0	W74:11	W75:11	W76:22	W77:52	W78:22	W79:22	W80:22	W81:85	W82:44	W83:33	W84:44	W85:63	W86:11	W87:167	W88:104	W89:11	W90:126	W91:11	W92:41	W93:33	W94:22	W95:33	W96:11	W97:22	W98:52	W99:82	W100:0	W101:52	W102:33	W103:22	W104:11	W105:0	W106:22	W107:41	W108:33	W109:0	W110:11	W111:52	W112:0	W113:33	W114:30	W115:33	W116:41	W117:22	W118:63	W119:63	W120:0	W121:11	W122:22	W123:30	W124:74	W125:93	W126:71	W127:71	W128:11	W129:11	W130:41	W131:0	W132:0	W133:30	W134:0	W135:0	W136:0	W137:11	W138:30	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59120 {8:7390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 668464 {40:15415,72:148,136:303,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1005040 {136:7390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126928 {8:15866,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 668 
averagemflatency = 192 
max_icnt2mem_latency = 423 
max_icnt2sh_latency = 52103 
mrq_lat_table:1026 	102 	72 	101 	45 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20708 	2483 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7380 	4376 	8215 	3308 	38 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2051 	2646 	2015 	670 	23 	0 	0 	2 	11 	42 	1131 	11452 	3228 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       629         0         0         0       669       663       521       513       929       859       866       831         0         0         0         0 
dram[1]:      1119         0         0         0       510       518       519      1118      1112       838       871       835         0         0         0         0 
dram[2]:         0         0         0         0       681      1475       675       665      1113       857       875       843         0         0         0         0 
dram[3]:         0         0         0         0       515       657       519       657       840      1135       879       854         0         0         0         0 
dram[4]:         0         0         0         0       513       679      2049       691       882      2744       847       859         0         0         0         0 
dram[5]:         0         0         0         0       510       519       515       653      1129       854       851       863         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 42.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1360/52 = 26.153847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        14        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 138
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none        1356      1224      1580      1067       938       806      6854      8464    none      none      none      none  
dram[1]:          0    none      none      none        1326      1123      1469      1114       953       921      6101      8839    none      none      none      none  
dram[2]:     none      none      none      none        1352      1739      1385      1259       891      1016      6568      6864    none      none      none      none  
dram[3]:     none      none      none      none        1173      1445      1187      1422       743      1157      6233      6739    none      none      none      none  
dram[4]:     none      none      none      none        1339      1541      1112      1355       897       973     11220      7022    none      none      none      none  
dram[5]:     none      none      none      none        1123      1356      1136      1372       861      1108      8732      6960    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       456       430       512       440       539       387       589       415         0         0         0         0
dram[1]:          0         0         0         0       351       437       658       405       606       388       653       411         0         0         0         0
dram[2]:          0         0         0         0       336       342       588       469       540       495       607       499         0         0         0         0
dram[3]:          0         0         0         0       390       363       404       497       453       605       422       519         0         0         0         0
dram[4]:          0         0         0         0       369       375       466       492       425       522       467       538         0         0         0         0
dram[5]:          0         0         0         0       405       340       429       640       430       668       437       637         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69234 n_nop=68789 n_act=11 n_pre=2 n_req=227 n_rd=410 n_write=22 bw_util=0.01248
n_activity=2276 dram_eff=0.3796
bk0: 6a 69161i bk1: 0a 69231i bk2: 0a 69233i bk3: 0a 69234i bk4: 20a 69174i bk5: 20a 69172i bk6: 64a 69015i bk7: 64a 68928i bk8: 64a 69017i bk9: 64a 68972i bk10: 56a 68886i bk11: 52a 68916i bk12: 0a 69231i bk13: 0a 69232i bk14: 0a 69233i bk15: 0a 69233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0150793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69234 n_nop=68792 n_act=9 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01251
n_activity=2207 dram_eff=0.3924
bk0: 4a 69213i bk1: 0a 69234i bk2: 0a 69235i bk3: 0a 69235i bk4: 20a 69167i bk5: 20a 69159i bk6: 64a 68989i bk7: 64a 68922i bk8: 64a 69036i bk9: 64a 69011i bk10: 56a 68855i bk11: 52a 68966i bk12: 0a 69231i bk13: 0a 69232i bk14: 0a 69232i bk15: 0a 69232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0085796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69234 n_nop=68794 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01248
n_activity=2223 dram_eff=0.3887
bk0: 0a 69233i bk1: 0a 69235i bk2: 0a 69237i bk3: 0a 69239i bk4: 20a 69179i bk5: 24a 69154i bk6: 64a 69042i bk7: 64a 68989i bk8: 64a 69032i bk9: 64a 68979i bk10: 56a 68850i bk11: 52a 68901i bk12: 0a 69229i bk13: 0a 69230i bk14: 0a 69232i bk15: 0a 69233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00808851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69234 n_nop=68795 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01245
n_activity=2236 dram_eff=0.3855
bk0: 0a 69233i bk1: 0a 69234i bk2: 0a 69235i bk3: 0a 69236i bk4: 20a 69167i bk5: 24a 69144i bk6: 64a 69020i bk7: 64a 68969i bk8: 64a 69055i bk9: 64a 68956i bk10: 56a 68925i bk11: 52a 68911i bk12: 0a 69231i bk13: 0a 69232i bk14: 0a 69233i bk15: 0a 69233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00801629
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69234 n_nop=68797 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01239
n_activity=2322 dram_eff=0.3695
bk0: 0a 69233i bk1: 0a 69235i bk2: 0a 69237i bk3: 0a 69238i bk4: 20a 69155i bk5: 24a 69143i bk6: 64a 68981i bk7: 64a 68949i bk8: 64a 69068i bk9: 64a 68978i bk10: 54a 68984i bk11: 52a 68938i bk12: 0a 69229i bk13: 0a 69232i bk14: 0a 69233i bk15: 0a 69233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00687523
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69234 n_nop=68801 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01228
n_activity=2116 dram_eff=0.4017
bk0: 0a 69233i bk1: 0a 69234i bk2: 0a 69234i bk3: 0a 69234i bk4: 20a 69172i bk5: 24a 69151i bk6: 64a 68962i bk7: 64a 68937i bk8: 64a 69060i bk9: 64a 68958i bk10: 52a 68938i bk11: 52a 68973i bk12: 0a 69233i bk13: 0a 69233i bk14: 0a 69233i bk15: 0a 69233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0111073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1838, Miss = 105, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 2054, Miss = 100, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1772, Miss = 104, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[3]: Access = 2104, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1805, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1805, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1758, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1751, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2822, Miss = 101, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1806, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2040, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23331
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0524
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=53161
icnt_total_pkts_simt_to_mem=40254
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.875
	minimum = 6
	maximum = 22
Network latency average = 8.475
	minimum = 6
	maximum = 19
Slowest packet = 46643
Flit latency average = 6.88596
	minimum = 6
	maximum = 15
Slowest flit = 93364
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00397713
	minimum = 0.00268456 (at node 0)
	maximum = 0.00805369 (at node 2)
Accepted packet rate average = 0.00397713
	minimum = 0.00268456 (at node 0)
	maximum = 0.00805369 (at node 2)
Injected flit rate average = 0.0113348
	minimum = 0.00268456 (at node 0)
	maximum = 0.033557 (at node 18)
Accepted flit rate average= 0.0113348
	minimum = 0.00268456 (at node 20)
	maximum = 0.0295302 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8734 (8 samples)
	minimum = 6 (8 samples)
	maximum = 82.375 (8 samples)
Network latency average = 11.8421 (8 samples)
	minimum = 6 (8 samples)
	maximum = 67.875 (8 samples)
Flit latency average = 11.3963 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0235942 (8 samples)
	minimum = 0.0144931 (8 samples)
	maximum = 0.0551722 (8 samples)
Accepted packet rate average = 0.0235942 (8 samples)
	minimum = 0.0144931 (8 samples)
	maximum = 0.0551722 (8 samples)
Injected flit rate average = 0.0486245 (8 samples)
	minimum = 0.0250887 (8 samples)
	maximum = 0.094676 (8 samples)
Accepted flit rate average = 0.0486245 (8 samples)
	minimum = 0.0261055 (8 samples)
	maximum = 0.157579 (8 samples)
Injected packet size average = 2.06086 (8 samples)
Accepted packet size average = 2.06086 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 20856 (inst/sec)
gpgpu_simulation_rate = 1192 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 44266.878906 (ms)
Result stored in result.txt
