CAP 1.0;

// CAP pattern converted by STIL2CAP Version 1.0.4.0
// Date:          Nov 05 10:30:20 2021
// Source STIL:   C:\Users\huawei\Desktop\stil2cap_V1040\Hi1151A_DR2W_template_test.stil

Signals {
    DBB_GPIO7       InOut;
    DBB_GPIO6       In;
}

SignalGroups {
    AllPin = DBB_GPIO7+ DBB_GPIO6;
}

TimingBlock {
	TS1_0                0;
}

Pattern {
    (AllPin)
             > TS1_0    01; // cycle 0	
             > TS1_0    01; // cycle 1
             > TS1_0    01; // cycle 2
             > TS1_0    01; // cycle 3
             > TS1_0    01; // cycle 4
             > TS1_0    11; // cycle 5 synchronization
             > TS1_0    01; // cycle 6 read = 1; write = 0;
             > TS1_0    01; // cycle 7 MSB Addr
             > TS1_0    01; // cycle 8 
             > TS1_0    01; // cycle 9 
             > TS1_0    01; // cycle 10 
             > TS1_0    01; // cycle 11 
             > TS1_0    01; // cycle 12 
             > TS1_0    01; // cycle 13 
             > TS1_0    01; // cycle 14 
             > TS1_0    01; // cycle 15 
             > TS1_0    01; // cycle 16
             > TS1_0    01; // cycle 17
             > TS1_0    01; // cycle 18
             > TS1_0    01; // cycle 19
             > TS1_0    01; // cycle 20
             > TS1_0    01; // cycle 21
             > TS1_0    01; // cycle 22 LSB Addr
             > TS1_0    01; // cycle 23 MSB Data
             > TS1_0    01; // cycle 24
             > TS1_0    01; // cycle 25 
             > TS1_0    01; // cycle 26 
             > TS1_0    01; // cycle 27 
             > TS1_0    01; // cycle 28 
             > TS1_0    01; // cycle 29 
             > TS1_0    01; // cycle 30 
             > TS1_0    01; // cycle 31 
             > TS1_0    01; // cycle 32 
             > TS1_0    01; // cycle 33 
             > TS1_0    01; // cycle 34 
             > TS1_0    01; // cycle 35 
             > TS1_0    01; // cycle 36 
             > TS1_0    01; // cycle 37 
             > TS1_0    01; // cycle 38 LSB Data
             > TS1_0    01; // cycle 39 stop
             > TS1_0    01; // cycle 40 
             > TS1_0    01; // cycle 41
             > TS1_0    01; // cycle 42
             > TS1_0    01; // cycle 43
             > TS1_0    01; // cycle 44 
             > TS1_0    01; // cycle 45
             > TS1_0    01; // cycle 46
             > TS1_0    01; // cycle 47
             > TS1_0    01; // cycle 48
             > TS1_0    01; // cycle 49
             > TS1_0    01; // cycle 50
}
		