module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
); //
    wire [3:0] q1, q2, q3;

    bcdcount counter0 (clk, reset, c_enable[0], q1);
    bcdcount counter1 (clk, reset, c_enable[1], q2);
    bcdcount counter2 (clk, reset, c_enable[2], q3);
    
    assign c_enable = {q2 == 4'd9 & q1 == 4'd9, q1 == 4'd9, 1'b1};
    assign OneHertz = (q3 == 4'd9) & (q2 == 4'd9) & (q1 == 4'd9);
endmodule
