<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: include/regs/xmega_adc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_adc.h File Reference</h1>
<p>XMEGA ADC and ADC Channel Register Interface.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="memory-map_8h_source.html">chip/memory-map.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__adc_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4a62382976860438a14af799a52f6146"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaf6d884547ef6686ac2f360371afa4e13">ADC_CTRLA</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register A.  <a href="group__adc__regs__group.html#gaf6d884547ef6686ac2f360371afa4e13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gab163fd33f1af53ffd1fb64ebad3825e2">ADC_CTRLB</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register B.  <a href="group__adc__regs__group.html#gab163fd33f1af53ffd1fb64ebad3825e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga278ef01cfdfcc83b985d853d36461b41">ADC_REFCTRL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reference control.  <a href="group__adc__regs__group.html#ga278ef01cfdfcc83b985d853d36461b41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac17155e6293ba740b7ce234e52e22290">ADC_EVCTRL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event control.  <a href="group__adc__regs__group.html#gac17155e6293ba740b7ce234e52e22290"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gab1d0703f6d84b37cbaa587a1a4515dd4">ADC_PRESCALER</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC clock prescaling.  <a href="group__adc__regs__group.html#gab1d0703f6d84b37cbaa587a1a4515dd4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga8b87827557538ed8f1f725834346b2e3">ADC_INTFLAGS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt flags for ADC channels.  <a href="group__adc__regs__group.html#ga8b87827557538ed8f1f725834346b2e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaf56445315c08bca6e50a2150929dbb12">ADC_TEMP</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temporary register for 16-bit reads.  <a href="group__adc__regs__group.html#gaf56445315c08bca6e50a2150929dbb12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga770fb14c2a7256ae8327b988da6d955d">ADC_CALL</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC calibration low byte.  <a href="group__adc__regs__group.html#ga770fb14c2a7256ae8327b988da6d955d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac662ae1238c023e4c93e53b157743c12">ADC_CALH</a>&nbsp;&nbsp;&nbsp;0x0D</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC calibration high byte.  <a href="group__adc__regs__group.html#gac662ae1238c023e4c93e53b157743c12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gad114033479be6236eb55745e0eb11518">ADC_CH0RESL</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 result low byte.  <a href="group__adc__regs__group.html#gad114033479be6236eb55745e0eb11518"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga8962630ef985aaf8d8ba4462cd59dcad">ADC_CH0RESH</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 result high byte.  <a href="group__adc__regs__group.html#ga8962630ef985aaf8d8ba4462cd59dcad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga26ef7aaa40e0d325a67ea1ad1f7fe001">ADC_CH1RESL</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 result low byte.  <a href="group__adc__regs__group.html#ga26ef7aaa40e0d325a67ea1ad1f7fe001"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga11737efa7654a4586037e01e95510206">ADC_CH1RESH</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 result high byte.  <a href="group__adc__regs__group.html#ga11737efa7654a4586037e01e95510206"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga28add6600fedfc5dce23be489ad95353">ADC_CH2RESL</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 result low byte.  <a href="group__adc__regs__group.html#ga28add6600fedfc5dce23be489ad95353"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga1d46001eaa99dce30fc8442080fbf2fc">ADC_CH2RESH</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 result high byte.  <a href="group__adc__regs__group.html#ga1d46001eaa99dce30fc8442080fbf2fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga7e52154fee7b6ff224f137c4fc75ea91">ADC_CH3RESL</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 result low byte.  <a href="group__adc__regs__group.html#ga7e52154fee7b6ff224f137c4fc75ea91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga6640a6c433a5768a1a49e45a3069a2b4">ADC_CH3RESH</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 result high byte.  <a href="group__adc__regs__group.html#ga6640a6c433a5768a1a49e45a3069a2b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gad9a222455850befdddb60efff5b2ae86">ADC_CMPL</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC compare low byte.  <a href="group__adc__regs__group.html#gad9a222455850befdddb60efff5b2ae86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5ff63a4eb46cdf0c8892c43dd208ddbc">ADC_CMPH</a>&nbsp;&nbsp;&nbsp;0x19</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC compare high byte.  <a href="group__adc__regs__group.html#ga5ff63a4eb46cdf0c8892c43dd208ddbc"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in CTRLA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp777ffde28bb7158a63b1de16537b5ea8"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga67a2475edec76d18872df09c7a7ce9ab">ADC_ENABLE_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC enable.  <a href="group__adc__regs__group.html#ga67a2475edec76d18872df09c7a7ce9ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae3408de8859d09169ad2f190b67fff0c">ADC_FLUSH_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC flush.  <a href="group__adc__regs__group.html#gae3408de8859d09169ad2f190b67fff0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae553dcfd309f877a488b2a8b082d1e4a">ADC_CHSTART_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel start single conversion.  <a href="group__adc__regs__group.html#gae553dcfd309f877a488b2a8b082d1e4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga079b9f825a7394db524f5f141a7453da">ADC_CHSTART_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel start single conversion.  <a href="group__adc__regs__group.html#ga079b9f825a7394db524f5f141a7453da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga3ab1f01774cf004afa63d0455d51da49">ADC_DMASEL_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel DMA request selection.  <a href="group__adc__regs__group.html#ga3ab1f01774cf004afa63d0455d51da49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga74e93aa8661bc39edc46a19079914d79">ADC_DMASEL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel DMA request selection.  <a href="group__adc__regs__group.html#ga74e93aa8661bc39edc46a19079914d79"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CHSTART bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb60e52eec9cbb241931fa43daddec311"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac19a6df32e64638964430ae84cca7b76">ADC_CHSTART_0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 0.  <a href="group__adc__regs__group.html#gac19a6df32e64638964430ae84cca7b76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5f758c13e8049c0e4ef3bdc6f519b989">ADC_CHSTART_1</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 1.  <a href="group__adc__regs__group.html#ga5f758c13e8049c0e4ef3bdc6f519b989"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gacb599fa91833e4fe935967ed14d0fb65">ADC_CHSTART_2</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 2.  <a href="group__adc__regs__group.html#gacb599fa91833e4fe935967ed14d0fb65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga2ec2c8236f3e204da8946ff9bd8a7282">ADC_CHSTART_3</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on ADC channel 3.  <a href="group__adc__regs__group.html#ga2ec2c8236f3e204da8946ff9bd8a7282"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">DMASEL bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp413cf8da793362801277239eeb560b4b"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gabde1ac420ec745d4a2fa2058d386adac">ADC_DMASEL_OFF</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No combined DMA request.  <a href="group__adc__regs__group.html#gabde1ac420ec745d4a2fa2058d386adac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga7084179500a1cf14487a7947b4b34a8a">ADC_DMASEL_CH01</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 and 1 can trigger DMA.  <a href="group__adc__regs__group.html#ga7084179500a1cf14487a7947b4b34a8a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5f3de0f01602bae2a97aad0f0cded74f">ADC_DMASEL_CH012</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0, 1 and 2 can trigger DMA.  <a href="group__adc__regs__group.html#ga5f3de0f01602bae2a97aad0f0cded74f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae9679fe90856c81b217eeaa55bc2ba9a">ADC_DMASEL_CH0123</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">All ADC channels can trigger DMA.  <a href="group__adc__regs__group.html#gae9679fe90856c81b217eeaa55bc2ba9a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in CTRLB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf26a9e5e7313a1b7a2f1eb47b704a592"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae1ff551bc5ce7c08c72fc7303f56cc78">ADC_RESOLUTION_START</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC conversion resolution.  <a href="group__adc__regs__group.html#gae1ff551bc5ce7c08c72fc7303f56cc78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga39acdef47d17a5aa1fe40b52b9bbe57e">ADC_RESOLUTION_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC conversion resolution.  <a href="group__adc__regs__group.html#ga39acdef47d17a5aa1fe40b52b9bbe57e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga74bb56e6ac245d0deb248996c16530cf">ADC_FREERUN_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC free running mode.  <a href="group__adc__regs__group.html#ga74bb56e6ac245d0deb248996c16530cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga42c5ee97d435c87cbd2f78efec636708">ADC_CONVMODE_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC signed/unsigned conversion mode.  <a href="group__adc__regs__group.html#ga42c5ee97d435c87cbd2f78efec636708"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">RESOLUTION bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf1e6054a7d970d53c78fb0a6e7683b1a"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac1c41d620b2ca698d257aaa1f6de82e5">ADC_RESOLUTION_12BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12-bit result, right adjusted  <a href="group__adc__regs__group.html#gac1c41d620b2ca698d257aaa1f6de82e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga602571a2293ba97c8a6177277c0e11c9">ADC_RESOLUTION_8BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit result, right adjusted  <a href="group__adc__regs__group.html#ga602571a2293ba97c8a6177277c0e11c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga7239c3867c4ce8fb3a68c45b2bea3dd7">ADC_RESOLUTION_LEFT12BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12-bit result, left adjusted  <a href="group__adc__regs__group.html#ga7239c3867c4ce8fb3a68c45b2bea3dd7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in REFCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp86626150f3b1e33aa27cc43e60551bda"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga33625dfa8ea444f7bd4a5083515f0b31">ADC_TEMPREF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable temperature reference for measurement.  <a href="group__adc__regs__group.html#ga33625dfa8ea444f7bd4a5083515f0b31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga66f4b3f90ecfda0f5e0abdfb2655a9b1">ADC_BANDGAP_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable bandgap for measurement.  <a href="group__adc__regs__group.html#ga66f4b3f90ecfda0f5e0abdfb2655a9b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa898768b35fd6bfd2591d9103ac5773f">ADC_REFSEL_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC reference selection.  <a href="group__adc__regs__group.html#gaa898768b35fd6bfd2591d9103ac5773f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae40eed1f76821ac38592f233e9749e61">ADC_REFSEL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC reference selection.  <a href="group__adc__regs__group.html#gae40eed1f76821ac38592f233e9749e61"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">REFSEL bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpde5cf8d75a6067f579140b658c1956f5"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaec5f536976d3b250e7d2d13341518901">ADC_REFSEL_INT1V</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 1.00 V as reference.  <a href="group__adc__regs__group.html#gaec5f536976d3b250e7d2d13341518901"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae407869826e0360657971c2550ea84d5">ADC_REFSEL_INTVCC</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal VCC/1.6 V as reference.  <a href="group__adc__regs__group.html#gae407869826e0360657971c2550ea84d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga4fbfc7c82eb48adc89440cdbaed8e5d2">ADC_REFSEL_AREFA</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reference from AREFA.  <a href="group__adc__regs__group.html#ga4fbfc7c82eb48adc89440cdbaed8e5d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga43c7360dd13e90ae7ca0f1e804a192f7">ADC_REFSEL_AREFB</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reference from AREFB.  <a href="group__adc__regs__group.html#ga43c7360dd13e90ae7ca0f1e804a192f7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in EVCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0618a11360ea6b413656bd717160a5b3"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa94ddd5a7783adc8ef8bf33eb31da620">ADC_EVACT_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event mode.  <a href="group__adc__regs__group.html#gaa94ddd5a7783adc8ef8bf33eb31da620"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga3cd12a6d4384be9e11fbb359c759840e">ADC_EVACT_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event mode.  <a href="group__adc__regs__group.html#ga3cd12a6d4384be9e11fbb359c759840e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga00dda5c4dc269f6970a5f2eb76431307">ADC_EVSEL_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event line selection.  <a href="group__adc__regs__group.html#ga00dda5c4dc269f6970a5f2eb76431307"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga604b08837c647193efd667a7dbcf3935">ADC_EVSEL_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC event line selection.  <a href="group__adc__regs__group.html#ga604b08837c647193efd667a7dbcf3935"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga78a0a9d02682fe4e0f7a6f1e2e36ff2f">ADC_SWEEP_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel sweep selection.  <a href="group__adc__regs__group.html#ga78a0a9d02682fe4e0f7a6f1e2e36ff2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaad67d5fb736045ffea294870ef68bdea">ADC_SWEEP_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel sweep selection.  <a href="group__adc__regs__group.html#gaad67d5fb736045ffea294870ef68bdea"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">EVACT bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4f7578b4706f71364107c8ff113964aa"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga316825e64c69488d6f90a509a45d4d3d">ADC_EVACT_NONE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">&lt; No event action  <a href="group__adc__regs__group.html#ga316825e64c69488d6f90a509a45d4d3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5340d4a0958c03ed7aeda90fec8cf8d2">ADC_EVACT_CH0</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lowest event line triggers conversion on ADC channel 0.  <a href="group__adc__regs__group.html#ga5340d4a0958c03ed7aeda90fec8cf8d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa4bda8dd081eb469249dd04155e1bf2f">ADC_EVACT_CH01</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two lowest event lines trigger conversions on ADC channels 0 and 1.  <a href="group__adc__regs__group.html#gaa4bda8dd081eb469249dd04155e1bf2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5b1208bfe8a28d4cc8e0da5fac5759b1">ADC_EVACT_CH012</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three lowest event lines trigger conversions on ADC channels 0, 1 and 2.  <a href="group__adc__regs__group.html#ga5b1208bfe8a28d4cc8e0da5fac5759b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga45098aac4e800857651c2d99d03e42a4">ADC_EVACT_CH0123</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">All event lines trigger conversions on the respective ADC channels.  <a href="group__adc__regs__group.html#ga45098aac4e800857651c2d99d03e42a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga1f7cc0240e423e78364224c8dbe5bfc5">ADC_EVACT_SWEEP</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lowest event line triggers channel sweep.  <a href="group__adc__regs__group.html#ga1f7cc0240e423e78364224c8dbe5bfc5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5fcad49039920d5c2985b21ad0e1bf4a">ADC_EVACT_SYNCSWEEP</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lowest event line triggers channel sweep with synchronization.  <a href="group__adc__regs__group.html#ga5fcad49039920d5c2985b21ad0e1bf4a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">EVSEL bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf3a814f86fa210e356f08b7d40ee4ed4"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga1816a7e3ddadf5da9f223ccea0ff62ac">ADC_EVSEL_0123</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 0, 1, 2 and 3 as event lines.  <a href="group__adc__regs__group.html#ga1816a7e3ddadf5da9f223ccea0ff62ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga22aec3d9ce80c47d7f56f2d638d99f88">ADC_EVSEL_1234</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 1, 2, 3 and 4 as event lines.  <a href="group__adc__regs__group.html#ga22aec3d9ce80c47d7f56f2d638d99f88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac9290602b8bad294b21bbe9d7668a142">ADC_EVSEL_2345</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 2, 3, 4 and 5 as event lines.  <a href="group__adc__regs__group.html#gac9290602b8bad294b21bbe9d7668a142"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga6387a13fddabfbeb363231e1ead6824a">ADC_EVSEL_3456</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 3, 4, 5 and 6 as event lines.  <a href="group__adc__regs__group.html#ga6387a13fddabfbeb363231e1ead6824a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga2a01100742aa7c4dd4bda02624866cbc">ADC_EVSEL_4567</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 4, 5, 6 and 7 as event lines.  <a href="group__adc__regs__group.html#ga2a01100742aa7c4dd4bda02624866cbc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gad8963b9e516239e4bde637cad99b6607">ADC_EVSEL_567</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 5, 6, and 7 as event lines.  <a href="group__adc__regs__group.html#gad8963b9e516239e4bde637cad99b6607"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga3b4df1b454dbe988f38aa353d9faa546">ADC_EVSEL_67</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channels 6 and 7 as event lines.  <a href="group__adc__regs__group.html#ga3b4df1b454dbe988f38aa353d9faa546"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga31f019447a405436e37247ca7a9b7456">ADC_EVSEL_7</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event channel 7 as event line.  <a href="group__adc__regs__group.html#ga31f019447a405436e37247ca7a9b7456"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">SWEEP bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp85d9f9510925e7345867daf569a19cab"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga31d35ed34539ef5285090ea7d9caf784">ADC_SWEEP_0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep ADC channel 0 only.  <a href="group__adc__regs__group.html#ga31d35ed34539ef5285090ea7d9caf784"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga6b2048015e976c5a193baad15e78f7df">ADC_SWEEP_01</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep ADC channels 0 and 1.  <a href="group__adc__regs__group.html#ga6b2048015e976c5a193baad15e78f7df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac9db9bd543cb1208a793215675284720">ADC_SWEEP_012</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep ADC channels 0, 1 and 2.  <a href="group__adc__regs__group.html#gac9db9bd543cb1208a793215675284720"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gab1907ecb9fad7be927b2974ae40b5f15">ADC_SWEEP_0123</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sweep all ADC channels.  <a href="group__adc__regs__group.html#gab1907ecb9fad7be927b2974ae40b5f15"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in PRESCALER</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp1fdd58c9533fab8b74c7d33aded0b7aa"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga0982aa94c9f8a1bc7ce273e29a13f247">ADC_PRESCALER_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC clock prescaling.  <a href="group__adc__regs__group.html#ga0982aa94c9f8a1bc7ce273e29a13f247"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga265ea3ef077c39199488d8c3e3f82a66">ADC_PRESCALER_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC clock prescaling.  <a href="group__adc__regs__group.html#ga265ea3ef077c39199488d8c3e3f82a66"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">PRESCALER bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp704a6ee0da52fc3ddebc5699f1dea579"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga62a58c75c3a24f086d84f60bf3afd33a">ADC_PRESCALER_DIV4</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 4.  <a href="group__adc__regs__group.html#ga62a58c75c3a24f086d84f60bf3afd33a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gae973f3cc1fc9374a4b8f9c55f3a8eb10">ADC_PRESCALER_DIV8</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 8.  <a href="group__adc__regs__group.html#gae973f3cc1fc9374a4b8f9c55f3a8eb10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga96e2a988db479997383ccea7ec5e819c">ADC_PRESCALER_DIV16</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 16.  <a href="group__adc__regs__group.html#ga96e2a988db479997383ccea7ec5e819c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaac043e62fbfa506d4bf18588935221f2">ADC_PRESCALER_DIV32</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 32.  <a href="group__adc__regs__group.html#gaac043e62fbfa506d4bf18588935221f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gadd0b9e0fb712bf3d85686cd9dfe1fb76">ADC_PRESCALER_DIV64</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 64.  <a href="group__adc__regs__group.html#gadd0b9e0fb712bf3d85686cd9dfe1fb76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga8fd38c31812fd08c401502907577f3f8">ADC_PRESCALER_DIV128</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 128.  <a href="group__adc__regs__group.html#ga8fd38c31812fd08c401502907577f3f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga01602c5853d9e7d791eb3c1844203fee">ADC_PRESCALER_DIV256</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 256.  <a href="group__adc__regs__group.html#ga01602c5853d9e7d791eb3c1844203fee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga4917e5a3b9a9d261d500e7d2c2eca0da">ADC_PRESCALER_DIV512</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale peripheral clock by 512.  <a href="group__adc__regs__group.html#ga4917e5a3b9a9d261d500e7d2c2eca0da"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in INTFLAGS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp109e4b8ee3cad2584e31cbf2d13c853e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5582dd7fd04a3badcfe96dcbef4d3852">ADC_CH0IF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 interrupt flag.  <a href="group__adc__regs__group.html#ga5582dd7fd04a3badcfe96dcbef4d3852"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga5163305da22745f80802cecc65e957cd">ADC_CH1IF_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 interrupt flag.  <a href="group__adc__regs__group.html#ga5163305da22745f80802cecc65e957cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gac835d9be27ea92a8d6656a27fa316a3d">ADC_CH2IF_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 interrupt flag.  <a href="group__adc__regs__group.html#gac835d9be27ea92a8d6656a27fa316a3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga19f006169f687942a88fa533a72ada63">ADC_CH3IF_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 interrupt flag.  <a href="group__adc__regs__group.html#ga19f006169f687942a88fa533a72ada63"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga80ecdd953589e207c152f152825b0c66">ADC_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; ADC_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__adc__regs__group.html#ga80ecdd953589e207c152f152825b0c66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga4abfc318fce4f4456c9791186882e2d8">ADC_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; ADC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__adc__regs__group.html#ga4abfc318fce4f4456c9791186882e2d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaea23d77004aa1cbf0628e4ef26db80b9">ADC_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; ADC_##name##_SIZE) - 1) &lt;&lt; ADC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__adc__regs__group.html#gaea23d77004aa1cbf0628e4ef26db80b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga452969ff21b7e5fdc610e3ec6008284d">ADC_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__adc__regs__group.html#ga452969ff21b7e5fdc610e3ec6008284d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa21be154a84e1083a54b00e57199c22c">ADC_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__adc__regs__group.html#gaa21be154a84e1083a54b00e57199c22c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#gaa16fd47ee4b92730eab49f5f3e792e6b">adc_read_reg</a>(base, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADC_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of register <em>reg</em> on ADC with base address <em>base</em>.  <a href="group__adc__regs__group.html#gaa16fd47ee4b92730eab49f5f3e792e6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__regs__group.html#ga083b8efeb02f2acb1199cc99e377d77c">adc_write_reg</a>(base, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADC_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to register <em>reg</em> on ADC with base address <em>base</em>.  <a href="group__adc__regs__group.html#ga083b8efeb02f2acb1199cc99e377d77c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel register group offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa338bebc9769fc511c5a8290cb32af85"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf85f91352c5960ce1e5c1ab460be1bb1">ADCCH_CH0</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 register group.  <a href="group__adcch__regs__group.html#gaf85f91352c5960ce1e5c1ab460be1bb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga955835d51d3887cda68daa753463d0d8">ADCCH_CH1</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 register group.  <a href="group__adcch__regs__group.html#ga955835d51d3887cda68daa753463d0d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac750420dba29e3aaf80ece77379d40c3">ADCCH_CH2</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 register group.  <a href="group__adcch__regs__group.html#gac750420dba29e3aaf80ece77379d40c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa458bff669dd0a9e388ecc8f54b7ee49">ADCCH_CH3</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 register group.  <a href="group__adcch__regs__group.html#gaa458bff669dd0a9e388ecc8f54b7ee49"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel register offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd98b21279411d03a525a9b7c474d52a4"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gae3d2fc1a28b1d7643aff23f4c908e1e8">ADCCH_CTRL</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel control.  <a href="group__adcch__regs__group.html#gae3d2fc1a28b1d7643aff23f4c908e1e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gab43c84800324474dbf5e900b367d7b65">ADCCH_MUXCTRL</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel MUX control.  <a href="group__adcch__regs__group.html#gab43c84800324474dbf5e900b367d7b65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaeb126dcf8f6dbe4fcf7ae51d4caf3978">ADCCH_INTCTRL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt control.  <a href="group__adcch__regs__group.html#gaeb126dcf8f6dbe4fcf7ae51d4caf3978"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga5c542bd73b37d3b19b301fc0a0494933">ADCCH_INTFLAG</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt flag.  <a href="group__adcch__regs__group.html#ga5c542bd73b37d3b19b301fc0a0494933"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gadfe133a8921484b3085f3c1f2ccf3298">ADCCH_RESL</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel result low byte.  <a href="group__adcch__regs__group.html#gadfe133a8921484b3085f3c1f2ccf3298"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gab21bc9835be22b983b8eddd6013db928">ADCCH_RESH</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel result high byte.  <a href="group__adcch__regs__group.html#gab21bc9835be22b983b8eddd6013db928"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in channel CTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc622b4ed5f8aec1b457978aede7fbd99"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaccc8f2ac9d2f87b9347d9633ad4b082e">ADCCH_INPUTMODE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel input mode.  <a href="group__adcch__regs__group.html#gaccc8f2ac9d2f87b9347d9633ad4b082e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga8587f13f24569b7d15a71c66e4ceda7f">ADCCH_INPUTMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel input mode.  <a href="group__adcch__regs__group.html#ga8587f13f24569b7d15a71c66e4ceda7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga591956b5db865462c40e70c61217d277">ADCCH_GAIN_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel gain setting.  <a href="group__adcch__regs__group.html#ga591956b5db865462c40e70c61217d277"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga318c6aabab6c36a592dde79775a39bd0">ADCCH_GAIN_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel gain setting.  <a href="group__adcch__regs__group.html#ga318c6aabab6c36a592dde79775a39bd0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga557d87ee0547561dc14e76bee027bccc">ADCCH_START_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on channel.  <a href="group__adcch__regs__group.html#ga557d87ee0547561dc14e76bee027bccc"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">INPUTMODE bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6ba8a33144c514844a8bacf3314c570f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac2fdd00ef4b2fb67c5d9562ffca01494">ADCCH_INPUTMODE_INTERNAL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal input signal.  <a href="group__adcch__regs__group.html#gac2fdd00ef4b2fb67c5d9562ffca01494"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaeb6855b78a0777ebc74527615b16f224">ADCCH_INPUTMODE_SINGLEENDED</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single-ended input signal.  <a href="group__adcch__regs__group.html#gaeb6855b78a0777ebc74527615b16f224"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gadd618d22bfad86a63b809af9cb9ded69">ADCCH_INPUTMODE_DIFF</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Differential input signal.  <a href="group__adcch__regs__group.html#gadd618d22bfad86a63b809af9cb9ded69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga91e0449648f997f5dc645916d1747910">ADCCH_INPUTMODE_DIFFWGAIN</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Differential input signal with gain.  <a href="group__adcch__regs__group.html#ga91e0449648f997f5dc645916d1747910"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">GAIN bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7de15be7e0ab9db70d10d04fbb706033"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga0465afeaee091a27bb1a2b2f1b0eab0e">ADCCH_GAIN_1X</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unity gain for differential signal.  <a href="group__adcch__regs__group.html#ga0465afeaee091a27bb1a2b2f1b0eab0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3056b84fc0d73cdb2e2be1c9566cecab">ADCCH_GAIN_2X</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2x gain for differential signal  <a href="group__adcch__regs__group.html#ga3056b84fc0d73cdb2e2be1c9566cecab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7ab76ab2eb2bb126758b4417eba94d42">ADCCH_GAIN_4X</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4x gain for differential signal  <a href="group__adcch__regs__group.html#ga7ab76ab2eb2bb126758b4417eba94d42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gad78e6928dc89b0b1de4be0353f6e806d">ADCCH_GAIN_8X</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8x gain for differential signal  <a href="group__adcch__regs__group.html#gad78e6928dc89b0b1de4be0353f6e806d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3bb0914ec1da02ecd3c7b23953fbdfc6">ADCCH_GAIN_16X</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16x gain for differential signal  <a href="group__adcch__regs__group.html#ga3bb0914ec1da02ecd3c7b23953fbdfc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3fd4ab7d5cd2beaaf5e3075a641e8c9a">ADCCH_GAIN_32X</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32x gain for differential signal  <a href="group__adcch__regs__group.html#ga3fd4ab7d5cd2beaaf5e3075a641e8c9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf6cfc04b7e55c845256280d2e70e0645">ADCCH_GAIN_64X</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">64x gain for differential signal  <a href="group__adcch__regs__group.html#gaf6cfc04b7e55c845256280d2e70e0645"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in channel MUXCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb67edc48911b1be3903897f96b26b44b"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaacdcbcc66f03ee8999c55d1df36a5ad9">ADCCH_MUXNEG_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negative input signal MUX selection.  <a href="group__adcch__regs__group.html#gaacdcbcc66f03ee8999c55d1df36a5ad9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gae05b1cb8cd72e4d176dcd05c24fd72ec">ADCCH_MUXNEG_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negative input signal MUX selection.  <a href="group__adcch__regs__group.html#gae05b1cb8cd72e4d176dcd05c24fd72ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac260a13ae1577d05191fbb958cc19f14">ADCCH_MUXPOS_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Positive input signal MUX selection.  <a href="group__adcch__regs__group.html#gac260a13ae1577d05191fbb958cc19f14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga8d678e147772fd6ef7207129d5aa485f">ADCCH_MUXPOS_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Positive input signal MUX selection.  <a href="group__adcch__regs__group.html#ga8d678e147772fd6ef7207129d5aa485f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaaccff441c13bffb2f39344af7b3db33c">ADDCH_MUXPOS3_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use pin on secondary port.  <a href="group__adcch__regs__group.html#gaaccff441c13bffb2f39344af7b3db33c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">MUXNEG bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7e2dcf3ecb3c151febe1d8a2f6cbe52b"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gad996cdaf0acf0f26c239939be309ae17">ADCCH_MUXNEG_PIN0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC0 pin as negative input.  <a href="group__adcch__regs__group.html#gad996cdaf0acf0f26c239939be309ae17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga29f695e242c2eaee9b9f51491da238fa">ADCCH_MUXNEG_PIN1</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC1 pin as negative input.  <a href="group__adcch__regs__group.html#ga29f695e242c2eaee9b9f51491da238fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga9389c3775a61501987c1a8ea13bd53ee">ADCCH_MUXNEG_PIN2</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC2 pin as negative input.  <a href="group__adcch__regs__group.html#ga9389c3775a61501987c1a8ea13bd53ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga257deb37a5550769d57fbda33fd9b576">ADCCH_MUXNEG_PIN3</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC3 pin as negative input.  <a href="group__adcch__regs__group.html#ga257deb37a5550769d57fbda33fd9b576"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac1c3af0ecc4472d5aba1bc373e61baaa">ADCCH_MUXNEG_PIN4</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC4 pin as negative input.  <a href="group__adcch__regs__group.html#gac1c3af0ecc4472d5aba1bc373e61baaa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac67cb7b60925a58abed9c29b878c2585">ADCCH_MUXNEG_PIN5</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC5 pin as negative input.  <a href="group__adcch__regs__group.html#gac67cb7b60925a58abed9c29b878c2585"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga2a3691f34a4826f6a4e2078c8638ffdd">ADCCH_MUXNEG_PIN6</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC6 pin as negative input.  <a href="group__adcch__regs__group.html#ga2a3691f34a4826f6a4e2078c8638ffdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7e2c2416c52034a3bcd0fb66d45f8d36">ADCCH_MUXNEG_PIN7</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC7 pin as negative input.  <a href="group__adcch__regs__group.html#ga7e2c2416c52034a3bcd0fb66d45f8d36"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">MUXPOS bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp465599f6757fb8e45d7cd853ac15d71e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga434f452c54d34cb984e9a54bcdf6557c">ADCCH_MUXPOS_TEMP</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temperature reference as positive input.  <a href="group__adcch__regs__group.html#ga434f452c54d34cb984e9a54bcdf6557c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga933508417e6ac586e2359eecc2dd38f4">ADCCH_MUXPOS_BANDGAP</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bandgap reference as positive input.  <a href="group__adcch__regs__group.html#ga933508417e6ac586e2359eecc2dd38f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf616c19d9f4d44c6b317f5bcf4a06e42">ADCCH_MUXPOS_SCALEDVCC</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VCC/10 as as positive input.  <a href="group__adcch__regs__group.html#gaf616c19d9f4d44c6b317f5bcf4a06e42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7c24729df660cc6d0929f9b8d67a1749">ADCCH_MUXPOS_DAC</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DAC output as positive input.  <a href="group__adcch__regs__group.html#ga7c24729df660cc6d0929f9b8d67a1749"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga45f32cd199a0672cdd8852e20d06bbc8">ADCCH_MUXPOS_PIN0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC0 pin as positive input.  <a href="group__adcch__regs__group.html#ga45f32cd199a0672cdd8852e20d06bbc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga1b87d6568e4d2d3ee0783d115cab6529">ADCCH_MUXPOS_PIN1</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC1 pin as positive input.  <a href="group__adcch__regs__group.html#ga1b87d6568e4d2d3ee0783d115cab6529"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga11833672019f583c07e6444114e62f2e">ADCCH_MUXPOS_PIN2</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC2 pin as positive input.  <a href="group__adcch__regs__group.html#ga11833672019f583c07e6444114e62f2e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga99da98a4901bae402df7c42a4be7ec15">ADCCH_MUXPOS_PIN3</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC3 pin as positive input.  <a href="group__adcch__regs__group.html#ga99da98a4901bae402df7c42a4be7ec15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac5d30987a2438740da1a91f15cd7631e">ADCCH_MUXPOS_PIN4</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC4 pin as positive input.  <a href="group__adcch__regs__group.html#gac5d30987a2438740da1a91f15cd7631e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3e97bb6ee6eb415e6cd391883c0ca584">ADCCH_MUXPOS_PIN5</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC5 pin as positive input.  <a href="group__adcch__regs__group.html#ga3e97bb6ee6eb415e6cd391883c0ca584"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gae174ec6d7bc3650d00931512304bd6a5">ADCCH_MUXPOS_PIN6</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC6 pin as positive input.  <a href="group__adcch__regs__group.html#gae174ec6d7bc3650d00931512304bd6a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga77e9f36a4ead866cb92c9321e00bb63b">ADCCH_MUXPOS_PIN7</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC7 pin as positive input.  <a href="group__adcch__regs__group.html#ga77e9f36a4ead866cb92c9321e00bb63b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in channel INTCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf460fc4b5137127cfadceab5889bfdc0"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa85eec90dba5d3af6a96f98678d8eebb">ADCCH_INTLVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt level.  <a href="group__adcch__regs__group.html#gaa85eec90dba5d3af6a96f98678d8eebb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga1f3945348ffc79a11c5d65686cb8b496">ADCCH_INTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt level.  <a href="group__adcch__regs__group.html#ga1f3945348ffc79a11c5d65686cb8b496"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga4e6a83b504fc2085014c982730109ae4">ADCCH_INTMODE_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt mode.  <a href="group__adcch__regs__group.html#ga4e6a83b504fc2085014c982730109ae4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga9e6c7672224d88304520c4b0dc2d5e05">ADCCH_INTMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt mode.  <a href="group__adcch__regs__group.html#ga9e6c7672224d88304520c4b0dc2d5e05"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">INTLVL bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp649b221854a42ebb893b8ed51d5df9d0"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga1ecac1bc4f9c11045fed1c50e1aaa263">ADCCH_INTLVL_OFF</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disabled.  <a href="group__adcch__regs__group.html#ga1ecac1bc4f9c11045fed1c50e1aaa263"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga59837d28056b1bcf5f5e310394d23875">ADCCH_INTLVL_LO</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level interrupt.  <a href="group__adcch__regs__group.html#ga59837d28056b1bcf5f5e310394d23875"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga71077de1a47d5c4132b8ec06561f99a2">ADCCH_INTLVL_MED</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Medium level interrupt.  <a href="group__adcch__regs__group.html#ga71077de1a47d5c4132b8ec06561f99a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3da38d922ca8a9e0f3317b74372ef7b6">ADCCH_INTLVL_HI</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">High level interrupt.  <a href="group__adcch__regs__group.html#ga3da38d922ca8a9e0f3317b74372ef7b6"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">INTMODE bitfield values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb198dbaab3b573be3eca0ac5ea72da0e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga6a2d347890fee8a04b5daacf84fbe784">ADCCH_INTMODE_COMPLETE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt on conversion completion.  <a href="group__adcch__regs__group.html#ga6a2d347890fee8a04b5daacf84fbe784"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga24cb818cc844ce7f1b15a0747282fb46">ADCCH_INTMODE_BELOW</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt if conversion result is below comparison value.  <a href="group__adcch__regs__group.html#ga24cb818cc844ce7f1b15a0747282fb46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7066410820840f644925b59279fd2cb1">ADCCH_INTMODE_ABOVE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt if conversion result is above comparison value.  <a href="group__adcch__regs__group.html#ga7066410820840f644925b59279fd2cb1"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in channel INTFLAG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp86d08881a826608b26829cd586398f0b"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7e6ef266df1b5f790f13d4cd59f49e2b">ADCCH_IF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt flag.  <a href="group__adcch__regs__group.html#ga7e6ef266df1b5f790f13d4cd59f49e2b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd83feca93720db0e378e8f19beb5a38b"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga792ede5751ed55387ad6cd4c8f247db6">ADCCH_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; ADCCH_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__adcch__regs__group.html#ga792ede5751ed55387ad6cd4c8f247db6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa965738fa95e73f68699ba4ae2a1a84a">ADCCH_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; ADCCH_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__adcch__regs__group.html#gaa965738fa95e73f68699ba4ae2a1a84a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga455641a0e89f0c78b5469206db810517">ADCCH_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; ADCCH_##name##_SIZE) - 1) &lt;&lt; ADCCH_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__adcch__regs__group.html#ga455641a0e89f0c78b5469206db810517"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga76f31e20106cecf8d97c4a70ff483efb">ADCCH_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__adcch__regs__group.html#ga76f31e20106cecf8d97c4a70ff483efb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa9649eaf59ebe5dfdacc1b3cce08392d">ADCCH_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__adcch__regs__group.html#gaa9649eaf59ebe5dfdacc1b3cce08392d"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf0412bb547cba0148ae3b99ad8ef2a48"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga00c10bb20df9c96fa8b0a02d3280fa5f">adcch_read_reg</a>(base, ch, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADCCH_##ch + ADCCH_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read value of register <em>reg</em> of channel <em>ch</em> on ADC with base address <em>base</em>.  <a href="group__adcch__regs__group.html#ga00c10bb20df9c96fa8b0a02d3280fa5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf4de3483f1b22fd689e91e89ae8e3171">adcch_write_reg</a>(base, ch, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADCCH_##ch + ADCCH_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to register <em>reg</em> of channel <em>ch</em> on ADC with base address <em>base</em>.  <a href="group__adcch__regs__group.html#gaf4de3483f1b22fd689e91e89ae8e3171"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>XMEGA ADC and ADC Channel Register Interface. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:58 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
