Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Sat Mar  4 19:47:40 2023
| Host             : Z2-R running 64-bit major release  (build 9200)
| Command          : report_power -file rooth_soc_power_routed.rpt -pb rooth_soc_power_summary_routed.pb -rpx rooth_soc_power_routed.rpx
| Design           : rooth_soc
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.292        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.182        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.6         |
| Junction Temperature (C) | 28.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        5 |       --- |             --- |
| Slice Logic    |     0.004 |    10468 |       --- |             --- |
|   LUT as Logic |     0.003 |     5331 |     53200 |           10.02 |
|   CARRY4       |    <0.001 |      224 |     13300 |            1.68 |
|   Register     |    <0.001 |     3358 |    106400 |            3.16 |
|   BUFG         |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes  |    <0.001 |      641 |     53200 |            1.20 |
|   Others       |     0.000 |      110 |       --- |             --- |
| Signals        |     0.005 |     8102 |       --- |             --- |
| Block RAM      |     0.005 |       22 |       140 |           15.71 |
| PLL            |     0.160 |        1 |         4 |           25.00 |
| DSPs           |    <0.001 |        4 |       220 |            1.82 |
| I/O            |     0.002 |       31 |       125 |           24.80 |
| Static Power   |     0.110 |          |           |                 |
| Total          |     0.292 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.039 |      0.008 |
| Vccaux    |       1.800 |     0.089 |       0.078 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------+------------------------------------+-----------------+
| Clock            | Domain                             | Constraint (ns) |
+------------------+------------------------------------+-----------------+
| clk_out1_clk_pll | clk_pll_inst/inst/clk_out1_clk_pll |            20.0 |
| clkfbout_clk_pll | clk_pll_inst/inst/clkfbout_clk_pll |            20.0 |
| refer_clk        | refer_clk                          |            20.0 |
+------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| rooth_soc              |     0.182 |
|   clk_pll_inst         |     0.161 |
|     inst               |     0.161 |
|   data_mem_0           |     0.002 |
|     U0                 |     0.002 |
|       inst_blk_mem_gen |     0.002 |
|   inst_mem_0           |     0.003 |
|     U0                 |     0.003 |
|       inst_blk_mem_gen |     0.003 |
|   u_jtag_top           |     0.001 |
|     u_jtag_dm          |     0.001 |
|   u_rooth_0            |     0.012 |
|     u_div_0            |     0.001 |
|     u_if_as_0          |     0.002 |
|     u_if_ex_0          |     0.002 |
|     u_if_wb_0          |     0.001 |
|     u_regs_file_0      |     0.002 |
+------------------------+-----------+


