# RISC-V SoC Tapeout - RTL2GDS&#x20;

### Overview

Welcome to my journey through the **RISC-V SoC Tapeout Program (VSD-IAT)**!
This repository documents my **week-by-week progress** as I learn and implement the RTL â†’ GDSII flow using open-source tools.

---

## Project Information

**Project Name**: RISC-V SoC Tapeout - RTL2GDS
**Institution**: College of Engineering, Guindy
**Contact**: [muralikesavan02@gmail.com](mailto:muralikesavan02@gmail.com)

---

### Key Learnings from Week 0

* Verified **open-source EDA toolchain** installation.
* Learned about environment setup required for synthesis and simulation.
* Prepared the system for complete **RTL to GDSII tapeout flow**.

---

## Acknowledgment

I would like to thank **[Kunal Ghosh](https://github.com/kunalg123)** and the **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for this opportunity.Â This initiative is supported by **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and **[Efabless](https://efabless.com/)**.Â  Â  Â 

---

## ðŸ”— Program Links

[https://vsdiat.vlsisystemdesign.com/](https://vsdiat.vlsisystemdesign.com/)
[https://riscv.org/](https://riscv.org/)
[https://chipfoundry.io/efabless](https://chipfoundry.io/efabless)

\\

---
