# Sources generated by the generate.sh
vhdl work gen/agwb_MAIN_wb_pkg.vhd
vhdl work gen/agwb_MAIN_wb.vhd
vhdl work gen/agwb_DAC7311_wb_pkg.vhd
vhdl work gen/agwb_DAC7311_wb.vhd
vhdl work gen/agwb_ADC1173_wb_pkg.vhd
vhdl work gen/agwb_ADC1173_wb.vhd
vhdl work gen/agwb_GEM_wb_pkg.vhd
vhdl work gen/agwb_GEM_wb.vhd
# Sources included from the OHWR general cores
# They should be downloded by prepare.sh
vhdl general_cores general-cores/modules/genrams/genram_pkg.vhd
vhdl general_cores general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd
vhdl general_cores general-cores/modules/genrams/xilinx/gc_shiftreg.vhd
vhdl general_cores general-cores/modules/wishbone/wishbone_pkg.vhd
vhdl general_cores general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd
