-------------------------------------------------------------------------------
-- File : andgate.vhd
-- Entity : ANDgate
-------------------------------------------------------------------------------
-- Simulators : Mentor Graphics Modelsim OR Active HDL
-- Synthesizers : Xilinx ISE
-- Target Device : XC4000 Series
-------------------------------------------------------------------------------
-- Description : VHDL code to realize AND gate functionality
-------------------------------------------------------------------------------
--The IEEE standard 1164 package, declares std_logic, etc.
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
---------------------------------- Entity Declarations -------------------------
entity ANDgate is
Port( A : in std_logic;
` B : in std_logic;
 Y : out std_logic
 );
end ANDgate;
---------------------------------- Architecture -------------------------
architecture Dataflow of ANDgate is
begin
Y<= A and B; --Signal Assignment Statement
end Dataflow;



-------------------------------------------------------------------------------
-- File : ANDgate.vhd
-- Entity : ANDgate
-------------------------------------------------------------------------------
-- Simulators : Mentor Graphics Modelsim OR Active HDL
-- Synthesizers : Xilinx ISE
-- Target Device : XC4000 Series
-------------------------------------------------------------------------------
-- Description : VHDL code to realize AND gate functionality
-------------------------------------------------------------------------------
--The IEEE standard 1164 package, declares std_logic, etc.
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
---------------------------------- Entity Declarations -------------------------
entity ANDgate is
Port( A : in std_logic;
` B : in std_logic;
 Y : out std_logic
 );
end ANDgate;
---------------------------------- Architecture -------------------------
architecture Behavioral of ANDgate is
begin
 process(A,B)
 begin
 if (A='1' and B='1')
 then Y<='1';
 else Y<='0';
 end if;
 end process;
end Behavioral;