[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of AD5061BRJZ-2500RL7 production of ANALOG DEVICES from the text: 16-Bit V OUT, nano DAC,  \nSPI Interface , 2.7 V to 5.5 V in an SOT -23 \nData Sheet  AD5061  \n \n Rev.  E Document  Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology  Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2005 –2019  Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \nSingle 16- bit digital -to-analog converter (D AC), 4 LSB INL  \nPower -on reset to midscale or zero -scale  \nGuaranteed monotonic by design  \n3 power -down functions  \nLow power s erial i nterface with Schmitt  triggered inputs  \nSmall 8- lead SOT -23 package, low pow er \nFast settling time of 4 µs typically  \n2.7 V to 5.5 V power supply  \nLow glitch on power -up \nSYNC  interrupt facility  \nAPPLICATIONS  \nProcess control  \nData acquisition systems \nPortable battery -powered instruments \nDigital gain and offset adj ustment  \nProgrammable voltage and current sources  \nProgrammable attenuators FUNCTIONAL BLOCK DIA GRAM  \nAD5061VDD\nVOUTVREF\nPOWER-ON\nRESET\nDAC\nREGISTER DAC\nINPUT\nCONTRO L\nLOGICPOWER-DOWN\nCONTRO L LOGICRESIS TOR\nNETWORKREF(+)\nSCLK DIN\n04762-001\nSYNC DACGNDBUF\nAGNDOUTPUT\nBUFFER\n \nFigure 1. \n \n \nGENERAL DESCRIPTION  \nThe AD5061, a member of the Analog D evices, Inc., nano DAC™ \nfamily, is a low power, single 16 -bit buffered voltage- out DAC  \nthat operates from a single 2.7 V to 5.5 V supply. The device  \noffers a relative accuracy specification of ±4 LSB and operation \nis guaranteed monotonic with a ±1 LSB DNL s pecification. The \ndevice  uses a versatile 3 -wire serial interface that operates at \nclock rates  up to 30 MHz, and is compatible with standard SPI, \nQSPI™, MICROWIRE, and DSP interface standards. The reference  \nfor the AD5061  is supplied from an external V REF pin. A reference  \nbuffer is also provided on -chip. The device  incorporates a \npower -on reset circuit that ensures the DAC output powers up \nto mid -scale or zero scale and remains there until a valid  write \ntakes place to the device. The device contains a power -down \nfeature that reduces the current  consumption of the device to \ntypically 330  nA at 5 V and provides software -selectable  output \nloads while in power -down mode. The device  is put into power -\ndown mode over the serial interface. Total  unadjusted error for \nthe device  is <3 mV . This device exhibits very low glitch on \npower -up. Table 1. Related Devices  \nPart No.  Description  \nAD5062  2.7 V to 5.5 V, 16-bit nano DAC converter , \n1 LSB INL, SOT -23 \nAD5063  2.7 V to 5.5 V, 16-bit nano DAC converter , \n1 LSB INL, MSOP  \nAD5040/ AD5060  2.7 V to 5.5 V, 14-bit/16-bit nano DAC converter , \n1 LSB INL, SOT -23 \n \nPRODUCT HIGHLIGHTS  \n1. Available in a small 8 -lead SOT -23 package.  \n2. 16-bit resolution , 4 LSB INL.  \n3. Low glitch  on power -up. \n4. High speed serial interface with clock speeds up to 30 MHz.  \n5. Three power -down modes available to the user.  \n6. Reset to known output voltage (midscale or zero scale).  \n \n \nAD5061  Data Sheet  \n \nRev. E | Page 2  of 20 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nFunctional Block Diagram  .............................................................. 1 \nGeneral Description  ......................................................................... 1 \nProduct Highlights  ........................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 3 \nTiming Characteristics  ..................................................................... 5 \nAbsolute Maximum Ratings  ............................................................ 6 \nESD Caution  .................................................................................. 6 \nPin Configuration and Function Descriptions  ............................. 7 \nTypical Performance Characteristics  ............................................. 8 \nTerminology  .................................................................................... 14 \nTheory of Operation  ...................................................................... 15 \nDAC Architecture  ....................................................................... 15 \nReference Buffer  ......................................................................... 15 Serial Interface  ............................................................................ 15 \nInput Shift Register  .................................................................... 15 \nSYNC  Interrupt  .......................................................................... 15 \nPower -On to Zero- Scale or Midscale  ...................................... 16 \nSoftware Reset  ............................................................................. 16 \nPower -Down Modes  .................................................................. 16 \nMicroprocessor Interfacing  ....................................................... 17 \nApplications Information  .............................................................. 18 \nChoosing a Reference  ................................................................ 18 \nBipolar Operation ....................................................................... 18 \nUsing a Galvanically Isolated Interface Chip  .......................... 19 \nPower Supply Bypass ing and Grounding  ................................ 19 \nOutline Dimensions  ....................................................................... 20 \nOrdering Guide  .......................................................................... 20 \n \n \nREVISION HISTORY  \n3/2019 —Rev. D to Rev. E  \nReorganized  Applications Information Section  ......................... 18 \n \n10/2018— Rev. C to Rev. D  \nChanges to Table 2  ............................................................................ 3 \nChanges to Terminology Section .................................................. 14 \nChanges to Ordering Guide  .......................................................... 20 \n 8/2015—Rev. B to Rev. C  \nChanged ADSP -BF53x to ADSP -BF527, ADR43x  \nto ADR435, and  ADuM130x to ADuM 1300  ...................  Throughout  \nDeleted AD5061 -to-ADSP -2101/ADSP -2103 Interface Section   \nand Figure 40 ; Renumbered Sequentially ................................ .............  16 \nChanges to Figure 42  ................................ ................................ .................  17 \nChanges to Figure 4 6 ................................ ................................ .................  18 \nChanges to Figure 47  ................................ ................................ .................  19  5/2011—Rev. A to Rev. B  \nChanges to Data Sheet Title and Product High lights Section  ..... 1 \nChanges to Ordering Guide  .......................................................... 20 \n 1/2006—Rev. 0 to Rev. A  \nChanges to General Descrip tion ..................................................... 1 \nChanges to Table 2  ............................................................................. 3 \nChanges to Figure 19  Caption  ...................................................... 10 \nAdded Figure 28 to Figure 36 ....................................................... 12 \nChanges to Serial Interface Section .............................................. 15 \nChanges to Power -Down Modes Section  .................................... 16 \nChanges to Ord ering Guide  .......................................................... 20 \n 7/2005—Revision 0: Initial Version  \n \nData Sheet  AD5061  \n \nRev. E | Page 3  of 20 SPECIFICATIONS \nVDD = 5.5 V , V REF = 4.096 V , R L = unloaded, C L = unloaded,  and TMIN to T MAX, unless otherwise specified.  \nTable 2. \n B Grade1   \nParameter  Min Typ  Max  Unit  Test Conditions/Comments  \nSTATIC PERFORMANCE      \nResolution  16   Bits  \nRelative Accuracy (INL)2  ±0.5 ±4 LSB −40°C to +85°C, B grade  \n  ±0.5 ±4 LSB −40°C to +125°C, Y grade  \nTotal Unadjusted Error (TUE)  ±0.5 ±3.0 mV −40°C to +85°C, B grade  \n  ±0.5 ±3.0 mV −40°C to +125°C, Y grade  \nDifferential Nonlinearity (DNL)   ±0.5 ±1 LSB Guaranteed monotonic, −40°C to +85°C, B grade  \n  ±0.5 ±1 LSB Guaranteed monotonic, −40°C to +125°C,  \nY grade  \nGain Error   ±0.01  ±0.05  % of FSR TA = −40°C to +85°C, B grade  \n  ±0.01  ±0.05  % of FSR  TA = −40°C to +125°C , Y grade  \nGain Error Temperature Coefficient   1  ppm of FSR/°C   \nOffset E rror  ±0.02  ±3.0 mV TA = −40°C to + 85°C, B grade  \n  ±0.02  ±3.0 mV TA = −40°C to + 125°C, Y grade  \nOffset Error Temperature Coefficient   0.5  µV/°C   \nFull-Scale Error   ±0.05  ±3.0 mV All 1s loaded to DAC register,  \nTA = −40°C to +85°C, B grade  \n  ±0.05  ±3.0 mV All 1s loaded to DAC register,  \nTA = −40°C to +125°C , Y grade  \nOUTPUT CHARACTERISTICS3      \nOutput Voltage Range  0  VREF V  \nOutput Voltage Settling Time   4  µs ¼ scale to ¾ scale code transition to ±1  LSB,  \nRL = 5 k Ω \nOutput Noise Spectral Density   64  nV/√Hz  DAC code = midscale, 1 kHz  \nOutput Voltage Noise   6  µV p -p DAC code = midscale , 0.1 Hz to 10 Hz bandwidth  \nDigital  to Analog Glitch Impulse   2  nV-s 1 LSB change around major carry, R L = 5 KΩ  \nDigital Feedthrough   0.003   nV-s DAC code = full-scale \nDC Output Impedance (Normal)   0.015   Ω Output impedance tolerance ± 10%  \nDC Output Impedance (Power -Down)       \n(Output Connected to 1 kΩ Network)   1  kΩ Output impedance tolerance ±400 Ω  \n(Output Connected to 100 kΩ Network)   100   kΩ Output i mpedance tolerance ± 20 kΩ  \nCapacitive Load Stability    1 nF Loads used: R L = 5 k Ω, R L = 100 kΩ, R L = ∞ \nOutput Slew Rate   1.2  V/µs ¼ scale to ¾ scale code transition to ±1  LSB,  \nRL = 5 k Ω, C L = 200 pF \nShort -Circuit Current   60  mA DAC code = full -scale, output s horted to GND,  \nTA = 25°C  \n  45  mA DAC code = zero -scale, output shorted to V DD,  \nTA = 25°C  \nDAC Power -Up Time   4.5  µs Time to exit power- down mode to normal \nmode of AD5061, 24th clock edge to 90% of \nDAC final value, output unloaded \nDC Power Supply Rejection Ratio   −92   dB VDD ± 10%, DAC code = full -scale  \nWideband Spurious -Free Dynamic Range  −67   dB Output frequency = 10 k Hz \nREFERENCE INPUT/OUTPUT       \nVREF Input Range4 2  VDD − 50  mV  \nInput Current (Power -Down)   ±0.1  µA Zero -scale loaded  \nInput Current (Normal )   ±0.5 µA  \nDC Input Impedance  1  MΩ  \nAD5061  Data Sheet  \n \nRev. E | Page 4  of 20  B Grade1   \nParameter  Min Typ  Max  Unit  Test Conditions/Comments  \nLOGIC INPUTS       \nInput Current5  ±1 ±5 µA  \nInput Low Voltage  (VIL)   0.8 V VDD = 4.5 V to 5.5 V  \n   0.8 V VDD = 2.7 V to 3.6 V  \nInput High Voltage  (VIH) 2.0   V VDD = 2.7 V to 5.5 V  \n 1.8   V VDD = 2.7 V to 3.6 V \nPin Capacitance   4  pF  \nPOWER REQUIREMENTS       \nVDD 2.7  5.5 V All digital inputs at 0 V or V DD \nIDD (Normal Mode)     DAC active and excluding load current  \nVDD = 2.7 V to 5.5 V   1.0 1.2 mA VIN = V DD and V IL = GND, V DD = 5.5 V,  \nVREF = 4.096 V, code = midscale  \n  0.89   mA VIN = V DD and V IL = GND, V DD = 3.0 V,  \nVREF = 4.096 V, code = midscale  \nIDD (All Power -Down Modes)       \nVDD = 2.5 V to 5.5 V    1 µA VIH = V DD and V IL = GND, V DD = 5.5 V,  \nVREF = 4.096 V, code = midscale  \n  0.265   µA VIH = V DD and V IL = GND, V DD = 3.0 V,  \nVREF = 4.096 V, code = midscale  \n \n1 Temperature range for B grade: − 40°C to +85°C, typical at 25°C; temperature range for Y grade: −40°C to +125°C.  \n2 Linearity calculated using a reduced code range (160 to 65535).  \n3 Guaranteed by design and cha racterization, not production tested.  \n4 The typical output supply headroom performance for various reference voltages at −40°C can be seen in Figure 27. \n5 Total current flowing into all pins.  \n \nData Sheet  AD5061  \n \nRev. E | Page 5  of 20 TIMING CHARACTERISTI CS \nVDD = 2.7 V to 5.5 V ,  all specifications T MIN to T MAX, unless otherwise specified. All input signals are specified with t R = t F = 1 ns/V (10% to \n90% of V DD) and timed from a v oltage level of (V IL + V IH)/2. \nTable 3. \nParameter  Limit Unit  Test Conditions/Comments  \nt11 33 ns min  SCLK cycle time  \nt2 5 ns min  SCLK high time  \nt3 3 ns min  SCLK low time  \nt4 10 ns min  SYNC  to SCLK falling ed ge set -up time  \nt5 3 ns min  Data set -up time  \nt6 2 ns min  Data hold time  \nt7 0 ns min  SCLK falling edge to SYNC  rising edge  \nt8 12 ns min  Minimum SYNC  high time  \nt9 9 ns min  SYNC  rising edge to next SCLK fall ignore  \n \n1 Maximum SCLK frequency is 30 MHz.   \n \n \nt4\nt3t2\nt5t7\nt6\nD0 D1 D2 D22 D23SYNCSCLK\n04762-002t9 t1\nt8\nD23 D22 DIN\n \nFigure 2. Timing Diagram  \nAD5061  Data Sheet  \n \nRev. E | Page 6  of 20 ABSOLUTE MAXIMUM RAT INGS  \nTable 4. \nParameter  Rating  \nVDD to GND  −0.3 V to +7.0 V  \nDigital Input Voltage to GND  −0.3 V to V DD + 0.3 V  \nVOUT to GND  −0.3 V to V DD + 0.3 V  \nVREF to GND  −0.3 V to V DD + 0.3 V  \nOperating Temperature Range   \nIndustrial (B G rade)  −40°C to + 85°C  \nExtended Automotive Temperature \nRange (Y Grade)  −40°C to +125°C  \nStorage Temperature Range  −65°C to +150°C  \nMaximum Junction Temperature  150°C  \nPower Dissipation  (TJ max − T A)/θ JA \nThermal Impedance   \nθJA  206°C/W  \nθJC  44°C/W \nReflow Soldering (Pb -Free)   \nPeak Temperature  260°C  \nTime at Peak Temperatur e 10 sec to 40 sec  \nElectrostatic Discharge ( ESD ) 1.5 kV  \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these \nor any other co nditions above those indicated in the operational \nsection of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.  This device is a high performance integrated circuit with an \nESD rating of <2 kV , and is ESD  sensitive. Take p roper \nprecautions for handling and assembly.  \nESD CAUTION  \n  \n \n   \n \n    \n \nData Sheet  AD5061  \n \nRev. E | Page 7  of 20 PIN CONFIGURATION AND FUNCTION DESCRIPTI ONS \n \nAD5061\nTOP VIEW\n(Not to Scale)\nVOUTSYNC1 8\nAGNDSCLK\n2 7DIN\nDACGND 3 6\n04762-003VREF\n4 5VDD\n \nFigure 3. Pin Configuration  \n \nTable 5. Pin Function Descriptions  \nPin No.  Mnemonic  Description  \n1 DIN Serial Data Input. This device has a 24 -bit shift register. Data is clocked into the register on the falling edge of the \nserial clock input.  \n2 VDD Power Supply Input. These devices  can oper ate from 2.7 V to 5.5 V and V DD must  be decoupled to GND.  \n3 VREF Reference Voltage Input.  \n4 VOUT Analog Output Voltage from DAC.  \n5 AGND  Ground Reference Point for Analog Circuitry.  \n6 DACGND  Ground Input to the DAC.  \n7 SYNC  Level Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC  \ngoes low, it en ables the input shift register and data is transferred in on the falling edges of the following clocks. \nThe D AC is updated following the 24th clock cycle unless SYNC  is taken high before this edge, in which case the \nrising edge of SYNC  acts as an interrupt  and the write sequence is ignored by the DAC.  \n8 SCLK  Serial C lock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can \nbe transferred at rates up to 30 MHz. \n \nAD5061  Data Sheet  \n \nRev. E | Page 8  of 20 TYPICAL PERFORMANCE CHARACTERISTICS \n04762-004\n160–1.6–1.4–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.21.41.6\n60160 50160 40160 30160 20160 10160INL ERROR (LSB)\nDAC CODETA = 25 °C\nVDD = 5V, VREF = 4.096V\n \nFigure 4. Typical INL Plot  \n \n04762-005\n160–0.16–0.14–0.12–0.10–0.08–0.06–0.04–0.0200.020.040.060.080.100.120.140.16\n60160 50160 40160 30160 20160 10160TUE ERROR (mV)\nDAC CODETA = 25 °C\nVDD = 5V, VREF = 4.096V\n \nFigur e 5. Typical TUE Plot  \n \n04762-006\n160–1.6–1.4–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.21.41.6\n60160 50160 40160 30160 20160 10160DNL ERROR (LSB)\nDAC CODETA = 25°C\nVDD = 5V, VREF = 4.096V\n \nFigure 6. Typical DNL Plot  \n \n04762-007\n–40 –20 0 20 40 60 80 100 120–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.2\n140DNL ERROR (LSB)\nTEMPER ATURE (°C)VDD = 5.5 V, VREF = 4.096V\nVDD = 2.7 V, VREF = 2.0V\nMAX DN L ERROR @ VDD = 2.7V\nMAX DN L ERROR @ VDD = 5.5V\nMIN DN L ERROR @ VDD = 2.7V\nMIN DN L ERROR @ VDD = 5.5V\n \nFigure 7. DNL vs. Temperature  \n \n04762-008\n–40 –20 0 20 40 60 80 100 120–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.2\n140TUE ERROR (mV)\nTEMPER ATURE (°C)VDD = 5.5 V, VREF = 4.096V\nVDD = 2.7 V, VREF = 2.0V\nMAX TUE ERROR @ VDD = 2.7V\nMAX TUE ERROR @ VDD = 5.5V\nMIN TUE ERROR @ VDD = 5.5V\nMIN TUE ERROR @ VDD = 2.7V\n \nFigure 8. TUE vs. Temperature  \n \n04762-090\n–40 –20 0 20 40 60 80 100 120–1.6–1.4–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.21.41.6\n140INL ERROR (LSB)\nTEMPER ATURE (°C)VDD = 5.5 V, VREF = 4.096V\nVDD = 2.7 V, VREF = 2.0V\nMAX IN L ERROR @ V DD = 2.7V\nMAX IN L ERROR @ V DD = 5.5V\nMIN IN L ERROR @ V DD = 5.5V\nMIN IN L ERROR @ V DD = 2.7V\n \nFigure 9. INL vs. Temperature  \n \n04762-010\n2.0–1.6–1.4–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.21.41.6\n5.5 5.0 4.5 4.0 3.5 3.0 2.5DNL ERROR (LSB)\nREFERENCE VO LTAGE (V)MAX DNL ERROR @ V DD = 5.5V\nMIN DNL ERROR @ V DD = 5.5VTA = 25°C\n04762-011\n2.0–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.2\n5.5 5.0 4.5 4.0 3.5 3.0 2.5TUE ERROR (mV)\nREFERENCE VO LTAGE (V)MAX TUE ERROR @ V DD = 5.5V\nMIN TUE ERROR @ V DD = 5.5VTA = 25°C\n04762-009\n2.0–1.6–1.4–1.2–1.0–0.8–0.6–0.4–0.200.20.40.60.81.01.21.41.6\n5.5 5.0 4.5 4.0 3.5 3.0 2.5INL ERROR (LSB)\nREFERENCE VO LTAGE (V)MAX INL ERROR @ VDD = 5.5V\nMIN INL ERROR @ V DD = 5.5VTA = 25°C\n04762-013\n–4000.10.20.30.40.50.60.70.80.91.01.11.21.31.41.5\n140 120 100 80 60 40 20 0 –20SUPPLY CURRENT (mA)\nTEMPERATURE (°C)VDD = 5.5V , VREF = 4.096V\nVDD = 2.7V , VREF = 2.0V\nCODE = FULL-SCALE\nVDD = 5.5V\nVDD = 2.7V\n04762-014\n003.00\n2.75\n2.50\n2.25\n2.00\n1.75\n1.50\n1.25\n1.00\n0.75\n0.50\n0.25\n70000 60000 50000 40000 30000 20000 10000SUPPLY CURRENT (mA)\nDAC CODEVDD = 3.0V , VREF = 2.5VVDD = 5.5V , VREF = 4.096VTA = 25°C\n04762-015\n2.502.0\n1.8\n1.6\n1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n6.0 5.5 5.0 4.5 4.0 3.5 3.0SUPPLY CURRENT (mA)\nSUPPLY VO LTAGE (V)VREF = 2.5V\nTA = 25°C\nCODE = MIDSCALE\n\n04762-012\n–40–0.6–0.4–0.200.20.40.60.81.01.21.41.61.8\n140 120 100 80 60 40 20 0 –20OFFSET ERROR (mV)\nTEMPERATURE (°C)VDD = 5.5V , VREF = 4.096V\nVDD = 2.7V , VREF = 2.0V\nOFFSET ERROR @ VDD = 5.5V\nOFFSET ERROR @ VDD = 2.7V\n04762-017\nCH2 50mV/DIV CH1  2V/DIV TIME BASE 400ns/DIV24TH CLOCK FALLING\nCH1 = SCLK\nCH2 = VOUT\n050100150200250300\n1000 10000 100000 1000000\nFREQUENCY (Hz)NOISE SPECTRAL DENSITY (nV/ Hz)VDD = 5V\nTA = 25°C\nVREF = 4.096V\nFULL-SCALE\nMIDSCALE\nZERO-SCALE\n100\n04762-018\n04762-019\nCH2 2V/DIV CH1 2V/DIV TIME BASE = 5.0 0µs CH3 2VCH2 = V OUT\nCH1 = TRIGGERCH3 = SCLK\n04762-020VDD = 3V\nDAC = FULL-SCALE\nVREF = 2.7V\nTA = 25°C\nY AXIS = 2µV/DIV\nX AXIS = 4s/DIV\n04762-021\n50 100 150 200 250 300 350 400 450 500 0\nSAMPLESAMPLITUDE (200µV/DIV)VDD = 5V\nVREF = 4.096V\n TA = 25°C\n10ns/SAMPLE\n\n04762-022\n–40 –20–0.100.10\n0.08\n0.06\n0.04\n0.02\n0\n–0.02\n–0.04\n–0.06\n–0.08\n140 120 100 80 60 40 20 0GAIN ERROR (%FSR)\nTEMPERATURE (°C)VDD = 5.5V , VREF = 4.096V\nVDD = 2.7V , VREF = 2.0V\nGAIN ERROR @ VDD = 2.7V\nGAIN ERROR @ VDD = 5.5V\n04762-023\n0.83 0.84 0.85 0.86 0.87 0.88 0.89 0.90 0.91016\n14\n12\n10\n8\n6\n4\n2\nMOREFREQUENCY\nBIN\n04762-024\n1.00 1.01 1.02 1.03 1.04 1.05 1.06 1.07 1.08 1.09 1.10 1.11014\n12\n10\n8\n6\n4\n2\nMOREFREQUENCY\nBIN\n04762-025\nCH1 2V/DIV   CH2 1V/DIV TIME BASE = 100µsVDD = 5V VREF = 4.096VDD\nRAM P RATE = 200µs\nTA = 25°CCH1 = VDD\nCH2 = V OUT\n04762-026\nCH1 2V/DIV   CH2 2V/DIV CH3 20mV/DIV   CH4 2V/DIV\nTIME BASE 1µs/DIVCH3 = V OUT\nCH4 = TRIGGERCH2 = SYNCCH1 = SCLK\nVDD = 5V VREF = 4.096VDD\nTA = 25°C\n04762-091\n2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.100.50\n0.45\n0.40\n0.35\n0.30\n0.25\n0.20\n0.15\n0.10\n0.05\n5.5 5.3HEADROOM (V)\nREFERENCE VO LTAGE (V)\n\n5.05\n5.00\n4.95\n4.90\n4.85\n4.80\n4.75\n4.70\n4.65\n4.60\n4.55\n4.70 4.72 4.74 4.76 4.78 4.80 4.82 4.84 4.86 4.88 4.90 4.92 4.94 4.96 4.98 5.00\n04762-042DAC OUTPUT (V)\nVREF (V)VDD = 5.0V\nTA = 25°C\nDAC = FULL-SCALE\n5.005\n4.9754.9804.9854.9904.9955.000\n5.50 5.00 5.05 5.10 5.15 5.20 5.25 5.30 5.35 5.40 5.45\n04762-065DAC OUTPUT (V)\nVDD (V)VREF = 5V\nTA = 25°C\n04762-047\nCH4  50.0mV M4.00µs CH1      1.64VC4 = 143mV p-p\n1kΩ TO GND ZERO-SCALE\n04762-048\nCH4  20.0mV M1.00µs CH1      1.64VC4 = 50mV p-p1kΩ TO GND ZERO-SCALE\n04762-049\nCH3  2.00V CH2  50mV M1.00ms CH3      1.36V2C2\n25mV p-p\nC3\n4.96V p-p\nC3FALL\n935.0µs\nC3 RISE\n∞s\nNOVALID\nEDGE\n3T\nT\n04762-050\nCH3  2.00V CH2  50mV M1.00ms CH3      1.36V2C2\n30mV p-p\nC3\n4.96V p-p\nC3FALL\n∞s\nNOVALID\nEDGE\nC3 RISE\n946.2µs\n3T\nT\n\n0.0010\n0.0008\n0.0006\n0.0004\n0.0002\n0\n–0.0002\n–0.0004\n–0.0006\n–0.0008\n–25 –20 –15 –10 –5 0 5 10 15 20 25 30\n04762-051∆ VO LTAGE (V)\nCURRENT (mA)CODE = MIDSCALE\nVDD = 5V , VREF = 4.096V\nVDD = 3V , VREF = 2.5V\nVDD = 5.5V\nVDD = 3V\n0.10\n–0.10–0.08–0.06–0.04–0.0200.020.040.060.08\n–25 –20 –15 –10 –5 0 5 10 15 20 25 30\n04762-063∆ VOUT (V)\nIOUT (mA)CODE = MIDSCALE\nVDD = 5V , VREF = 4.096V\nVDD = 3V , VREF = 2.5V\nVDD = 3V , VREF = 2.5V\nVDD = 5V , VREF = 4.096V\n2.1\n1.01.11.21.31.41.51.61.71.81.92.0\n–10µs 9.96µs 8µs 6µs 4µs 2µs 0 –2µs –4µs –6µs –8µs\n04762-052VDD = 5.5V\nVREF = 4.096V\n10% TO 90% RISE TIME = 0.688µs\nSLEW RATE = 1.16V/µs\nDAC\nOUTPUT\n1.04V2.04V\n\nAD5061  Data Sheet  \n \nRev. E | Page 14 of 20 TERMINOLOGY  \nRelative Accuracy  (INL)  \nFor the DAC, relative accuracy or integral nonlinearity (INL) is \na measure of the maximum deviation, in LSBs, from a straight \nline passing through the endpoints of the DAC transfer function. A \ntypical INL vs. code plot is shown in Figure 4. \nDifferential Nonlinearity (DNL)  \nDifferential nonlinearity is the difference between the measured \nchange  and the ideal 1 LSB change between any two adjacent codes. \nA specified differential nonlinearity of ±1 LSB maximum ensures \nmonotonicity. This DAC is guaranteed monotonic by design. A typical AD50 61 DNL vs. code plot is shown in  Figure 6. \nOffset  Error  \nOffset  error is a measure of the output error when zero code \n(0x0000) is loaded to the DAC register. Ideally, the output is  0  V.  \nOffset  error is expressed i n  m V.  \nFull -Scale Error  \nFull-scale error is a measure of the output error when full -scale \ncode (0xFFFF) is loaded to the DAC register. Ideally, the output is V\nDD − 1 LSB. Full -scale error is expressed in percent of full -\nscale range.  \nGain Error  \nThis is a measure of the span error of the DAC. It is the devia -\ntion in slope of the DAC transfer characteristic from ideal expressed as a percent of the full -scale range.  Total Unadjusted Error (TUE)  \nTotal unadjusted error is a measure of the output error taking all the various errors into account. A typical TUE vs. code plot \nis shown in Figure 5. \nOffset Error Temperature Coefficien t \nThis is a measure of the change in offset error with a change in \ntemperature. It is expressed in µV/°C.  \nGain Error Temperature Coefficient  \nThis is a measure of the change in gain error with changes in \ntemperature. It is expressed in (ppm of full -scale ra nge)/°C.  \nDigital  to Analog Glitch Impulse  \nDigital  to analog glitch impulse is the impulse injected into the \nanalog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV -s and  is \nmeasured when  the digital input code is changed by  1 LSB at \nthe major c arry transition; see Figure 17 and Figure 21. The \nexpanded view in Figure 17 shows the glitch generated following \ncompletion of the calibration routine; Figure 21 zooms in on \nthis glitch.  \nDigital Feedthrough  \nDigital feedthrough is a measure of the impulse injected into the analog output of the DAC  from the digital inputs of the DAC, \nbut is measured when the DAC output is not updated. It is specified in nV -s and measured with a full -scale code change on the data \nbus; that is, from all 0s to all 1s, and vice versa.  \n \n \n \n2R\n047762-027S0\nVREF2R\nS12R\nS112R\nE12R\nE22R\nE152RVOUT\n12-BIT R-2R LADDER FOUR MSBs DECODED INTO\n15 EQUAL SEGMENTS\nDATA BITSDB15 (MSB) DB0 (LSB)\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nNORMAL OPERATION\n1kΩ TO GND100kΩ TO GND3-STATE\nPOWER-DOWN MODES0\n0\n1\n10\n1\n0\n1\n04762-0280 0 0 0 0 0 PD1 PD0\n\nPOWER-DOWN\nCIRCUITRYAD5061\nDAC\n04762-029VOUT\nRESIST OR\nNETWORKOUTPUT\nBUFFER\n04762-031DB23 DB23 DB0 DB0\nINVALID WRITE SEQUENCE:\nSYNC HIGH BEFORE 24THFALLING EDGEVALID WRITE SEQUENCE, OUTPUT UPDATES\nON THE 24THFALLING EDGESYNCSCLK\nDIN\n\nAD50611\n1ADDITIONAL PINS OMITTED FOR CLARITYPC7\nSCK\nMOSISYNC\nSCLK\nDIN\n04762-03268HC1 1/\n68L111\nADSP-B5271 AD50611\n1ADDITIONAL PINS OMITTED FOR CLARITYDT0PRI\nTSCLK0\nTFS0DIN\nSCLK\nSYNC\n04762-033\n80C51/80L511AD50611\n1ADDITIONAL PINS OMITTED FOR CLARITYP3.3\nTxD\nRxDSYNC\nSCLK\nDIN\n04762-034\nMICROWIRE1 AD50611\n1ADDITIONAL PINS OMITTED FOR CLARITYCS\nSK\nSOSCLK\nDIN\n04762-035SYNC\n\nAD5061SYNC\nSCLK\nDIN7V\n5V\nVOUT = 0V TO 5VADR395\n04762-0363-WIRE\nSERIAL\nINTERF ACE\n\uf0fa\uf0fb\uf0f9\n\uf0ea\uf0eb\uf0e9\uf0f7\uf0f8\uf0f6\uf0e7\uf0e8\uf0e6\uf0b4 \uf02d\uf0f7\uf0f8\uf0f6\uf0e7\uf0e8\uf0e6\uf02b\uf0b4\uf0f7\uf0f8\uf0f6\uf0e7\uf0e8\uf0e6\uf0b4 \uf03d\n\uf02d\uf0f7\uf0f8\uf0f6\uf0e7\uf0e8\uf0e6\uf0b4\uf03d\nAD5061+5V\n10µF\n04762-037R1 = 10kΩ\nVOUTVDD\n0.1µF\n3-WIRE\nSERIAL\nINTERF ACEAD820/\nOP295\n+–\n–5V+5VR2 = 10kΩ\n±5V OUT\n\n0.1µF 10µF\nVDD\nGNDPOWER5V\nREGULAT OR\nAD5061\n04762-038ADuM1300SCLK V0A V1A SCLK\nVOUT SYNC V0B V1B SDI\nDIN V0C V1C DATA\n\nAD5061  Data Sheet  \n \nRev. E | Page 20 of 20 OUTLINE DIMENSIONS \nCOMPLIANTTOJEDECSTANDARDSMO-178-BA8°\n4°\n0°SEATING\nPLANE1.95\nBSC0.65BSC\n0.60\nBSC7 6\n1 2 3 453.00\n2.90\n2.80\n3.00\n2.80\n2.601.70\n1.60\n1.50\n1.30\n1.15\n0.90\n0.15MAX\n0.05MIN1.45MAX\n0.95MIN0.22MAX\n0.08MIN\n0.38MAX\n0.22MIN0.60\n0.45\n0.30PIN1\nINDICATOR8\n12-16-2008-A\n \nFigure 48. 8 -Lead Small Outline Tran sistor Package [SOT -23] \n(RJ-8) \nDimensions shown in millimeters  \n \nORDERING GUIDE  \nModel1, 2 Temperature Range  INL Description  Package Description  Package \nOption  Marking Code \nAD5061BRJZ -1500RL7 −40°C to +85°C  4 LSB  2.7 V to 5.5 V, Reset to 0 V  8-Lead SOT -23 RJ-8 D43  \nAD5061BRJZ -2REEL7 −40°C to +85°C  4 LSB  2.7 V to 5.5 V, Reset to Mids cale 8-Lead SOT -23 RJ-8 D44  \nAD5061BRJZ -2500RL7 −40°C to +85°C  4 LSB  2.7 V to 5.5 V, Reset to Mids cale 8-Lead SOT -23 RJ-8 D44  \nAD5061YRJZ -1500RL7 −40°C to +125°C  4 LSB  2.7 V to 5.5 V, Reset to 0 V  8-Lead SOT -23 RJ-8 D6G  \nAD5061YRJZ -1REEL7  −40°C to +125°C  4 LSB  2.7 V to 5.5 V, Reset to 0 V  8-Lead SOT -23 RJ-8 D6G  \nEVAL -AD5061SDZ    Evaluation Board    \nEVAL -SDP -CB1Z    Evaluation Controller \nBoard    \n \n1 Z = RoHS Compliant Part.  \n2 The EVAL -AD5061SDZ and the EVAL -SDP -CB1Z  must be used and ordered together.  \n \n \n \n©2005 –2019  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D04762- 0-3/19(E)  \n \n'}]
!==============================================================================!
### Component Summary: AD5061BRJZ-2500RL7

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD): 2.7 V to 5.5 V
  - Output Voltage Range (VOUT): 0 V to VREF

- **Current Ratings:**
  - IDD (Normal Mode): 1.0 mA (at VDD = 5.5 V)
  - IDD (Power-Down Modes): Typically 330 nA at 5 V

- **Power Consumption:**
  - Normal Mode: 1.0 mA (typical)
  - Power-Down Mode: 1 µA (max)

- **Operating Temperature Range:**
  - Industrial Grade (B Grade): -40°C to +85°C
  - Extended Automotive Grade (Y Grade): -40°C to +125°C

- **Package Type:**
  - 8-lead SOT-23

- **Special Features or Notes:**
  - 16-bit resolution with 4 LSB INL (Integral Non-Linearity)
  - Guaranteed monotonic operation
  - Power-on reset to midscale or zero-scale
  - Three power-down modes
  - Low glitch on power-up
  - Fast settling time of 4 µs
  - Compatible with SPI, QSPI™, MICROWIRE, and DSP interfaces

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Level 1

**Description of the Component:**
The AD5061 is a low-power, single 16-bit digital-to-analog converter (DAC) from Analog Devices, part of the nano DAC™ family. It features a buffered voltage output and operates from a single supply voltage ranging from 2.7 V to 5.5 V. The device is designed for applications requiring high precision and low power consumption, making it suitable for battery-powered devices.

**Typical Applications:**
The AD5061 is commonly used in various applications, including:
- **Process Control:** For precise control of analog signals in industrial automation.
- **Data Acquisition Systems:** To convert digital signals from sensors into analog voltages for further processing.
- **Portable Battery-Powered Instruments:** Ideal for devices that require low power consumption and high accuracy.
- **Digital Gain and Offset Adjustment:** Used in signal conditioning to adjust the gain and offset of signals.
- **Programmable Voltage and Current Sources:** For applications needing adjustable output levels.
- **Programmable Attenuators:** To control signal levels in communication systems.

This concise summary provides a clear overview of the AD5061BRJZ-2500RL7, highlighting its key specifications, functionality, and typical use cases.