

================================================================
== Vivado HLS Report for 'inner_proc'
================================================================
* Date:           Sat Feb 15 15:43:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution2_dataflow
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.687|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   90|  650|   90|  650|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- inner         |   88|  648|  11 ~ 81 |          -|          -|       8|    no    |
        | + mandel_calc  |    5|   75|         5|          -|          -| 1 ~ 15 |    no    |
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      6|      -|      -|    -|
|Expression       |        -|      -|      0|   2029|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    167|    -|
|Register         |        -|      -|    957|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      6|    957|   2196|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      6|      2|     10|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------------------------+-----------------------------------------------------+-----------+
    |                        Instance                        |                        Module                       | Expression|
    +--------------------------------------------------------+-----------------------------------------------------+-----------+
    |video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1_U1  |video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1  |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U2    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i0  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i0  |
    |video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U6    |video_mandelbrot_generator_mul_mul_19s_19s_38_1_1    |  i0 * i0  |
    +--------------------------------------------------------+-----------------------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_563_p2                    |     +    |      0|  0|  13|           4|           1|
    |iter_fu_1804_p2                  |     +    |      0|  0|  13|           4|           1|
    |p_Val2_12_fu_753_p2              |     +    |      0|  0|  23|          16|          16|
    |p_Val2_17_fu_1299_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_1_fu_1128_p2              |     +    |      0|  0|  23|          16|          16|
    |p_Val2_20_fu_1638_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_26_fu_1867_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_32_fu_1979_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_35_fu_2268_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_38_fu_2440_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_43_fu_2612_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_4_fu_587_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_8_fu_1486_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_10_fu_1441_p2              |     +    |      0|  0|  43|          36|          36|
    |ret_V_12_fu_1625_p2              |     +    |      0|  0|  26|          19|          19|
    |ret_V_14_fu_1854_p2              |     +    |      0|  0|  27|          20|          20|
    |ret_V_17_fu_1966_p2              |     +    |      0|  0|  27|          20|          20|
    |ret_V_9_fu_2139_p2               |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1818_p2                 |     +    |      0|  0|  26|          19|          19|
    |r_V_11_fu_417_p2                 |     -    |      0|  0|  43|          36|          36|
    |r_V_14_fu_493_p2                 |     -    |      0|  0|  42|           1|          35|
    |ret_V_13_fu_1840_p2              |     -    |      0|  0|  26|          19|          19|
    |ret_V_15_fu_1942_p2              |     -    |      0|  0|  26|          19|          19|
    |ret_V_16_fu_1956_p2              |     -    |      0|  0|  27|          20|          20|
    |and_ln414_1_fu_880_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln414_fu_578_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln700_1_fu_744_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln700_2_fu_1290_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln700_3_fu_2259_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln700_4_fu_2431_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln700_5_fu_2603_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln700_fu_1476_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_1572_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_956_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln779_3_fu_1369_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_4_fu_2338_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_5_fu_2510_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_6_fu_2682_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_663_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_1710_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_805_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_969_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln781_4_fu_1383_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_5_fu_2352_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_6_fu_2524_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_7_fu_2696_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_676_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_14_fu_2381_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_16_fu_2553_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_18_fu_2725_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_1586_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_828_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_834_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_992_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1412_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_699_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_10_fu_1319_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_12_fu_2288_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_14_fu_2460_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_16_fu_2632_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_606_p2                |    and   |      0|  0|   2|           1|           1|
    |carry_4_fu_1506_p2               |    and   |      0|  0|   2|           1|           1|
    |carry_6_fu_776_p2                |    and   |      0|  0|   2|           1|           1|
    |carry_8_fu_915_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_10_fu_2547_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_11_fu_2719_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_694_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_1730_p2            |    and   |      0|  0|   2|           1|           1|
    |overflow_4_fu_823_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_5_fu_987_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_6_fu_1406_p2            |    and   |      0|  0|   2|           1|           1|
    |overflow_7_fu_1908_p2            |    and   |      0|  0|   2|           1|           1|
    |overflow_8_fu_2020_p2            |    and   |      0|  0|   2|           1|           1|
    |overflow_9_fu_2375_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_10_fu_2743_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1747_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_852_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_1010_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_1430_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_5_fu_1657_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_6_fu_1932_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_7_fu_2044_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_8_fu_2399_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_9_fu_2571_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_717_p2              |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_1_fu_1546_p2     |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_3_fu_936_p2      |   icmp   |      0|  0|   8|           2|           2|
    |Range1_all_ones_4_fu_1338_p2     |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_6_fu_2307_p2     |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_7_fu_2479_p2     |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_8_fu_2651_p2     |   icmp   |      0|  0|  11|           5|           2|
    |Range1_all_ones_fu_643_p2        |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_1_fu_1552_p2    |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_2_fu_942_p2     |   icmp   |      0|  0|   8|           2|           1|
    |Range1_all_zeros_3_fu_1343_p2    |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_4_fu_2312_p2    |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_5_fu_2484_p2    |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_6_fu_2656_p2    |   icmp   |      0|  0|  11|           5|           1|
    |Range1_all_zeros_fu_649_p2       |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_1_fu_1530_p2     |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_4_fu_1333_p2     |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_5_fu_2302_p2     |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_6_fu_2474_p2     |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_7_fu_2646_p2     |   icmp   |      0|  0|   9|           4|           2|
    |Range2_all_ones_fu_628_p2        |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln1497_fu_1834_p2           |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_fu_557_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln414_1_fu_1471_p2          |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_2_fu_738_p2           |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_3_fu_874_p2           |   icmp   |      0|  0|   8|           1|           1|
    |icmp_ln414_4_fu_1285_p2          |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_5_fu_2254_p2          |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_6_fu_2426_p2          |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_7_fu_2598_p2          |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_8_fu_1118_p2          |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_fu_572_p2             |   icmp   |      0|  0|   8|           1|           1|
    |icmp_ln56_fu_1798_p2             |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln785_1_fu_2002_p2          |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln785_fu_1890_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln786_1_fu_2032_p2          |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln786_fu_1920_p2            |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8                  |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op325_write_state8  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1026_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1021_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_1435_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_1596_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_1592_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_1675_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_16_fu_2061_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_17_fu_2070_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_18_fu_2096_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_19_fu_2105_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_1178_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_20_fu_2404_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_21_fu_2754_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_22_fu_2758_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_23_fu_2576_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_2783_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_25_fu_2787_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_26_fu_2748_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_27_fu_2812_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_28_fu_2816_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1174_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1752_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1763_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1758_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_857_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1207_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1203_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1015_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_722_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_794_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_800_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_1720_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_817_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_981_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_1395_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_1896_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_2008_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_2364_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_2536_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_2708_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_688_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln786_10_fu_2731_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_1926_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_2038_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_1160_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_4_fu_1736_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_5_fu_840_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln786_6_fu_998_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln786_7_fu_1418_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_8_fu_2387_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_9_fu_2559_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_705_p2               |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_1_fu_1578_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_2_fu_961_p3         |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_3_fu_1375_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_5_fu_2344_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_6_fu_2516_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_7_fu_2688_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_668_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_1705_p3       |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_948_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_3_fu_1348_p3       |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_4_fu_2317_p3       |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_5_fu_2489_p3       |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_6_fu_2661_p3       |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_655_p3          |  select  |      0|  0|   2|           1|           1|
    |imag_btm_V_fu_1048_p3            |  select  |      0|  0|  18|           1|          18|
    |imag_top_V_fu_1218_p3            |  select  |      0|  0|  18|           1|          18|
    |isquare_V_fu_2804_p3             |  select  |      0|  0|  18|           1|          18|
    |p_Val2_18_fu_1613_p3             |  select  |      0|  0|  18|           1|          18|
    |p_Val2_9_fu_357_p3               |  select  |      0|  0|  17|           1|           2|
    |real_btm_V_fu_1195_p3            |  select  |      0|  0|  18|           1|          18|
    |real_top_V_fu_1166_p3            |  select  |      0|  0|  19|           1|          18|
    |rsquare_V_fu_2775_p3             |  select  |      0|  0|  18|           1|          18|
    |select_ln340_10_fu_2792_p3       |  select  |      0|  0|  18|           1|          17|
    |select_ln340_11_fu_2821_p3       |  select  |      0|  0|  18|           1|          17|
    |select_ln340_12_fu_1076_p3       |  select  |      0|  0|  17|           1|           2|
    |select_ln340_1_fu_1769_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_3_fu_863_p3         |  select  |      0|  0|  18|           1|          17|
    |select_ln340_4_fu_1032_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_5_fu_1601_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_6_fu_1681_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_7_fu_2075_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_8_fu_2110_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_9_fu_2763_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_1183_p3          |  select  |      0|  0|  18|           1|          17|
    |select_ln388_10_fu_2827_p3       |  select  |      0|  0|  19|           1|          19|
    |select_ln388_1_fu_1776_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_2_fu_1212_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_3_fu_1040_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_4_fu_1607_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_5_fu_1689_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_6_fu_2082_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_7_fu_2117_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_8_fu_2769_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_9_fu_2798_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_1189_p3          |  select  |      0|  0|  19|           1|          19|
    |x0_V_fu_1783_p3                  |  select  |      0|  0|  18|           1|          18|
    |x_V_fu_2088_p3                   |  select  |      0|  0|  18|           1|          18|
    |y0_V_fu_1697_p3                  |  select  |      0|  0|  18|           1|          18|
    |y_V_fu_2123_p3                   |  select  |      0|  0|  18|           1|          18|
    |zsquare_V_fu_2833_p3             |  select  |      0|  0|  18|           1|          18|
    |carry_fu_1146_p2                 |    xor   |      0|  0|   2|           1|           2|
    |p_Result_9_fu_538_p2             |    xor   |      0|  0|   2|           1|           2|
    |ret_V_11_fu_532_p2               |    xor   |      0|  0|  31|          30|          31|
    |xor_ln340_1_fu_1669_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_2065_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_2100_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_1663_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln416_2_fu_600_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_1500_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_770_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_789_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_1313_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_2282_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_8_fu_2454_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_9_fu_2626_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_909_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_516_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_1566_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_1363_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_4_fu_2332_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_5_fu_2504_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_6_fu_2676_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_457_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_10_fu_2014_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_11_fu_2358_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_12_fu_2370_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_13_fu_2530_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_14_fu_2542_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_15_fu_2702_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_16_fu_2714_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_522_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_682_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_1714_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_1725_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_811_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_6_fu_975_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1389_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_8_fu_1401_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_9_fu_1902_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_463_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_2737_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_1741_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_846_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1004_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1424_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1651_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1914_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_2026_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_2393_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_2565_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_711_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|2029|         859|        1389|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  56|         13|    1|         13|
    |ap_done                      |   9|          2|    1|          2|
    |grp_fu_323_p1                |  15|          3|   35|        105|
    |grp_fu_330_p1                |  15|          3|   30|         90|
    |img_0_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |img_0_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |img_0_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |iter_0_i_i_reg_312           |   9|          2|    4|          8|
    |p_Val2_21_reg_279            |   9|          2|   18|         36|
    |p_Val2_22_reg_290            |   9|          2|   18|         36|
    |p_Val2_27_reg_301            |   9|          2|   18|         36|
    |p_Val2_s_reg_267             |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 167|         37|  132|        340|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Range1_all_ones_1_reg_3192   |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_3198  |   1|   0|    1|          0|
    |and_ln781_2_reg_3063         |   1|   0|    1|          0|
    |and_ln781_4_reg_3144         |   1|   0|    1|          0|
    |and_ln781_5_reg_3390         |   1|   0|    1|          0|
    |and_ln781_6_reg_3421         |   1|   0|    1|          0|
    |and_ln781_7_reg_3452         |   1|   0|    1|          0|
    |and_ln781_reg_3038           |   1|   0|    1|          0|
    |and_ln786_14_reg_3400        |   1|   0|    1|          0|
    |and_ln786_16_reg_3431        |   1|   0|    1|          0|
    |and_ln786_18_reg_3462        |   1|   0|    1|          0|
    |and_ln786_2_reg_3203         |   1|   0|    1|          0|
    |and_ln786_5_reg_3068         |   1|   0|    1|          0|
    |and_ln786_9_reg_3154         |   1|   0|    1|          0|
    |and_ln786_reg_3043           |   1|   0|    1|          0|
    |ap_CS_fsm                    |  12|   0|   12|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |carry_4_reg_3181             |   1|   0|    1|          0|
    |col_reg_3027                 |   4|   0|    4|          0|
    |imag_btm_V_reg_3083          |  18|   0|   18|          0|
    |iter_0_i_i_reg_312           |   4|   0|    4|          0|
    |iter_reg_3233                |   4|   0|    4|          0|
    |or_ln340_12_reg_3164         |   1|   0|    1|          0|
    |or_ln340_20_reg_3410         |   1|   0|    1|          0|
    |or_ln340_23_reg_3441         |   1|   0|    1|          0|
    |or_ln340_26_reg_3472         |   1|   0|    1|          0|
    |or_ln340_reg_3053            |   1|   0|    1|          0|
    |overflow_7_reg_3247          |   1|   0|    1|          0|
    |overflow_8_reg_3266          |   1|   0|    1|          0|
    |p_Result_106_i_i_reg_3117    |   2|   0|    2|          0|
    |p_Result_107_i_i_reg_3122    |   3|   0|    3|          0|
    |p_Result_10_reg_3018         |   1|   0|    1|          0|
    |p_Result_119_i_i_reg_3313    |   2|   0|    2|          0|
    |p_Result_120_i_i_reg_3318    |   3|   0|    3|          0|
    |p_Result_124_i_i_reg_3343    |   2|   0|    2|          0|
    |p_Result_125_i_i_reg_3348    |   3|   0|    3|          0|
    |p_Result_129_i_i_reg_3373    |   4|   0|    4|          0|
    |p_Result_12_reg_2974         |   1|   0|    1|          0|
    |p_Result_130_i_i_reg_3378    |   5|   0|    5|          0|
    |p_Result_13_reg_2980         |   1|   0|    1|          0|
    |p_Result_15_reg_3105         |   1|   0|    1|          0|
    |p_Result_24_reg_3301         |   1|   0|    1|          0|
    |p_Result_27_reg_3331         |   1|   0|    1|          0|
    |p_Result_2_reg_2932          |   1|   0|    1|          0|
    |p_Result_30_reg_3361         |   1|   0|    1|          0|
    |p_Result_3_reg_2943          |   1|   0|    1|          0|
    |p_Result_5_reg_3169          |   1|   0|    1|          0|
    |p_Result_7_reg_3187          |   1|   0|    1|          0|
    |p_Result_9_reg_3007          |   1|   0|    1|          0|
    |p_Val2_17_reg_3138           |  18|   0|   18|          0|
    |p_Val2_21_reg_279            |  18|   0|   18|          0|
    |p_Val2_22_reg_290            |  18|   0|   18|          0|
    |p_Val2_26_reg_3241           |  18|   0|   18|          0|
    |p_Val2_27_reg_301            |  18|   0|   18|          0|
    |p_Val2_32_reg_3260           |  18|   0|   18|          0|
    |p_Val2_35_reg_3384           |  18|   0|   18|          0|
    |p_Val2_38_reg_3415           |  18|   0|   18|          0|
    |p_Val2_3_reg_2938            |  18|   0|   18|          0|
    |p_Val2_43_reg_3446           |  18|   0|   18|          0|
    |p_Val2_4_reg_3032            |  18|   0|   18|          0|
    |p_Val2_8_reg_3175            |  18|   0|   18|          0|
    |p_Val2_s_reg_267             |   4|   0|    4|          0|
    |r_V_11_reg_2925              |  21|   0|   36|         15|
    |r_V_12_reg_3128              |  36|   0|   36|          0|
    |r_V_14_reg_2964              |  19|   0|   35|         16|
    |r_V_15_reg_3098              |  36|   0|   36|          0|
    |r_V_16_reg_3294              |  36|   0|   36|          0|
    |r_V_17_reg_3324              |  36|   0|   36|          0|
    |r_V_18_reg_3354              |  38|   0|   38|          0|
    |real_btm_V_reg_3093          |  18|   0|   18|          0|
    |real_top_V_reg_3088          |  18|   0|   18|          0|
    |ret_V_11_reg_3001            |  30|   0|   30|          0|
    |ret_V_9_reg_3289             |  19|   0|   19|          0|
    |rhs_V_2_reg_3225             |  20|   0|   20|          0|
    |select_ln340_3_reg_3078      |  18|   0|   18|          0|
    |sext_ln415_1_reg_3058        |  18|   0|   18|          0|
    |sext_ln56_reg_3220           |  20|   0|   20|          0|
    |sext_ln703_reg_2996          |  19|   0|   19|          0|
    |sext_ln713_reg_3013          |  16|   0|   16|          0|
    |sext_ln728_reg_2959          |  21|   0|   36|         15|
    |tmp_11_reg_2903              |   1|   0|    1|          0|
    |tmp_13_reg_2910              |   1|   0|    1|          0|
    |tmp_16_reg_2915              |   1|   0|    1|          0|
    |trunc_ln414_1_reg_3133       |  15|   0|   15|          0|
    |trunc_ln414_2_reg_3112       |  15|   0|   15|          0|
    |trunc_ln414_3_reg_3308       |  15|   0|   15|          0|
    |trunc_ln414_4_reg_3338       |  15|   0|   15|          0|
    |trunc_ln414_5_reg_3368       |  15|   0|   15|          0|
    |trunc_ln703_reg_2898         |  30|   0|   30|          0|
    |underflow_10_reg_3467        |   1|   0|    1|          0|
    |underflow_2_reg_3073         |   1|   0|    1|          0|
    |underflow_4_reg_3159         |   1|   0|    1|          0|
    |underflow_6_reg_3253         |   1|   0|    1|          0|
    |underflow_7_reg_3272         |   1|   0|    1|          0|
    |underflow_8_reg_3405         |   1|   0|    1|          0|
    |underflow_9_reg_3436         |   1|   0|    1|          0|
    |underflow_reg_3048           |   1|   0|    1|          0|
    |x0_V_reg_3215                |  18|   0|   18|          0|
    |x_V_reg_3279                 |  18|   0|   18|          0|
    |xor_ln779_1_reg_2985         |   1|   0|    1|          0|
    |xor_ln779_reg_2948           |   1|   0|    1|          0|
    |xor_ln785_12_reg_3395        |   1|   0|    1|          0|
    |xor_ln785_14_reg_3426        |   1|   0|    1|          0|
    |xor_ln785_16_reg_3457        |   1|   0|    1|          0|
    |xor_ln785_1_reg_2990         |   1|   0|    1|          0|
    |xor_ln785_8_reg_3149         |   1|   0|    1|          0|
    |xor_ln785_reg_2953           |   1|   0|    1|          0|
    |y0_V_reg_3209                |  18|   0|   18|          0|
    |y_V_reg_3284                 |  18|   0|   18|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 957|   0| 1003|         46|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|img_0_data_stream_0_V_din     | out |    8|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_write   | out |    1|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_1_V_din     | out |    8|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_write   | out |    1|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_2_V_din     | out |    8|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_write   | out |    1|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|im_V                          |  in |   18|   ap_none  |          im_V         |    scalar    |
|v_assign                      |  in |    3|   ap_none  |        v_assign       |    scalar    |
|re_V                          |  in |   18|   ap_none  |          re_V         |    scalar    |
|zoom_factor_V                 |  in |   18|   ap_none  |     zoom_factor_V     |    scalar    |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 3 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.49>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_assign_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %v_assign)"   --->   Operation 13 'read' 'v_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln746 = trunc i3 %v_assign_read to i2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 14 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %v_assign_read, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 16 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.31ns)   --->   "%p_Val2_9 = select i1 %p_Result_8, i17 -1, i17 %shl_ln" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 17 'select' 'p_Val2_9' <Predicate = true> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i17 %p_Val2_9 to i31" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 18 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_13 = mul i31 5461, %zext_ln340" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 19 'mul' 'r_V_13' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %r_V_13 to i30" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 20 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 21 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 22 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 23 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32, [1 x i8]* @p_str33)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zoom_factor_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %zoom_factor_V)"   --->   Operation 27 'read' 'zoom_factor_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %re_V)"   --->   Operation 28 'read' 're_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %im_V)"   --->   Operation 29 'read' 'im_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %zoom_factor_V_read, i17 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 30 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i35 %shl_ln1 to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 31 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %zoom_factor_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 32 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i33 %shl_ln1118_1 to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 33 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.76ns)   --->   "%r_V_11 = sub i36 %sext_ln1118, %sext_ln1118_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 34 'sub' 'r_V_11' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 35 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_11, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 36 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 37 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 38 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln779 = xor i1 %tmp_3, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 39 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_2, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 40 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %re_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 41 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i33 %rhs_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 42 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %zoom_factor_V_read, i16 0)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 43 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i34 %shl_ln1118_2 to i35" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 44 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.74ns)   --->   "%r_V_14 = sub i35 0, %sext_ln1118_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 45 'sub' 'r_V_14' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 46 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 47 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 48 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln779_1 = xor i1 %tmp_10, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 49 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_12, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 50 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %im_V_read to i19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 51 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%ret_V_11 = xor i30 %trunc_ln703, -536870912" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 52 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%p_Result_9 = xor i1 %tmp_11, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 53 'xor' 'p_Result_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %ret_V_11, i32 15, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 54 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln713 = sext i15 %trunc_ln2 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 55 'sext' 'sext_ln713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %ret_V_11, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 56 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.66ns)   --->   "br label %0"   --->   Operation 57 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i4 [ 0, %entry ], [ %col, %hls_label_0 ]"   --->   Operation 58 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.44ns)   --->   "%icmp_ln28 = icmp eq i4 %p_Val2_s, -8" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 59 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.77ns)   --->   "%col = add i4 %p_Val2_s, 1" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 61 'add' 'col' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %inner_proc.exit, label %inner_begin" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i36 %r_V_11 to i14" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 63 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.15ns)   --->   "%icmp_ln414 = icmp ne i14 %trunc_ln718, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 64 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln28)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%and_ln414 = and i1 %p_Result_2, %icmp_ln414" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 65 'and' 'and_ln414' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln415_1 = zext i1 %and_ln414 to i18" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 66 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_4 = add i18 %p_Val2_3, %zext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 67 'add' 'p_Val2_4' <Predicate = (!icmp_ln28)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 68 'bitselect' 'tmp_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%xor_ln416_2 = xor i1 %tmp_20, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 69 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_3, %xor_ln416_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 70 'and' 'carry_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 71 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_84_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_11, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 72 'partselect' 'p_Result_84_i_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.93ns)   --->   "%Range2_all_ones = icmp eq i2 %p_Result_84_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 73 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln28)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_85_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_11, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 74 'partselect' 'p_Result_85_i_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.18ns)   --->   "%Range1_all_ones = icmp eq i3 %p_Result_85_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 75 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln28)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.18ns)   --->   "%Range1_all_zeros = icmp eq i3 %p_Result_85_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 76 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln28)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 77 'select' 'deleted_zeros' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 78 'and' 'and_ln779' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 79 'select' 'deleted_ones' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_2, %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 80 'and' 'and_ln781' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785_2 = xor i1 %deleted_zeros, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 81 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_4, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 82 'or' 'or_ln785' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow_1 = and i1 %or_ln785, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 83 'and' 'overflow_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_4, %deleted_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 84 'and' 'and_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 85 'or' 'or_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 86 'xor' 'xor_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_2, %xor_ln786" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 87 'and' 'underflow' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 88 'or' 'or_ln340' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i30 %ret_V_11 to i14" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 89 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10_i = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 %tmp_13, i14 %trunc_ln718_1)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 90 'bitconcatenate' 'tmp_10_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.26ns)   --->   "%icmp_ln414_2 = icmp ne i15 %tmp_10_i, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 91 'icmp' 'icmp_ln414_2' <Predicate = (!icmp_ln28)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%and_ln700_1 = and i1 %icmp_ln414_2, %p_Result_9" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 92 'and' 'and_ln700_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln402 = zext i1 %and_ln700_1 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 93 'zext' 'zext_ln402' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.14ns) (out node of the LUT)   --->   "%p_Val2_12 = add i16 %sext_ln713, %zext_ln402" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 94 'add' 'p_Val2_12' <Predicate = (!icmp_ln28)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln415_1 = sext i16 %p_Val2_12 to i18" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 95 'sext' 'sext_ln415_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 96 'bitselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%xor_ln416_4 = xor i1 %tmp, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 97 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %p_Result_10, %xor_ln416_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 98 'and' 'carry_6' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 99 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%Range2_all_ones_8 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %ret_V_11, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 100 'bitselect' 'Range2_all_ones_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln416_5 = xor i1 %p_Result_10, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 101 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln416_1 = or i1 %tmp, %xor_ln416_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 102 'or' 'or_ln416_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln416 = or i1 %tmp_16, %or_ln416_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 103 'or' 'or_ln416' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_6, %Range2_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 104 'and' 'and_ln781_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln785_5 = xor i1 %Range2_all_ones_8, %carry_6" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 105 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln785_2 = or i1 %p_Result_11, %xor_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 106 'or' 'or_ln785_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow_4 = and i1 %or_ln785_2, %tmp_11" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 107 'and' 'overflow_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln786_4 = and i1 %or_ln416, %p_Result_11" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 108 'and' 'and_ln786_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %and_ln786_4, %Range2_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 109 'and' 'and_ln786_5' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_5 = or i1 %and_ln781_2, %and_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 110 'or' 'or_ln786_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786_5, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 111 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_9, %xor_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 112 'and' 'underflow_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_6 = or i1 %underflow_2, %overflow_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 113 'or' 'or_ln340_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_6, i18 131071, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 114 'select' 'select_ln340_3' <Predicate = (!icmp_ln28)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i35 %r_V_14 to i14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 115 'trunc' 'trunc_ln718_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.15ns)   --->   "%icmp_ln414_3 = icmp ne i14 %trunc_ln718_2, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 116 'icmp' 'icmp_ln414_3' <Predicate = (!icmp_ln28)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln414_1 = and i1 %p_Result_12, %icmp_ln414_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 117 'and' 'and_ln414_1' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_11_i = call i17 @_ssdm_op_PartSelect.i17.i35.i32.i32(i35 %r_V_14, i32 16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 118 'partselect' 'tmp_11_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_11_i, i1 %and_ln414_1)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 119 'bitconcatenate' 'p_Val2_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 120 'bitselect' 'tmp_29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416 = xor i1 %tmp_29, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 121 'xor' 'xor_ln416' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_13, %xor_ln416" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 122 'and' 'carry_8' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 123 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%Range2_all_ones_3 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 124 'bitselect' 'Range2_all_ones_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_14, i32 33, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 125 'partselect' 'tmp_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.93ns)   --->   "%Range1_all_ones_3 = icmp eq i2 %tmp_9, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 126 'icmp' 'Range1_all_ones_3' <Predicate = (!icmp_ln28)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.93ns)   --->   "%Range1_all_zeros_2 = icmp eq i2 %tmp_9, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 127 'icmp' 'Range1_all_zeros_2' <Predicate = (!icmp_ln28)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%deleted_zeros_2 = select i1 %carry_8, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 128 'select' 'deleted_zeros_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_3, %xor_ln779_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 129 'and' 'and_ln779_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_2 = select i1 %carry_8, i1 %and_ln779_2, i1 %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 130 'select' 'deleted_ones_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_8, %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 131 'and' 'and_ln781_3' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_2, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 132 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_3 = or i1 %p_Result_14, %xor_ln785_6" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 133 'or' 'or_ln785_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%overflow_5 = and i1 %or_ln785_3, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 134 'and' 'overflow_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_14, %deleted_ones_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 135 'and' 'and_ln786_7' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln786_6 = or i1 %and_ln781_3, %and_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 136 'or' 'or_ln786_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %or_ln786_6, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 137 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_12, %xor_ln786_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 138 'and' 'underflow_3' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %underflow_3, %overflow_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 139 'or' 'or_ln340_9' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_11 = or i1 %and_ln786_7, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 140 'or' 'or_ln340_11' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_10 = or i1 %or_ln340_11, %and_ln781_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 141 'or' 'or_ln340_10' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_9, i18 131071, i18 %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 142 'select' 'select_ln340_4' <Predicate = (!icmp_ln28)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%select_ln388_3 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 143 'select' 'select_ln388_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_btm_V = select i1 %or_ln340_10, i18 %select_ln340_4, i18 %select_ln388_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 144 'select' 'imag_btm_V' <Predicate = (!icmp_ln28)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 145 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.52>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln746_1 = trunc i4 %p_Val2_s to i2" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 146 'trunc' 'trunc_ln746_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746_1, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 147 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 148 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.31ns)   --->   "%select_ln340_12 = select i1 %p_Result_s, i17 -1, i17 %trunc_ln3" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 149 'select' 'select_ln340_12' <Predicate = true> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %select_ln340_12, i32 3, i32 16)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 150 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 true, i14 %tmp_8)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 151 'bitconcatenate' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln718 = sext i15 %trunc_ln708_2 to i16" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 152 'sext' 'sext_ln718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i17 %select_ln340_12 to i3" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 153 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_4_i = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %trunc_ln414, i12 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 154 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (2.26ns)   --->   "%icmp_ln414_8 = icmp ne i15 %tmp_4_i, 0" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 155 'icmp' 'icmp_ln414_8' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %icmp_ln414_8 to i16" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 156 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.14ns)   --->   "%p_Val2_1 = add i16 %sext_ln718, %zext_ln415" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 157 'add' 'p_Val2_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%sext_ln415 = sext i16 %p_Val2_1 to i18" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 158 'sext' 'sext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 159 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%carry = xor i1 %tmp_18, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 160 'xor' 'carry' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 161 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%or_ln786_3 = or i1 %p_Result_1, %carry" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 162 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_top_V = select i1 %or_ln786_3, i18 %sext_ln415, i18 -131072" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 163 'select' 'real_top_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 164 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 165 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 131071, i18 %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 166 'select' 'select_ln340' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 167 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_btm_V = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 168 'select' 'real_btm_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_8 = or i1 %and_ln786_5, %tmp_11" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 169 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_7 = or i1 %or_ln340_8, %and_ln781_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 170 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%select_ln388_2 = select i1 %underflow_2, i18 -131072, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 171 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_top_V = select i1 %or_ln340_7, i18 %select_ln340_3, i18 %select_ln388_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 172 'select' 'imag_top_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %imag_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 173 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i18 %imag_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 174 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i36 %sext_ln1116_1, %sext_ln1118_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 175 'mul' 'r_V_15' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 176 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i36 %r_V_15 to i15" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 177 'trunc' 'trunc_ln414_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_106_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_15, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 178 'partselect' 'p_Result_106_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_107_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_15, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 179 'partselect' 'p_Result_107_i_i' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %real_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 180 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %real_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 181 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_12 = mul nsw i36 %sext_ln1118_3, %sext_ln1116" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 182 'mul' 'r_V_12' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i36 %r_V_12 to i15" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 183 'trunc' 'trunc_ln414_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Val2_16 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_15, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 184 'partselect' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 185 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (2.26ns)   --->   "%icmp_ln414_4 = icmp ne i15 %trunc_ln414_2, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 186 'icmp' 'icmp_ln414_4' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%and_ln700_2 = and i1 %p_Result_15, %icmp_ln414_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 187 'and' 'and_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln415_3 = zext i1 %and_ln700_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 188 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_17 = add i18 %p_Val2_16, %zext_ln415_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 189 'add' 'p_Val2_17' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 190 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%xor_ln416_6 = xor i1 %tmp_34, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 191 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_10 = and i1 %p_Result_16, %xor_ln416_6" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 192 'and' 'carry_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 193 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.93ns)   --->   "%Range2_all_ones_4 = icmp eq i2 %p_Result_106_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 194 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (1.18ns)   --->   "%Range1_all_ones_4 = icmp eq i3 %p_Result_107_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 195 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (1.18ns)   --->   "%Range1_all_zeros_3 = icmp eq i3 %p_Result_107_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 196 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%deleted_zeros_3 = select i1 %carry_10, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 197 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 198 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_3 = xor i1 %tmp_36, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 199 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_4, %xor_ln779_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 200 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%deleted_ones_3 = select i1 %carry_10, i1 %and_ln779_3, i1 %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 201 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.97ns)   --->   "%and_ln781_4 = and i1 %carry_10, %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 202 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_7 = xor i1 %deleted_zeros_3, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 203 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_4 = or i1 %p_Result_17, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 204 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.97ns)   --->   "%xor_ln785_8 = xor i1 %p_Result_15, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 205 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%overflow_6 = and i1 %or_ln785_4, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 206 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %p_Result_17, %deleted_ones_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 207 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_7 = or i1 %and_ln781_4, %and_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 208 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_7, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 209 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_15, %xor_ln786_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 210 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %underflow_4, %overflow_6" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 211 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 212 [1/1] (2.79ns)   --->   "%ret_V_10 = add i36 %r_V_12, %sext_ln728" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 212 'add' 'ret_V_10' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 213 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_7 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %ret_V_10, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 214 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 215 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (2.26ns)   --->   "%icmp_ln414_1 = icmp ne i15 %trunc_ln414_1, 0" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 216 'icmp' 'icmp_ln414_1' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%and_ln700 = and i1 %p_Result_5, %icmp_ln414_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 217 'and' 'and_ln700' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%zext_ln415_2 = zext i1 %and_ln700 to i18" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 218 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_8 = add i18 %p_Val2_7, %zext_ln415_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 219 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 220 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%xor_ln416_3 = xor i1 %tmp_24, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 221 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_6, %xor_ln416_3" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 222 'and' 'carry_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 223 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %ret_V_10, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 224 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.93ns)   --->   "%Range2_all_ones_1 = icmp eq i2 %tmp_5, -1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 225 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %ret_V_10, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 226 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (1.18ns)   --->   "%Range1_all_ones_1 = icmp eq i3 %tmp_6, -1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 227 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (1.18ns)   --->   "%Range1_all_zeros_1 = icmp eq i3 %tmp_6, 0" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 228 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 229 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_26, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 230 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 231 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%deleted_ones_1 = select i1 %carry_4, i1 %and_ln779_1, i1 %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 232 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %p_Result_7, %deleted_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 233 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_14 = or i1 %and_ln786_9, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 234 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_13 = or i1 %or_ln340_14, %and_ln781_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 235 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_12, i18 131071, i18 %p_Val2_17" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 236 'select' 'select_ln340_5' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%select_ln388_4 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_17" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 237 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (1.34ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %or_ln340_13, i18 %select_ln340_5, i18 %select_ln388_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 238 'select' 'p_Val2_18' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_18 to i19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 239 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (2.21ns)   --->   "%ret_V_12 = add nsw i19 %sext_ln703, %lhs_V" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 240 'add' 'ret_V_12' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_12, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 241 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (2.21ns)   --->   "%p_Val2_20 = add i18 %p_Val2_18, %im_V_read" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 242 'add' 'p_Val2_20' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_20, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 243 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_19, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 244 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow_5 = and i1 %p_Result_18, %xor_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 245 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340 = xor i1 %p_Result_18, %p_Result_19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 246 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_18, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 247 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%or_ln340_15 = or i1 %p_Result_19, %xor_ln340_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 248 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%select_ln340_6 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_20" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 249 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow_5, i18 -131072, i18 %p_Val2_20" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 250 'select' 'select_ln388_5' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (1.34ns) (out node of the LUT)   --->   "%y0_V = select i1 %or_ln340_15, i18 %select_ln340_6, i18 %select_ln388_5" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 251 'select' 'y0_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.63>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [src/cpp/video_mandelbrot_generator.cpp:29]   --->   Operation 252 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [src/cpp/video_mandelbrot_generator.cpp:29]   --->   Operation 253 'specregionbegin' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%deleted_zeros_1 = select i1 %carry_4, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 254 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_4, %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 255 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %deleted_zeros_1, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 256 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_1 = or i1 %p_Result_7, %xor_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 257 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %p_Result_5, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 258 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%overflow_2 = and i1 %or_ln785_1, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 259 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786_4 = or i1 %and_ln781_1, %and_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 260 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786_1 = xor i1 %or_ln786_4, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 261 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_5, %xor_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 262 'and' 'underflow_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %underflow_1, %overflow_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 263 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_5 = or i1 %and_ln786_2, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 264 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_4 = or i1 %or_ln340_5, %and_ln781_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 265 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_3, i18 131071, i18 %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 266 'select' 'select_ln340_1' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%select_ln388_1 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 267 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (1.34ns) (out node of the LUT)   --->   "%x0_V = select i1 %or_ln340_4, i18 %select_ln340_1, i18 %select_ln388_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 268 'select' 'x0_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i18 %y0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 269 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %x0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 270 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (1.66ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 271 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 7> <Delay = 8.66>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%p_Val2_21 = phi i18 [ 0, %inner_begin ], [ %rsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284.i.i_ifconv ]"   --->   Operation 272 'phi' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%p_Val2_22 = phi i18 [ 0, %inner_begin ], [ %isquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284.i.i_ifconv ]"   --->   Operation 273 'phi' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%p_Val2_27 = phi i18 [ 0, %inner_begin ], [ %zsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284.i.i_ifconv ]"   --->   Operation 274 'phi' 'p_Val2_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%iter_0_i_i = phi i4 [ 0, %inner_begin ], [ %iter, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284.i.i_ifconv ]"   --->   Operation 275 'phi' 'iter_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (1.44ns)   --->   "%icmp_ln56 = icmp eq i4 %iter_0_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 276 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 15, i64 8)"   --->   Operation 277 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (1.77ns)   --->   "%iter = add i4 %iter_0_i_i, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 278 'add' 'iter' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %hls_label_0, label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338.i.i" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i18 %p_Val2_21 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 280 'sext' 'lhs_V_4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i18 %p_Val2_22 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 281 'sext' 'rhs_V_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (2.21ns)   --->   "%ret_V = add nsw i19 %rhs_V_1, %lhs_V_4" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 282 'add' 'ret_V' <Predicate = (!icmp_ln56)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %ret_V, i32 17, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 283 'partselect' 'tmp_39' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.93ns)   --->   "%icmp_ln1497 = icmp eq i2 %tmp_39, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 284 'icmp' 'icmp_ln1497' <Predicate = (!icmp_ln56)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1497, label %hls_label_0, label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284.i.i_ifconv" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 285 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (2.21ns)   --->   "%ret_V_13 = sub i19 %lhs_V_4, %rhs_V_1" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 286 'sub' 'ret_V_13' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %ret_V_13 to i18" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 287 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i19 %ret_V_13 to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 288 'sext' 'lhs_V_2' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (2.25ns)   --->   "%ret_V_14 = add nsw i20 %lhs_V_2, %rhs_V_2" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 289 'add' 'ret_V_14' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_14, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 290 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (2.21ns)   --->   "%p_Val2_26 = add i18 %x0_V, %trunc_ln1192" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 291 'add' 'p_Val2_26' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_26, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 292 'bitselect' 'p_Result_21' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_112_i_i = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_14, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 293 'partselect' 'p_Result_112_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.93ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_112_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 294 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%or_ln785_5 = or i1 %p_Result_21, %icmp_ln785" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 295 'or' 'or_ln785_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln785_9 = xor i1 %p_Result_20, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 296 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %or_ln785_5, %xor_ln785_9" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 297 'and' 'overflow_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%xor_ln786_6 = xor i1 %p_Result_21, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 298 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.93ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_112_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 299 'icmp' 'icmp_ln786' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%or_ln786_1 = or i1 %icmp_ln786, %xor_ln786_6" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 300 'or' 'or_ln786_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %or_ln786_1, %p_Result_20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 301 'and' 'underflow_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %p_Val2_27 to i19" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 302 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (2.21ns)   --->   "%ret_V_15 = sub i19 %sext_ln703_6, %lhs_V_4" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 303 'sub' 'ret_V_15' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i19 %ret_V_15 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 304 'sext' 'lhs_V_3' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i18 %p_Val2_22 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 305 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (2.25ns)   --->   "%ret_V_16 = sub i20 %lhs_V_3, %sext_ln703_8" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 306 'sub' 'ret_V_16' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i20 %ret_V_16 to i18" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 307 'trunc' 'trunc_ln1192_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (2.28ns)   --->   "%ret_V_17 = add i20 %ret_V_16, %sext_ln56" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 308 'add' 'ret_V_17' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_17, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 309 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (2.21ns)   --->   "%p_Val2_32 = add i18 %trunc_ln1192_1, %y0_V" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 310 'add' 'p_Val2_32' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_32, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 311 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_17, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 312 'partselect' 'tmp_s' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.93ns)   --->   "%icmp_ln785_1 = icmp ne i2 %tmp_s, 0" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 313 'icmp' 'icmp_ln785_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln785_6 = or i1 %p_Result_23, %icmp_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 314 'or' 'or_ln785_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln785_10 = xor i1 %p_Result_22, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 315 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln785_6, %xor_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 316 'and' 'overflow_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%xor_ln786_7 = xor i1 %p_Result_23, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 317 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.93ns)   --->   "%icmp_ln786_1 = icmp ne i2 %tmp_s, -1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 318 'icmp' 'icmp_ln786_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%or_ln786_2 = or i1 %icmp_ln786_1, %xor_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 319 'or' 'or_ln786_2' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 320 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7 = and i1 %or_ln786_2, %p_Result_22" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 320 'and' 'underflow_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_41 = zext i4 %iter_0_i_i to i8" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 321 'zext' 'tmp_41' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 322 'specregionbegin' 'tmp_14_i' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 323 'specprotocol' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_40 = zext i4 %p_Val2_s to i8" [src/cpp/video_mandelbrot_generator.cpp:68]   --->   Operation 324 'zext' 'tmp_40' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0_V, i8 %tmp_40)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 325 'write' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 326 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_1_V, i8 %tmp_41)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 326 'write' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 327 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_2_V, i8 %tmp_41)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 327 'write' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_14_i)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 328 'specregionend' 'empty_20' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_2_i)" [src/cpp/video_mandelbrot_generator.cpp:74]   --->   Operation 329 'specregionend' 'empty_21' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "br label %0" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 330 'br' <Predicate = (icmp_ln1497) | (icmp_ln56)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.90>
ST_9 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_16 = or i1 %underflow_6, %overflow_7" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 331 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340_2 = xor i1 %underflow_6, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 332 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_17 = or i1 %overflow_7, %xor_ln340_2" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 333 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_16, i18 131071, i18 %p_Val2_26" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 334 'select' 'select_ln340_7' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_6 = select i1 %underflow_6, i18 -131072, i18 %p_Val2_26" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 335 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 336 [1/1] (1.34ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_17, i18 %select_ln340_7, i18 %select_ln388_6" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 336 'select' 'x_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_18 = or i1 %underflow_7, %overflow_8" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 337 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_3 = xor i1 %underflow_7, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 338 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_19 = or i1 %overflow_8, %xor_ln340_3" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 339 'or' 'or_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_18, i18 131071, i18 %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 340 'select' 'select_ln340_8' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_7 = select i1 %underflow_7, i18 -131072, i18 %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 341 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (1.34ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_19, i18 %select_ln340_8, i18 %select_ln388_7" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 342 'select' 'y_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i18 %x_V to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 343 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i18 %y_V to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 344 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (2.21ns)   --->   "%ret_V_9 = add nsw i19 %sext_ln703_9, %sext_ln703_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 345 'add' 'ret_V_9' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%r_V = sext i18 %x_V to i36" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 346 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_16 = mul nsw i36 %r_V, %r_V" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 347 'mul' 'r_V_16' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 348 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i36 %r_V_16 to i15" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 349 'trunc' 'trunc_ln414_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_119_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_16, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 350 'partselect' 'p_Result_119_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_120_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_16, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 351 'partselect' 'p_Result_120_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%r_V_7 = sext i18 %y_V to i36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 352 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_17 = mul nsw i36 %r_V_7, %r_V_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 353 'mul' 'r_V_17' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 354 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i36 %r_V_17 to i15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 355 'trunc' 'trunc_ln414_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_124_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_17, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 356 'partselect' 'p_Result_124_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_125_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_17, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 357 'partselect' 'p_Result_125_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%r_V_9 = sext i19 %ret_V_9 to i38" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 358 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_18 = mul nsw i38 %r_V_9, %r_V_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 359 'mul' 'r_V_18' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 360 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln414_5 = trunc i38 %r_V_18 to i15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 361 'trunc' 'trunc_ln414_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_129_i_i = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %r_V_18, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 362 'partselect' 'p_Result_129_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_130_i_i = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %r_V_18, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 363 'partselect' 'p_Result_130_i_i' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.42>
ST_11 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%p_Val2_34 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_16, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 364 'partselect' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 365 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (2.26ns)   --->   "%icmp_ln414_5 = icmp ne i15 %trunc_ln414_3, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 366 'icmp' 'icmp_ln414_5' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%and_ln700_3 = and i1 %p_Result_24, %icmp_ln414_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 367 'and' 'and_ln700_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%zext_ln415_4 = zext i1 %and_ln700_3 to i18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 368 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_35 = add i18 %p_Val2_34, %zext_ln415_4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 369 'add' 'p_Val2_35' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_35, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 370 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%xor_ln416_7 = xor i1 %tmp_48, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 371 'xor' 'xor_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_12 = and i1 %p_Result_25, %xor_ln416_7" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 372 'and' 'carry_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_35, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 373 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 374 [1/1] (0.93ns)   --->   "%Range2_all_ones_5 = icmp eq i2 %p_Result_119_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 374 'icmp' 'Range2_all_ones_5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (1.18ns)   --->   "%Range1_all_ones_6 = icmp eq i3 %p_Result_120_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 375 'icmp' 'Range1_all_ones_6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (1.18ns)   --->   "%Range1_all_zeros_4 = icmp eq i3 %p_Result_120_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 376 'icmp' 'Range1_all_zeros_4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%deleted_zeros_4 = select i1 %carry_12, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 377 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 378 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_4 = xor i1 %tmp_50, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 379 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_4 = and i1 %Range2_all_ones_5, %xor_ln779_4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 380 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%deleted_ones_5 = select i1 %carry_12, i1 %and_ln779_4, i1 %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 381 'select' 'deleted_ones_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 382 [1/1] (0.97ns)   --->   "%and_ln781_5 = and i1 %carry_12, %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 382 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%xor_ln785_11 = xor i1 %deleted_zeros_4, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 383 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%or_ln785_7 = or i1 %p_Result_26, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 384 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.97ns)   --->   "%xor_ln785_12 = xor i1 %p_Result_24, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 385 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%overflow_9 = and i1 %or_ln785_7, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 386 'and' 'overflow_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %p_Result_26, %deleted_ones_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 387 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%or_ln786_8 = or i1 %and_ln781_5, %and_ln786_14" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 388 'or' 'or_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%xor_ln786_8 = xor i1 %or_ln786_8, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 389 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_8 = and i1 %p_Result_24, %xor_ln786_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 390 'and' 'underflow_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_20 = or i1 %underflow_8, %overflow_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 391 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%p_Val2_37 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_17, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 392 'partselect' 'p_Val2_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 393 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (2.26ns)   --->   "%icmp_ln414_6 = icmp ne i15 %trunc_ln414_4, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 394 'icmp' 'icmp_ln414_6' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%and_ln700_4 = and i1 %p_Result_27, %icmp_ln414_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 395 'and' 'and_ln700_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%zext_ln415_5 = zext i1 %and_ln700_4 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 396 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_38 = add i18 %p_Val2_37, %zext_ln415_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 397 'add' 'p_Val2_38' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_38, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 398 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%xor_ln416_8 = xor i1 %tmp_53, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 399 'xor' 'xor_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_14 = and i1 %p_Result_28, %xor_ln416_8" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 400 'and' 'carry_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_38, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 401 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 402 [1/1] (0.93ns)   --->   "%Range2_all_ones_6 = icmp eq i2 %p_Result_124_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 402 'icmp' 'Range2_all_ones_6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (1.18ns)   --->   "%Range1_all_ones_7 = icmp eq i3 %p_Result_125_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 403 'icmp' 'Range1_all_ones_7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (1.18ns)   --->   "%Range1_all_zeros_5 = icmp eq i3 %p_Result_125_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 404 'icmp' 'Range1_all_zeros_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%deleted_zeros_5 = select i1 %carry_14, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 405 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 406 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_5 = xor i1 %tmp_55, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 407 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_5 = and i1 %Range2_all_ones_6, %xor_ln779_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 408 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%deleted_ones_6 = select i1 %carry_14, i1 %and_ln779_5, i1 %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 409 'select' 'deleted_ones_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.97ns)   --->   "%and_ln781_6 = and i1 %carry_14, %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 410 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%xor_ln785_13 = xor i1 %deleted_zeros_5, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 411 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%or_ln785_8 = or i1 %p_Result_29, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 412 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.97ns)   --->   "%xor_ln785_14 = xor i1 %p_Result_27, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 413 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%overflow_10 = and i1 %or_ln785_8, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 414 'and' 'overflow_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %p_Result_29, %deleted_ones_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 415 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%or_ln786_9 = or i1 %and_ln781_6, %and_ln786_16" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 416 'or' 'or_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%xor_ln786_9 = xor i1 %or_ln786_9, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 417 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_9 = and i1 %p_Result_27, %xor_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 418 'and' 'underflow_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 419 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_23 = or i1 %underflow_9, %overflow_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 419 'or' 'or_ln340_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%p_Val2_42 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %r_V_18, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 420 'partselect' 'p_Val2_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 421 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (2.26ns)   --->   "%icmp_ln414_7 = icmp ne i15 %trunc_ln414_5, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 422 'icmp' 'icmp_ln414_7' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%and_ln700_5 = and i1 %p_Result_30, %icmp_ln414_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 423 'and' 'and_ln700_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%zext_ln415_6 = zext i1 %and_ln700_5 to i18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 424 'zext' 'zext_ln415_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_43 = add i18 %p_Val2_42, %zext_ln415_6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 425 'add' 'p_Val2_43' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_43, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 426 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%xor_ln416_9 = xor i1 %tmp_58, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 427 'xor' 'xor_ln416_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_16 = and i1 %p_Result_31, %xor_ln416_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 428 'and' 'carry_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_43, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 429 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (1.44ns)   --->   "%Range2_all_ones_7 = icmp eq i4 %p_Result_129_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 430 'icmp' 'Range2_all_ones_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (1.44ns)   --->   "%Range1_all_ones_8 = icmp eq i5 %p_Result_130_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 431 'icmp' 'Range1_all_ones_8' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (1.44ns)   --->   "%Range1_all_zeros_6 = icmp eq i5 %p_Result_130_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 432 'icmp' 'Range1_all_zeros_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%deleted_zeros_6 = select i1 %carry_16, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 433 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 434 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_6 = xor i1 %tmp_60, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 435 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_6 = and i1 %Range2_all_ones_7, %xor_ln779_6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 436 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%deleted_ones_7 = select i1 %carry_16, i1 %and_ln779_6, i1 %Range1_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 437 'select' 'deleted_ones_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 438 [1/1] (0.97ns)   --->   "%and_ln781_7 = and i1 %carry_16, %Range1_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 438 'and' 'and_ln781_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%xor_ln785_15 = xor i1 %deleted_zeros_6, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 439 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%or_ln785_9 = or i1 %p_Result_32, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 440 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.97ns)   --->   "%xor_ln785_16 = xor i1 %p_Result_30, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 441 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%overflow_11 = and i1 %or_ln785_9, %xor_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 442 'and' 'overflow_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 443 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %p_Result_32, %deleted_ones_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 443 'and' 'and_ln786_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%or_ln786_10 = or i1 %and_ln781_7, %and_ln786_18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 444 'or' 'or_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%xor_ln786_10 = xor i1 %or_ln786_10, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 445 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 446 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_10 = and i1 %p_Result_30, %xor_ln786_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 446 'and' 'underflow_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 447 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_26 = or i1 %underflow_10, %overflow_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 447 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.68>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 448 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_21 = or i1 %and_ln786_14, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 449 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_22 = or i1 %or_ln340_21, %and_ln781_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 450 'or' 'or_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_20, i18 131071, i18 %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 451 'select' 'select_ln340_9' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%select_ln388_8 = select i1 %underflow_8, i18 -131072, i18 %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 452 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (1.34ns) (out node of the LUT)   --->   "%rsquare_V = select i1 %or_ln340_22, i18 %select_ln340_9, i18 %select_ln388_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 453 'select' 'rsquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_24 = or i1 %and_ln786_16, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 454 'or' 'or_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_25 = or i1 %or_ln340_24, %and_ln781_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 455 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 456 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_23, i18 131071, i18 %p_Val2_38" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 456 'select' 'select_ln340_10' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%select_ln388_9 = select i1 %underflow_9, i18 -131072, i18 %p_Val2_38" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 457 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 458 [1/1] (1.34ns) (out node of the LUT)   --->   "%isquare_V = select i1 %or_ln340_25, i18 %select_ln340_10, i18 %select_ln388_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 458 'select' 'isquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_27 = or i1 %and_ln786_18, %xor_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 459 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_28 = or i1 %or_ln340_27, %and_ln781_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 460 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 461 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_26, i18 131071, i18 %p_Val2_43" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 461 'select' 'select_ln340_11' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%select_ln388_10 = select i1 %underflow_10, i18 -131072, i18 %p_Val2_43" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 462 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 463 [1/1] (1.34ns) (out node of the LUT)   --->   "%zsquare_V = select i1 %or_ln340_28, i18 %select_ln340_11, i18 %select_ln388_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 463 'select' 'zsquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ im_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zoom_factor_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_assign_read      (read             ) [ 0000000000000]
trunc_ln746        (trunc            ) [ 0000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000]
p_Result_8         (bitselect        ) [ 0000000000000]
p_Val2_9           (select           ) [ 0000000000000]
zext_ln340         (zext             ) [ 0000000000000]
r_V_13             (mul              ) [ 0000000000000]
trunc_ln703        (trunc            ) [ 0010000000000]
tmp_11             (bitselect        ) [ 0011111111111]
tmp_13             (bitselect        ) [ 0011111111111]
tmp_16             (bitselect        ) [ 0011111111111]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
zoom_factor_V_read (read             ) [ 0000000000000]
re_V_read          (read             ) [ 0000000000000]
im_V_read          (read             ) [ 0001111111111]
shl_ln1            (bitconcatenate   ) [ 0000000000000]
sext_ln1118        (sext             ) [ 0000000000000]
shl_ln1118_1       (bitconcatenate   ) [ 0000000000000]
sext_ln1118_1      (sext             ) [ 0000000000000]
r_V_11             (sub              ) [ 0001111111111]
p_Result_2         (bitselect        ) [ 0001111111111]
p_Val2_3           (partselect       ) [ 0001111111111]
p_Result_3         (bitselect        ) [ 0001111111111]
tmp_3              (bitselect        ) [ 0000000000000]
xor_ln779          (xor              ) [ 0001111111111]
xor_ln785          (xor              ) [ 0001111111111]
rhs_V              (bitconcatenate   ) [ 0000000000000]
sext_ln728         (sext             ) [ 0001111111111]
shl_ln1118_2       (bitconcatenate   ) [ 0000000000000]
sext_ln1118_2      (sext             ) [ 0000000000000]
r_V_14             (sub              ) [ 0001111111111]
p_Result_12        (bitselect        ) [ 0001111111111]
p_Result_13        (bitselect        ) [ 0001111111111]
tmp_10             (bitselect        ) [ 0000000000000]
xor_ln779_1        (xor              ) [ 0001111111111]
xor_ln785_1        (xor              ) [ 0001111111111]
sext_ln703         (sext             ) [ 0001111111111]
ret_V_11           (xor              ) [ 0001111111111]
p_Result_9         (xor              ) [ 0001111111111]
trunc_ln2          (partselect       ) [ 0000000000000]
sext_ln713         (sext             ) [ 0001111111111]
p_Result_10        (bitselect        ) [ 0001111111111]
br_ln0             (br               ) [ 0011111111111]
p_Val2_s           (phi              ) [ 0001111111111]
icmp_ln28          (icmp             ) [ 0001111111111]
empty              (speclooptripcount) [ 0000000000000]
col                (add              ) [ 0011111111111]
br_ln28            (br               ) [ 0000000000000]
trunc_ln718        (trunc            ) [ 0000000000000]
icmp_ln414         (icmp             ) [ 0000000000000]
and_ln414          (and              ) [ 0000000000000]
zext_ln415_1       (zext             ) [ 0000000000000]
p_Val2_4           (add              ) [ 0000100000000]
tmp_20             (bitselect        ) [ 0000000000000]
xor_ln416_2        (xor              ) [ 0000000000000]
carry_2            (and              ) [ 0000000000000]
p_Result_4         (bitselect        ) [ 0000000000000]
p_Result_84_i_i    (partselect       ) [ 0000000000000]
Range2_all_ones    (icmp             ) [ 0000000000000]
p_Result_85_i_i    (partselect       ) [ 0000000000000]
Range1_all_ones    (icmp             ) [ 0000000000000]
Range1_all_zeros   (icmp             ) [ 0000000000000]
deleted_zeros      (select           ) [ 0000000000000]
and_ln779          (and              ) [ 0000000000000]
deleted_ones       (select           ) [ 0000000000000]
and_ln781          (and              ) [ 0000100000000]
xor_ln785_2        (xor              ) [ 0000000000000]
or_ln785           (or               ) [ 0000000000000]
overflow_1         (and              ) [ 0000000000000]
and_ln786          (and              ) [ 0000100000000]
or_ln786           (or               ) [ 0000000000000]
xor_ln786          (xor              ) [ 0000000000000]
underflow          (and              ) [ 0000100000000]
or_ln340           (or               ) [ 0000100000000]
trunc_ln718_1      (trunc            ) [ 0000000000000]
tmp_10_i           (bitconcatenate   ) [ 0000000000000]
icmp_ln414_2       (icmp             ) [ 0000000000000]
and_ln700_1        (and              ) [ 0000000000000]
zext_ln402         (zext             ) [ 0000000000000]
p_Val2_12          (add              ) [ 0000000000000]
sext_ln415_1       (sext             ) [ 0000100000000]
tmp                (bitselect        ) [ 0000000000000]
xor_ln416_4        (xor              ) [ 0000000000000]
carry_6            (and              ) [ 0000000000000]
p_Result_11        (bitselect        ) [ 0000000000000]
Range2_all_ones_8  (bitselect        ) [ 0000000000000]
xor_ln416_5        (xor              ) [ 0000000000000]
or_ln416_1         (or               ) [ 0000000000000]
or_ln416           (or               ) [ 0000000000000]
and_ln781_2        (and              ) [ 0000100000000]
xor_ln785_5        (xor              ) [ 0000000000000]
or_ln785_2         (or               ) [ 0000000000000]
overflow_4         (and              ) [ 0000000000000]
and_ln786_4        (and              ) [ 0000000000000]
and_ln786_5        (and              ) [ 0000100000000]
or_ln786_5         (or               ) [ 0000000000000]
xor_ln786_2        (xor              ) [ 0000000000000]
underflow_2        (and              ) [ 0000100000000]
or_ln340_6         (or               ) [ 0000000000000]
select_ln340_3     (select           ) [ 0000100000000]
trunc_ln718_2      (trunc            ) [ 0000000000000]
icmp_ln414_3       (icmp             ) [ 0000000000000]
and_ln414_1        (and              ) [ 0000000000000]
tmp_11_i           (partselect       ) [ 0000000000000]
p_Val2_14          (bitconcatenate   ) [ 0000000000000]
tmp_29             (bitselect        ) [ 0000000000000]
xor_ln416          (xor              ) [ 0000000000000]
carry_8            (and              ) [ 0000000000000]
p_Result_14        (bitselect        ) [ 0000000000000]
Range2_all_ones_3  (bitselect        ) [ 0000000000000]
tmp_9              (partselect       ) [ 0000000000000]
Range1_all_ones_3  (icmp             ) [ 0000000000000]
Range1_all_zeros_2 (icmp             ) [ 0000000000000]
deleted_zeros_2    (select           ) [ 0000000000000]
and_ln779_2        (and              ) [ 0000000000000]
deleted_ones_2     (select           ) [ 0000000000000]
and_ln781_3        (and              ) [ 0000000000000]
xor_ln785_6        (xor              ) [ 0000000000000]
or_ln785_3         (or               ) [ 0000000000000]
overflow_5         (and              ) [ 0000000000000]
and_ln786_7        (and              ) [ 0000000000000]
or_ln786_6         (or               ) [ 0000000000000]
xor_ln786_3        (xor              ) [ 0000000000000]
underflow_3        (and              ) [ 0000000000000]
or_ln340_9         (or               ) [ 0000000000000]
or_ln340_11        (or               ) [ 0000000000000]
or_ln340_10        (or               ) [ 0000000000000]
select_ln340_4     (select           ) [ 0000000000000]
select_ln388_3     (select           ) [ 0000000000000]
imag_btm_V         (select           ) [ 0000100000000]
ret_ln0            (ret              ) [ 0000000000000]
trunc_ln746_1      (trunc            ) [ 0000000000000]
trunc_ln3          (bitconcatenate   ) [ 0000000000000]
p_Result_s         (bitselect        ) [ 0000000000000]
select_ln340_12    (select           ) [ 0000000000000]
tmp_8              (partselect       ) [ 0000000000000]
trunc_ln708_2      (bitconcatenate   ) [ 0000000000000]
sext_ln718         (sext             ) [ 0000000000000]
trunc_ln414        (trunc            ) [ 0000000000000]
tmp_4_i            (bitconcatenate   ) [ 0000000000000]
icmp_ln414_8       (icmp             ) [ 0000000000000]
zext_ln415         (zext             ) [ 0000000000000]
p_Val2_1           (add              ) [ 0000000000000]
sext_ln415         (sext             ) [ 0000000000000]
tmp_18             (bitselect        ) [ 0000000000000]
carry              (xor              ) [ 0000000000000]
p_Result_1         (bitselect        ) [ 0000000000000]
or_ln786_3         (or               ) [ 0000000000000]
real_top_V         (select           ) [ 0000010000000]
or_ln340_2         (or               ) [ 0000000000000]
or_ln340_1         (or               ) [ 0000000000000]
select_ln340       (select           ) [ 0000000000000]
select_ln388       (select           ) [ 0000000000000]
real_btm_V         (select           ) [ 0000010000000]
or_ln340_8         (or               ) [ 0000000000000]
or_ln340_7         (or               ) [ 0000000000000]
select_ln388_2     (select           ) [ 0000000000000]
imag_top_V         (select           ) [ 0000000000000]
sext_ln1118_4      (sext             ) [ 0000000000000]
sext_ln1116_1      (sext             ) [ 0000000000000]
r_V_15             (mul              ) [ 0000010000000]
p_Result_15        (bitselect        ) [ 0000010000000]
trunc_ln414_2      (trunc            ) [ 0000010000000]
p_Result_106_i_i   (partselect       ) [ 0000010000000]
p_Result_107_i_i   (partselect       ) [ 0000010000000]
sext_ln1118_3      (sext             ) [ 0000000000000]
sext_ln1116        (sext             ) [ 0000000000000]
r_V_12             (mul              ) [ 0000001000000]
trunc_ln414_1      (trunc            ) [ 0000001000000]
p_Val2_16          (partselect       ) [ 0000000000000]
p_Result_16        (bitselect        ) [ 0000000000000]
icmp_ln414_4       (icmp             ) [ 0000000000000]
and_ln700_2        (and              ) [ 0000000000000]
zext_ln415_3       (zext             ) [ 0000000000000]
p_Val2_17          (add              ) [ 0000001000000]
tmp_34             (bitselect        ) [ 0000000000000]
xor_ln416_6        (xor              ) [ 0000000000000]
carry_10           (and              ) [ 0000000000000]
p_Result_17        (bitselect        ) [ 0000000000000]
Range2_all_ones_4  (icmp             ) [ 0000000000000]
Range1_all_ones_4  (icmp             ) [ 0000000000000]
Range1_all_zeros_3 (icmp             ) [ 0000000000000]
deleted_zeros_3    (select           ) [ 0000000000000]
tmp_36             (bitselect        ) [ 0000000000000]
xor_ln779_3        (xor              ) [ 0000000000000]
and_ln779_3        (and              ) [ 0000000000000]
deleted_ones_3     (select           ) [ 0000000000000]
and_ln781_4        (and              ) [ 0000001000000]
xor_ln785_7        (xor              ) [ 0000000000000]
or_ln785_4         (or               ) [ 0000000000000]
xor_ln785_8        (xor              ) [ 0000001000000]
overflow_6         (and              ) [ 0000000000000]
and_ln786_9        (and              ) [ 0000001000000]
or_ln786_7         (or               ) [ 0000000000000]
xor_ln786_4        (xor              ) [ 0000000000000]
underflow_4        (and              ) [ 0000001000000]
or_ln340_12        (or               ) [ 0000001000000]
ret_V_10           (add              ) [ 0000000000000]
p_Result_5         (bitselect        ) [ 0000000100000]
p_Val2_7           (partselect       ) [ 0000000000000]
p_Result_6         (bitselect        ) [ 0000000000000]
icmp_ln414_1       (icmp             ) [ 0000000000000]
and_ln700          (and              ) [ 0000000000000]
zext_ln415_2       (zext             ) [ 0000000000000]
p_Val2_8           (add              ) [ 0000000100000]
tmp_24             (bitselect        ) [ 0000000000000]
xor_ln416_3        (xor              ) [ 0000000000000]
carry_4            (and              ) [ 0000000100000]
p_Result_7         (bitselect        ) [ 0000000100000]
tmp_5              (partselect       ) [ 0000000000000]
Range2_all_ones_1  (icmp             ) [ 0000000000000]
tmp_6              (partselect       ) [ 0000000000000]
Range1_all_ones_1  (icmp             ) [ 0000000100000]
Range1_all_zeros_1 (icmp             ) [ 0000000100000]
tmp_26             (bitselect        ) [ 0000000000000]
xor_ln779_2        (xor              ) [ 0000000000000]
and_ln779_1        (and              ) [ 0000000000000]
deleted_ones_1     (select           ) [ 0000000000000]
and_ln786_2        (and              ) [ 0000000100000]
or_ln340_14        (or               ) [ 0000000000000]
or_ln340_13        (or               ) [ 0000000000000]
select_ln340_5     (select           ) [ 0000000000000]
select_ln388_4     (select           ) [ 0000000000000]
p_Val2_18          (select           ) [ 0000000000000]
lhs_V              (sext             ) [ 0000000000000]
ret_V_12           (add              ) [ 0000000000000]
p_Result_18        (bitselect        ) [ 0000000000000]
p_Val2_20          (add              ) [ 0000000000000]
p_Result_19        (bitselect        ) [ 0000000000000]
xor_ln786_5        (xor              ) [ 0000000000000]
underflow_5        (and              ) [ 0000000000000]
xor_ln340          (xor              ) [ 0000000000000]
xor_ln340_1        (xor              ) [ 0000000000000]
or_ln340_15        (or               ) [ 0000000000000]
select_ln340_6     (select           ) [ 0000000000000]
select_ln388_5     (select           ) [ 0000000000000]
y0_V               (select           ) [ 0000000111111]
specloopname_ln29  (specloopname     ) [ 0000000000000]
tmp_2_i            (specregionbegin  ) [ 0000000011111]
deleted_zeros_1    (select           ) [ 0000000000000]
and_ln781_1        (and              ) [ 0000000000000]
xor_ln785_3        (xor              ) [ 0000000000000]
or_ln785_1         (or               ) [ 0000000000000]
xor_ln785_4        (xor              ) [ 0000000000000]
overflow_2         (and              ) [ 0000000000000]
or_ln786_4         (or               ) [ 0000000000000]
xor_ln786_1        (xor              ) [ 0000000000000]
underflow_1        (and              ) [ 0000000000000]
or_ln340_3         (or               ) [ 0000000000000]
or_ln340_5         (or               ) [ 0000000000000]
or_ln340_4         (or               ) [ 0000000000000]
select_ln340_1     (select           ) [ 0000000000000]
select_ln388_1     (select           ) [ 0000000000000]
x0_V               (select           ) [ 0000000011111]
sext_ln56          (sext             ) [ 0000000011111]
rhs_V_2            (sext             ) [ 0000000011111]
br_ln56            (br               ) [ 0001111111111]
p_Val2_21          (phi              ) [ 0000000010000]
p_Val2_22          (phi              ) [ 0000000010000]
p_Val2_27          (phi              ) [ 0000000010000]
iter_0_i_i         (phi              ) [ 0000000010000]
icmp_ln56          (icmp             ) [ 0001111111111]
empty_22           (speclooptripcount) [ 0000000000000]
iter               (add              ) [ 0001111111111]
br_ln56            (br               ) [ 0000000000000]
lhs_V_4            (sext             ) [ 0000000000000]
rhs_V_1            (sext             ) [ 0000000000000]
ret_V              (add              ) [ 0000000000000]
tmp_39             (partselect       ) [ 0000000000000]
icmp_ln1497        (icmp             ) [ 0001111111111]
br_ln56            (br               ) [ 0000000000000]
ret_V_13           (sub              ) [ 0000000000000]
trunc_ln1192       (trunc            ) [ 0000000000000]
lhs_V_2            (sext             ) [ 0000000000000]
ret_V_14           (add              ) [ 0000000000000]
p_Result_20        (bitselect        ) [ 0000000000000]
p_Val2_26          (add              ) [ 0000000001000]
p_Result_21        (bitselect        ) [ 0000000000000]
p_Result_112_i_i   (partselect       ) [ 0000000000000]
icmp_ln785         (icmp             ) [ 0000000000000]
or_ln785_5         (or               ) [ 0000000000000]
xor_ln785_9        (xor              ) [ 0000000000000]
overflow_7         (and              ) [ 0000000001000]
xor_ln786_6        (xor              ) [ 0000000000000]
icmp_ln786         (icmp             ) [ 0000000000000]
or_ln786_1         (or               ) [ 0000000000000]
underflow_6        (and              ) [ 0000000001000]
sext_ln703_6       (sext             ) [ 0000000000000]
ret_V_15           (sub              ) [ 0000000000000]
lhs_V_3            (sext             ) [ 0000000000000]
sext_ln703_8       (sext             ) [ 0000000000000]
ret_V_16           (sub              ) [ 0000000000000]
trunc_ln1192_1     (trunc            ) [ 0000000000000]
ret_V_17           (add              ) [ 0000000000000]
p_Result_22        (bitselect        ) [ 0000000000000]
p_Val2_32          (add              ) [ 0000000001000]
p_Result_23        (bitselect        ) [ 0000000000000]
tmp_s              (partselect       ) [ 0000000000000]
icmp_ln785_1       (icmp             ) [ 0000000000000]
or_ln785_6         (or               ) [ 0000000000000]
xor_ln785_10       (xor              ) [ 0000000000000]
overflow_8         (and              ) [ 0000000001000]
xor_ln786_7        (xor              ) [ 0000000000000]
icmp_ln786_1       (icmp             ) [ 0000000000000]
or_ln786_2         (or               ) [ 0000000000000]
underflow_7        (and              ) [ 0000000001000]
tmp_41             (zext             ) [ 0000000000000]
tmp_14_i           (specregionbegin  ) [ 0000000000000]
specprotocol_ln700 (specprotocol     ) [ 0000000000000]
tmp_40             (zext             ) [ 0000000000000]
write_ln703        (write            ) [ 0000000000000]
write_ln703        (write            ) [ 0000000000000]
write_ln703        (write            ) [ 0000000000000]
empty_20           (specregionend    ) [ 0000000000000]
empty_21           (specregionend    ) [ 0000000000000]
br_ln28            (br               ) [ 0011111111111]
or_ln340_16        (or               ) [ 0000000000000]
xor_ln340_2        (xor              ) [ 0000000000000]
or_ln340_17        (or               ) [ 0000000000000]
select_ln340_7     (select           ) [ 0000000000000]
select_ln388_6     (select           ) [ 0000000000000]
x_V                (select           ) [ 0000000000100]
or_ln340_18        (or               ) [ 0000000000000]
xor_ln340_3        (xor              ) [ 0000000000000]
or_ln340_19        (or               ) [ 0000000000000]
select_ln340_8     (select           ) [ 0000000000000]
select_ln388_7     (select           ) [ 0000000000000]
y_V                (select           ) [ 0000000000100]
sext_ln703_9       (sext             ) [ 0000000000000]
sext_ln703_10      (sext             ) [ 0000000000000]
ret_V_9            (add              ) [ 0000000000100]
r_V                (sext             ) [ 0000000000000]
r_V_16             (mul              ) [ 0000000000010]
p_Result_24        (bitselect        ) [ 0000000000010]
trunc_ln414_3      (trunc            ) [ 0000000000010]
p_Result_119_i_i   (partselect       ) [ 0000000000010]
p_Result_120_i_i   (partselect       ) [ 0000000000010]
r_V_7              (sext             ) [ 0000000000000]
r_V_17             (mul              ) [ 0000000000010]
p_Result_27        (bitselect        ) [ 0000000000010]
trunc_ln414_4      (trunc            ) [ 0000000000010]
p_Result_124_i_i   (partselect       ) [ 0000000000010]
p_Result_125_i_i   (partselect       ) [ 0000000000010]
r_V_9              (sext             ) [ 0000000000000]
r_V_18             (mul              ) [ 0000000000010]
p_Result_30        (bitselect        ) [ 0000000000010]
trunc_ln414_5      (trunc            ) [ 0000000000010]
p_Result_129_i_i   (partselect       ) [ 0000000000010]
p_Result_130_i_i   (partselect       ) [ 0000000000010]
p_Val2_34          (partselect       ) [ 0000000000000]
p_Result_25        (bitselect        ) [ 0000000000000]
icmp_ln414_5       (icmp             ) [ 0000000000000]
and_ln700_3        (and              ) [ 0000000000000]
zext_ln415_4       (zext             ) [ 0000000000000]
p_Val2_35          (add              ) [ 0000000000001]
tmp_48             (bitselect        ) [ 0000000000000]
xor_ln416_7        (xor              ) [ 0000000000000]
carry_12           (and              ) [ 0000000000000]
p_Result_26        (bitselect        ) [ 0000000000000]
Range2_all_ones_5  (icmp             ) [ 0000000000000]
Range1_all_ones_6  (icmp             ) [ 0000000000000]
Range1_all_zeros_4 (icmp             ) [ 0000000000000]
deleted_zeros_4    (select           ) [ 0000000000000]
tmp_50             (bitselect        ) [ 0000000000000]
xor_ln779_4        (xor              ) [ 0000000000000]
and_ln779_4        (and              ) [ 0000000000000]
deleted_ones_5     (select           ) [ 0000000000000]
and_ln781_5        (and              ) [ 0000000000001]
xor_ln785_11       (xor              ) [ 0000000000000]
or_ln785_7         (or               ) [ 0000000000000]
xor_ln785_12       (xor              ) [ 0000000000001]
overflow_9         (and              ) [ 0000000000000]
and_ln786_14       (and              ) [ 0000000000001]
or_ln786_8         (or               ) [ 0000000000000]
xor_ln786_8        (xor              ) [ 0000000000000]
underflow_8        (and              ) [ 0000000000001]
or_ln340_20        (or               ) [ 0000000000001]
p_Val2_37          (partselect       ) [ 0000000000000]
p_Result_28        (bitselect        ) [ 0000000000000]
icmp_ln414_6       (icmp             ) [ 0000000000000]
and_ln700_4        (and              ) [ 0000000000000]
zext_ln415_5       (zext             ) [ 0000000000000]
p_Val2_38          (add              ) [ 0000000000001]
tmp_53             (bitselect        ) [ 0000000000000]
xor_ln416_8        (xor              ) [ 0000000000000]
carry_14           (and              ) [ 0000000000000]
p_Result_29        (bitselect        ) [ 0000000000000]
Range2_all_ones_6  (icmp             ) [ 0000000000000]
Range1_all_ones_7  (icmp             ) [ 0000000000000]
Range1_all_zeros_5 (icmp             ) [ 0000000000000]
deleted_zeros_5    (select           ) [ 0000000000000]
tmp_55             (bitselect        ) [ 0000000000000]
xor_ln779_5        (xor              ) [ 0000000000000]
and_ln779_5        (and              ) [ 0000000000000]
deleted_ones_6     (select           ) [ 0000000000000]
and_ln781_6        (and              ) [ 0000000000001]
xor_ln785_13       (xor              ) [ 0000000000000]
or_ln785_8         (or               ) [ 0000000000000]
xor_ln785_14       (xor              ) [ 0000000000001]
overflow_10        (and              ) [ 0000000000000]
and_ln786_16       (and              ) [ 0000000000001]
or_ln786_9         (or               ) [ 0000000000000]
xor_ln786_9        (xor              ) [ 0000000000000]
underflow_9        (and              ) [ 0000000000001]
or_ln340_23        (or               ) [ 0000000000001]
p_Val2_42          (partselect       ) [ 0000000000000]
p_Result_31        (bitselect        ) [ 0000000000000]
icmp_ln414_7       (icmp             ) [ 0000000000000]
and_ln700_5        (and              ) [ 0000000000000]
zext_ln415_6       (zext             ) [ 0000000000000]
p_Val2_43          (add              ) [ 0000000000001]
tmp_58             (bitselect        ) [ 0000000000000]
xor_ln416_9        (xor              ) [ 0000000000000]
carry_16           (and              ) [ 0000000000000]
p_Result_32        (bitselect        ) [ 0000000000000]
Range2_all_ones_7  (icmp             ) [ 0000000000000]
Range1_all_ones_8  (icmp             ) [ 0000000000000]
Range1_all_zeros_6 (icmp             ) [ 0000000000000]
deleted_zeros_6    (select           ) [ 0000000000000]
tmp_60             (bitselect        ) [ 0000000000000]
xor_ln779_6        (xor              ) [ 0000000000000]
and_ln779_6        (and              ) [ 0000000000000]
deleted_ones_7     (select           ) [ 0000000000000]
and_ln781_7        (and              ) [ 0000000000001]
xor_ln785_15       (xor              ) [ 0000000000000]
or_ln785_9         (or               ) [ 0000000000000]
xor_ln785_16       (xor              ) [ 0000000000001]
overflow_11        (and              ) [ 0000000000000]
and_ln786_18       (and              ) [ 0000000000001]
or_ln786_10        (or               ) [ 0000000000000]
xor_ln786_10       (xor              ) [ 0000000000000]
underflow_10       (and              ) [ 0000000000001]
or_ln340_26        (or               ) [ 0000000000001]
specloopname_ln56  (specloopname     ) [ 0000000000000]
or_ln340_21        (or               ) [ 0000000000000]
or_ln340_22        (or               ) [ 0000000000000]
select_ln340_9     (select           ) [ 0000000000000]
select_ln388_8     (select           ) [ 0000000000000]
rsquare_V          (select           ) [ 0001111111111]
or_ln340_24        (or               ) [ 0000000000000]
or_ln340_25        (or               ) [ 0000000000000]
select_ln340_10    (select           ) [ 0000000000000]
select_ln388_9     (select           ) [ 0000000000000]
isquare_V          (select           ) [ 0001111111111]
or_ln340_27        (or               ) [ 0000000000000]
or_ln340_28        (or               ) [ 0000000000000]
select_ln340_11    (select           ) [ 0000000000000]
select_ln388_10    (select           ) [ 0000000000000]
zsquare_V          (select           ) [ 0001111111111]
br_ln56            (br               ) [ 0001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_0_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_0_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_0_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="im_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v_assign">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_assign"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="re_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zoom_factor_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom_factor_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i2.i15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i18.i15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i1.i14"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i17.i1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i3.i12"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i38.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="222" class="1004" name="v_assign_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_assign_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zoom_factor_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="0"/>
<pin id="230" dir="0" index="1" bw="18" slack="0"/>
<pin id="231" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zoom_factor_V_read/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="re_V_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="18" slack="0"/>
<pin id="237" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_V_read/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="im_V_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="0"/>
<pin id="243" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="im_V_read/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln703_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln703_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln703_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/8 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_Val2_s_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Val2_s_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_Val2_21_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="1"/>
<pin id="281" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Val2_21_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="18" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_21/8 "/>
</bind>
</comp>

<comp id="290" class="1005" name="p_Val2_22_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="18" slack="1"/>
<pin id="292" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Val2_22_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="18" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_22/8 "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_Val2_27_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="18" slack="1"/>
<pin id="303" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_27 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Val2_27_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="18" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_27/8 "/>
</bind>
</comp>

<comp id="312" class="1005" name="iter_0_i_i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="iter_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="iter_0_i_i_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_0_i_i/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="35" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/2 p_Result_14/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="30" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/2 Range2_all_ones_8/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln746_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="shl_ln_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="17" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Result_8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Val2_9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="17" slack="0"/>
<pin id="360" dir="0" index="2" bw="17" slack="0"/>
<pin id="361" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln340_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="17" slack="0"/>
<pin id="367" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln703_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="0"/>
<pin id="371" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_11_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="31" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_13_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="31" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_16_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="31" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="shl_ln1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="35" slack="0"/>
<pin id="395" dir="0" index="1" bw="18" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln1118_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="35" slack="0"/>
<pin id="403" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln1118_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="33" slack="0"/>
<pin id="407" dir="0" index="1" bw="18" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln1118_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="33" slack="0"/>
<pin id="415" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="r_V_11_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="35" slack="0"/>
<pin id="419" dir="0" index="1" bw="33" slack="0"/>
<pin id="420" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="36" slack="0"/>
<pin id="426" dir="0" index="2" bw="7" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Val2_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="0"/>
<pin id="433" dir="0" index="1" bw="36" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="36" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="36" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln779_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln785_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="rhs_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="33" slack="0"/>
<pin id="471" dir="0" index="1" bw="18" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln728_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="33" slack="0"/>
<pin id="479" dir="1" index="1" bw="36" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln1118_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="34" slack="0"/>
<pin id="483" dir="0" index="1" bw="18" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln1118_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="r_V_14_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="34" slack="0"/>
<pin id="496" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Result_12_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="35" slack="0"/>
<pin id="503" dir="0" index="2" bw="7" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_10_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="35" slack="0"/>
<pin id="511" dir="0" index="2" bw="7" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln779_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln785_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln703_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="18" slack="0"/>
<pin id="530" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="ret_V_11_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="30" slack="1"/>
<pin id="534" dir="0" index="1" bw="30" slack="0"/>
<pin id="535" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_11/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Result_9_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="15" slack="0"/>
<pin id="545" dir="0" index="1" bw="30" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln713_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln713/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln28_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="col_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln718_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="36" slack="1"/>
<pin id="571" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln414_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="14" slack="0"/>
<pin id="574" dir="0" index="1" bw="14" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln414_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln415_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Val2_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_20_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="18" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln416_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="carry_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_2/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_Result_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="18" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Result_84_i_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="36" slack="1"/>
<pin id="622" dir="0" index="2" bw="7" slack="0"/>
<pin id="623" dir="0" index="3" bw="7" slack="0"/>
<pin id="624" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_84_i_i/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="Range2_all_ones_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_Result_85_i_i_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="0" index="1" bw="36" slack="1"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="0" index="3" bw="7" slack="0"/>
<pin id="639" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_85_i_i/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="Range1_all_ones_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="Range1_all_zeros_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="0"/>
<pin id="651" dir="0" index="1" bw="3" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="deleted_zeros_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="and_ln779_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="1"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="deleted_ones_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="and_ln781_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln785_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln785_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="overflow_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="1"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln786_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln786_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="xor_ln786_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="underflow_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_ln340_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln718_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="30" slack="1"/>
<pin id="730" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_10_i_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="15" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="2"/>
<pin id="734" dir="0" index="2" bw="14" slack="0"/>
<pin id="735" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_i/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln414_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="15" slack="0"/>
<pin id="740" dir="0" index="1" bw="15" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_2/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="and_ln700_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="1"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_1/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln402_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Val2_12_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln415_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_1/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="0" index="2" bw="5" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="xor_ln416_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_4/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="carry_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_Result_11_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="0"/>
<pin id="784" dir="0" index="2" bw="5" slack="0"/>
<pin id="785" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="xor_ln416_5_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_5/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln416_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="or_ln416_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="2"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln781_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln785_5_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="or_ln785_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="overflow_4_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="2"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="and_ln786_4_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="and_ln786_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="or_ln786_5_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_5/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="xor_ln786_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="underflow_2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln340_6_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln340_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="18" slack="0"/>
<pin id="866" dir="0" index="2" bw="18" slack="0"/>
<pin id="867" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/3 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln718_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="35" slack="1"/>
<pin id="873" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="icmp_ln414_3_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="14" slack="0"/>
<pin id="876" dir="0" index="1" bw="14" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_3/3 "/>
</bind>
</comp>

<comp id="880" class="1004" name="and_ln414_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_11_i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="17" slack="0"/>
<pin id="887" dir="0" index="1" bw="35" slack="1"/>
<pin id="888" dir="0" index="2" bw="6" slack="0"/>
<pin id="889" dir="0" index="3" bw="7" slack="0"/>
<pin id="890" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/3 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_Val2_14_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="18" slack="0"/>
<pin id="896" dir="0" index="1" bw="17" slack="0"/>
<pin id="897" dir="0" index="2" bw="1" slack="0"/>
<pin id="898" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_14/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_29_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="35" slack="1"/>
<pin id="905" dir="0" index="2" bw="7" slack="0"/>
<pin id="906" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="xor_ln416_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/3 "/>
</bind>
</comp>

<comp id="915" class="1004" name="carry_8_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_8/3 "/>
</bind>
</comp>

<comp id="920" class="1004" name="Range2_all_ones_3_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="35" slack="1"/>
<pin id="923" dir="0" index="2" bw="7" slack="0"/>
<pin id="924" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones_3/3 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_9_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="2" slack="0"/>
<pin id="929" dir="0" index="1" bw="35" slack="1"/>
<pin id="930" dir="0" index="2" bw="7" slack="0"/>
<pin id="931" dir="0" index="3" bw="7" slack="0"/>
<pin id="932" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="Range1_all_ones_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="2" slack="0"/>
<pin id="938" dir="0" index="1" bw="2" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/3 "/>
</bind>
</comp>

<comp id="942" class="1004" name="Range1_all_zeros_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="2" slack="0"/>
<pin id="944" dir="0" index="1" bw="2" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="deleted_zeros_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="0" index="2" bw="1" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/3 "/>
</bind>
</comp>

<comp id="956" class="1004" name="and_ln779_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="1"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="deleted_ones_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_2/3 "/>
</bind>
</comp>

<comp id="969" class="1004" name="and_ln781_3_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="xor_ln785_6_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="or_ln785_3_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/3 "/>
</bind>
</comp>

<comp id="987" class="1004" name="overflow_5_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="1"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/3 "/>
</bind>
</comp>

<comp id="992" class="1004" name="and_ln786_7_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="or_ln786_6_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_6/3 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="xor_ln786_3_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/3 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="underflow_3_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/3 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="or_ln340_9_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/3 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="or_ln340_11_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="1"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/3 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="or_ln340_10_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/3 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="select_ln340_4_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="18" slack="0"/>
<pin id="1035" dir="0" index="2" bw="18" slack="0"/>
<pin id="1036" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/3 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="select_ln388_3_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="18" slack="0"/>
<pin id="1043" dir="0" index="2" bw="18" slack="0"/>
<pin id="1044" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/3 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="imag_btm_V_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="18" slack="0"/>
<pin id="1051" dir="0" index="2" bw="18" slack="0"/>
<pin id="1052" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imag_btm_V/3 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="trunc_ln746_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="4" slack="1"/>
<pin id="1058" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746_1/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="trunc_ln3_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="17" slack="0"/>
<pin id="1062" dir="0" index="1" bw="2" slack="0"/>
<pin id="1063" dir="0" index="2" bw="1" slack="0"/>
<pin id="1064" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="p_Result_s_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="4" slack="1"/>
<pin id="1071" dir="0" index="2" bw="3" slack="0"/>
<pin id="1072" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="select_ln340_12_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="17" slack="0"/>
<pin id="1079" dir="0" index="2" bw="17" slack="0"/>
<pin id="1080" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_12/4 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_8_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="14" slack="0"/>
<pin id="1086" dir="0" index="1" bw="17" slack="0"/>
<pin id="1087" dir="0" index="2" bw="3" slack="0"/>
<pin id="1088" dir="0" index="3" bw="6" slack="0"/>
<pin id="1089" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="trunc_ln708_2_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="15" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="0" index="2" bw="14" slack="0"/>
<pin id="1098" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln708_2/4 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln718_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="15" slack="0"/>
<pin id="1104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln718/4 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="trunc_ln414_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="17" slack="0"/>
<pin id="1108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_4_i_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="15" slack="0"/>
<pin id="1112" dir="0" index="1" bw="3" slack="0"/>
<pin id="1113" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/4 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="icmp_ln414_8_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="15" slack="0"/>
<pin id="1120" dir="0" index="1" bw="15" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_8/4 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="zext_ln415_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/4 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_Val2_1_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="15" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln415_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="0"/>
<pin id="1136" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/4 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_18_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="16" slack="0"/>
<pin id="1141" dir="0" index="2" bw="5" slack="0"/>
<pin id="1142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="carry_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="carry/4 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="p_Result_1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="16" slack="0"/>
<pin id="1155" dir="0" index="2" bw="5" slack="0"/>
<pin id="1156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="or_ln786_3_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/4 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="real_top_V_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="18" slack="0"/>
<pin id="1169" dir="0" index="2" bw="18" slack="0"/>
<pin id="1170" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="real_top_V/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="or_ln340_2_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="1"/>
<pin id="1176" dir="0" index="1" bw="1" slack="2"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/4 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="or_ln340_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="1"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/4 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="select_ln340_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="0" index="1" bw="18" slack="0"/>
<pin id="1186" dir="0" index="2" bw="18" slack="1"/>
<pin id="1187" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="select_ln388_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="0" index="1" bw="18" slack="0"/>
<pin id="1192" dir="0" index="2" bw="18" slack="1"/>
<pin id="1193" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="real_btm_V_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="18" slack="0"/>
<pin id="1198" dir="0" index="2" bw="18" slack="0"/>
<pin id="1199" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="real_btm_V/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="or_ln340_8_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="0" index="1" bw="1" slack="3"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/4 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="or_ln340_7_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="1"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/4 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="select_ln388_2_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="0" index="1" bw="18" slack="0"/>
<pin id="1215" dir="0" index="2" bw="18" slack="1"/>
<pin id="1216" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/4 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="imag_top_V_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="18" slack="1"/>
<pin id="1221" dir="0" index="2" bw="18" slack="0"/>
<pin id="1222" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imag_top_V/4 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="sext_ln1118_4_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="18" slack="1"/>
<pin id="1227" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sext_ln1116_1_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="18" slack="0"/>
<pin id="1230" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="p_Result_15_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="36" slack="0"/>
<pin id="1235" dir="0" index="2" bw="7" slack="0"/>
<pin id="1236" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/4 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="trunc_ln414_2_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="36" slack="0"/>
<pin id="1241" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_2/4 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="p_Result_106_i_i_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="2" slack="0"/>
<pin id="1244" dir="0" index="1" bw="36" slack="0"/>
<pin id="1245" dir="0" index="2" bw="7" slack="0"/>
<pin id="1246" dir="0" index="3" bw="7" slack="0"/>
<pin id="1247" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_106_i_i/4 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="p_Result_107_i_i_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="3" slack="0"/>
<pin id="1253" dir="0" index="1" bw="36" slack="0"/>
<pin id="1254" dir="0" index="2" bw="7" slack="0"/>
<pin id="1255" dir="0" index="3" bw="7" slack="0"/>
<pin id="1256" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_107_i_i/4 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sext_ln1118_3_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="18" slack="1"/>
<pin id="1262" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="sext_ln1116_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="18" slack="1"/>
<pin id="1265" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="trunc_ln414_1_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="36" slack="0"/>
<pin id="1268" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/5 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="p_Val2_16_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="18" slack="0"/>
<pin id="1271" dir="0" index="1" bw="36" slack="1"/>
<pin id="1272" dir="0" index="2" bw="5" slack="0"/>
<pin id="1273" dir="0" index="3" bw="7" slack="0"/>
<pin id="1274" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_16/5 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="p_Result_16_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="36" slack="1"/>
<pin id="1281" dir="0" index="2" bw="7" slack="0"/>
<pin id="1282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/5 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="icmp_ln414_4_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="15" slack="1"/>
<pin id="1287" dir="0" index="1" bw="15" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_4/5 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="and_ln700_2_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="0" index="1" bw="1" slack="0"/>
<pin id="1293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_2/5 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="zext_ln415_3_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="0"/>
<pin id="1297" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/5 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="p_Val2_17_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="18" slack="0"/>
<pin id="1301" dir="0" index="1" bw="1" slack="0"/>
<pin id="1302" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/5 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="tmp_34_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="0"/>
<pin id="1307" dir="0" index="1" bw="18" slack="0"/>
<pin id="1308" dir="0" index="2" bw="6" slack="0"/>
<pin id="1309" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="xor_ln416_6_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_6/5 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="carry_10_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="1" slack="0"/>
<pin id="1322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_10/5 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="p_Result_17_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="0"/>
<pin id="1327" dir="0" index="1" bw="18" slack="0"/>
<pin id="1328" dir="0" index="2" bw="6" slack="0"/>
<pin id="1329" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/5 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="Range2_all_ones_4_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="2" slack="1"/>
<pin id="1335" dir="0" index="1" bw="2" slack="0"/>
<pin id="1336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_4/5 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="Range1_all_ones_4_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="3" slack="1"/>
<pin id="1340" dir="0" index="1" bw="3" slack="0"/>
<pin id="1341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_4/5 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="Range1_all_zeros_3_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="3" slack="1"/>
<pin id="1345" dir="0" index="1" bw="3" slack="0"/>
<pin id="1346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/5 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="deleted_zeros_3_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="1" slack="0"/>
<pin id="1351" dir="0" index="2" bw="1" slack="0"/>
<pin id="1352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/5 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="tmp_36_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="36" slack="1"/>
<pin id="1359" dir="0" index="2" bw="7" slack="0"/>
<pin id="1360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="xor_ln779_3_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="0"/>
<pin id="1365" dir="0" index="1" bw="1" slack="0"/>
<pin id="1366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/5 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="and_ln779_3_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_3/5 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="deleted_ones_3_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="0" index="2" bw="1" slack="0"/>
<pin id="1379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/5 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="and_ln781_4_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="0"/>
<pin id="1385" dir="0" index="1" bw="1" slack="0"/>
<pin id="1386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_4/5 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="xor_ln785_7_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="0"/>
<pin id="1391" dir="0" index="1" bw="1" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/5 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="or_ln785_4_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="0"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/5 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="xor_ln785_8_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="0" index="1" bw="1" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/5 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="overflow_6_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="0" index="1" bw="1" slack="0"/>
<pin id="1409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_6/5 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="and_ln786_9_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="0"/>
<pin id="1414" dir="0" index="1" bw="1" slack="0"/>
<pin id="1415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_9/5 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="or_ln786_7_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_7/5 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="xor_ln786_4_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="0"/>
<pin id="1426" dir="0" index="1" bw="1" slack="0"/>
<pin id="1427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/5 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="underflow_4_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="1"/>
<pin id="1432" dir="0" index="1" bw="1" slack="0"/>
<pin id="1433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/5 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="or_ln340_12_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="0"/>
<pin id="1437" dir="0" index="1" bw="1" slack="0"/>
<pin id="1438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/5 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="ret_V_10_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="36" slack="1"/>
<pin id="1443" dir="0" index="1" bw="33" slack="4"/>
<pin id="1444" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="p_Result_5_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="0"/>
<pin id="1447" dir="0" index="1" bw="36" slack="0"/>
<pin id="1448" dir="0" index="2" bw="7" slack="0"/>
<pin id="1449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/6 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="p_Val2_7_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="18" slack="0"/>
<pin id="1455" dir="0" index="1" bw="36" slack="0"/>
<pin id="1456" dir="0" index="2" bw="5" slack="0"/>
<pin id="1457" dir="0" index="3" bw="7" slack="0"/>
<pin id="1458" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/6 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="p_Result_6_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="0"/>
<pin id="1465" dir="0" index="1" bw="36" slack="0"/>
<pin id="1466" dir="0" index="2" bw="7" slack="0"/>
<pin id="1467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="icmp_ln414_1_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="15" slack="1"/>
<pin id="1473" dir="0" index="1" bw="15" slack="0"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_1/6 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="and_ln700_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="0"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700/6 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="zext_ln415_2_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/6 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="p_Val2_8_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="18" slack="0"/>
<pin id="1488" dir="0" index="1" bw="1" slack="0"/>
<pin id="1489" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/6 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="tmp_24_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="0"/>
<pin id="1494" dir="0" index="1" bw="18" slack="0"/>
<pin id="1495" dir="0" index="2" bw="6" slack="0"/>
<pin id="1496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="xor_ln416_3_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="1" slack="0"/>
<pin id="1502" dir="0" index="1" bw="1" slack="0"/>
<pin id="1503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/6 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="carry_4_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="0"/>
<pin id="1508" dir="0" index="1" bw="1" slack="0"/>
<pin id="1509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_4/6 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="p_Result_7_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="0"/>
<pin id="1514" dir="0" index="1" bw="18" slack="0"/>
<pin id="1515" dir="0" index="2" bw="6" slack="0"/>
<pin id="1516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="tmp_5_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="2" slack="0"/>
<pin id="1522" dir="0" index="1" bw="36" slack="0"/>
<pin id="1523" dir="0" index="2" bw="7" slack="0"/>
<pin id="1524" dir="0" index="3" bw="7" slack="0"/>
<pin id="1525" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="Range2_all_ones_1_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="2" slack="0"/>
<pin id="1532" dir="0" index="1" bw="2" slack="0"/>
<pin id="1533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/6 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="tmp_6_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="3" slack="0"/>
<pin id="1538" dir="0" index="1" bw="36" slack="0"/>
<pin id="1539" dir="0" index="2" bw="7" slack="0"/>
<pin id="1540" dir="0" index="3" bw="7" slack="0"/>
<pin id="1541" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="Range1_all_ones_1_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="3" slack="0"/>
<pin id="1548" dir="0" index="1" bw="3" slack="0"/>
<pin id="1549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/6 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="Range1_all_zeros_1_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="3" slack="0"/>
<pin id="1554" dir="0" index="1" bw="3" slack="0"/>
<pin id="1555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/6 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="tmp_26_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="0"/>
<pin id="1560" dir="0" index="1" bw="36" slack="0"/>
<pin id="1561" dir="0" index="2" bw="7" slack="0"/>
<pin id="1562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="xor_ln779_2_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="0"/>
<pin id="1568" dir="0" index="1" bw="1" slack="0"/>
<pin id="1569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/6 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="and_ln779_1_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="1" slack="0"/>
<pin id="1574" dir="0" index="1" bw="1" slack="0"/>
<pin id="1575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/6 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="deleted_ones_1_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="0"/>
<pin id="1580" dir="0" index="1" bw="1" slack="0"/>
<pin id="1581" dir="0" index="2" bw="1" slack="0"/>
<pin id="1582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_1/6 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="and_ln786_2_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="0"/>
<pin id="1588" dir="0" index="1" bw="1" slack="0"/>
<pin id="1589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/6 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="or_ln340_14_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="1" slack="1"/>
<pin id="1594" dir="0" index="1" bw="1" slack="1"/>
<pin id="1595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_14/6 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="or_ln340_13_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="0"/>
<pin id="1598" dir="0" index="1" bw="1" slack="1"/>
<pin id="1599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/6 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="select_ln340_5_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="1"/>
<pin id="1603" dir="0" index="1" bw="18" slack="0"/>
<pin id="1604" dir="0" index="2" bw="18" slack="1"/>
<pin id="1605" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/6 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="select_ln388_4_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="1"/>
<pin id="1609" dir="0" index="1" bw="18" slack="0"/>
<pin id="1610" dir="0" index="2" bw="18" slack="1"/>
<pin id="1611" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/6 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="p_Val2_18_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="0"/>
<pin id="1615" dir="0" index="1" bw="18" slack="0"/>
<pin id="1616" dir="0" index="2" bw="18" slack="0"/>
<pin id="1617" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/6 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="lhs_V_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="18" slack="0"/>
<pin id="1623" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="ret_V_12_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="18" slack="4"/>
<pin id="1627" dir="0" index="1" bw="18" slack="0"/>
<pin id="1628" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/6 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="p_Result_18_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="1" slack="0"/>
<pin id="1632" dir="0" index="1" bw="19" slack="0"/>
<pin id="1633" dir="0" index="2" bw="6" slack="0"/>
<pin id="1634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/6 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="p_Val2_20_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="18" slack="0"/>
<pin id="1640" dir="0" index="1" bw="18" slack="4"/>
<pin id="1641" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/6 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="p_Result_19_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="1" slack="0"/>
<pin id="1645" dir="0" index="1" bw="18" slack="0"/>
<pin id="1646" dir="0" index="2" bw="6" slack="0"/>
<pin id="1647" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/6 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="xor_ln786_5_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="0"/>
<pin id="1653" dir="0" index="1" bw="1" slack="0"/>
<pin id="1654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/6 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="underflow_5_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="0"/>
<pin id="1659" dir="0" index="1" bw="1" slack="0"/>
<pin id="1660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/6 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="xor_ln340_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="1" slack="0"/>
<pin id="1665" dir="0" index="1" bw="1" slack="0"/>
<pin id="1666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/6 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="xor_ln340_1_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="1" slack="0"/>
<pin id="1671" dir="0" index="1" bw="1" slack="0"/>
<pin id="1672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/6 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="or_ln340_15_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="0"/>
<pin id="1677" dir="0" index="1" bw="1" slack="0"/>
<pin id="1678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/6 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="select_ln340_6_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="0"/>
<pin id="1683" dir="0" index="1" bw="18" slack="0"/>
<pin id="1684" dir="0" index="2" bw="18" slack="0"/>
<pin id="1685" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/6 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="select_ln388_5_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="0"/>
<pin id="1691" dir="0" index="1" bw="18" slack="0"/>
<pin id="1692" dir="0" index="2" bw="18" slack="0"/>
<pin id="1693" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/6 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="y0_V_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="0"/>
<pin id="1699" dir="0" index="1" bw="18" slack="0"/>
<pin id="1700" dir="0" index="2" bw="18" slack="0"/>
<pin id="1701" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y0_V/6 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="deleted_zeros_1_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="1"/>
<pin id="1707" dir="0" index="1" bw="1" slack="1"/>
<pin id="1708" dir="0" index="2" bw="1" slack="1"/>
<pin id="1709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/7 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="and_ln781_1_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="1"/>
<pin id="1712" dir="0" index="1" bw="1" slack="1"/>
<pin id="1713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/7 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="xor_ln785_3_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="0"/>
<pin id="1716" dir="0" index="1" bw="1" slack="0"/>
<pin id="1717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/7 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="or_ln785_1_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="1"/>
<pin id="1722" dir="0" index="1" bw="1" slack="0"/>
<pin id="1723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/7 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="xor_ln785_4_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="1"/>
<pin id="1727" dir="0" index="1" bw="1" slack="0"/>
<pin id="1728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/7 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="overflow_2_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="0"/>
<pin id="1732" dir="0" index="1" bw="1" slack="0"/>
<pin id="1733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/7 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="or_ln786_4_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="0"/>
<pin id="1738" dir="0" index="1" bw="1" slack="1"/>
<pin id="1739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_4/7 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="xor_ln786_1_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="0"/>
<pin id="1743" dir="0" index="1" bw="1" slack="0"/>
<pin id="1744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/7 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="underflow_1_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="1"/>
<pin id="1749" dir="0" index="1" bw="1" slack="0"/>
<pin id="1750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/7 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="or_ln340_3_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="0"/>
<pin id="1754" dir="0" index="1" bw="1" slack="0"/>
<pin id="1755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/7 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="or_ln340_5_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="1" slack="1"/>
<pin id="1760" dir="0" index="1" bw="1" slack="0"/>
<pin id="1761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/7 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="or_ln340_4_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="0"/>
<pin id="1765" dir="0" index="1" bw="1" slack="0"/>
<pin id="1766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/7 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="select_ln340_1_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="0"/>
<pin id="1771" dir="0" index="1" bw="18" slack="0"/>
<pin id="1772" dir="0" index="2" bw="18" slack="1"/>
<pin id="1773" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/7 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="select_ln388_1_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="1" slack="0"/>
<pin id="1778" dir="0" index="1" bw="18" slack="0"/>
<pin id="1779" dir="0" index="2" bw="18" slack="1"/>
<pin id="1780" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/7 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="x0_V_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="0"/>
<pin id="1785" dir="0" index="1" bw="18" slack="0"/>
<pin id="1786" dir="0" index="2" bw="18" slack="0"/>
<pin id="1787" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V/7 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="sext_ln56_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="18" slack="1"/>
<pin id="1793" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/7 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="rhs_V_2_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="18" slack="0"/>
<pin id="1796" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/7 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="icmp_ln56_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="4" slack="0"/>
<pin id="1800" dir="0" index="1" bw="4" slack="0"/>
<pin id="1801" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/8 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="iter_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="4" slack="0"/>
<pin id="1806" dir="0" index="1" bw="1" slack="0"/>
<pin id="1807" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/8 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="lhs_V_4_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="18" slack="0"/>
<pin id="1812" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/8 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="rhs_V_1_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="18" slack="0"/>
<pin id="1816" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/8 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="ret_V_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="18" slack="0"/>
<pin id="1820" dir="0" index="1" bw="18" slack="0"/>
<pin id="1821" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="tmp_39_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="2" slack="0"/>
<pin id="1826" dir="0" index="1" bw="19" slack="0"/>
<pin id="1827" dir="0" index="2" bw="6" slack="0"/>
<pin id="1828" dir="0" index="3" bw="6" slack="0"/>
<pin id="1829" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="icmp_ln1497_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="2" slack="0"/>
<pin id="1836" dir="0" index="1" bw="2" slack="0"/>
<pin id="1837" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/8 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="ret_V_13_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="18" slack="0"/>
<pin id="1842" dir="0" index="1" bw="18" slack="0"/>
<pin id="1843" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_13/8 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="trunc_ln1192_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="19" slack="0"/>
<pin id="1848" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/8 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="lhs_V_2_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="19" slack="0"/>
<pin id="1852" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/8 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="ret_V_14_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="19" slack="0"/>
<pin id="1856" dir="0" index="1" bw="18" slack="1"/>
<pin id="1857" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/8 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="p_Result_20_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="1" slack="0"/>
<pin id="1861" dir="0" index="1" bw="20" slack="0"/>
<pin id="1862" dir="0" index="2" bw="6" slack="0"/>
<pin id="1863" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/8 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="p_Val2_26_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="18" slack="1"/>
<pin id="1869" dir="0" index="1" bw="18" slack="0"/>
<pin id="1870" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_26/8 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="p_Result_21_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="1" slack="0"/>
<pin id="1874" dir="0" index="1" bw="18" slack="0"/>
<pin id="1875" dir="0" index="2" bw="6" slack="0"/>
<pin id="1876" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/8 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="p_Result_112_i_i_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="2" slack="0"/>
<pin id="1882" dir="0" index="1" bw="20" slack="0"/>
<pin id="1883" dir="0" index="2" bw="6" slack="0"/>
<pin id="1884" dir="0" index="3" bw="6" slack="0"/>
<pin id="1885" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_i_i/8 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="icmp_ln785_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="2" slack="0"/>
<pin id="1892" dir="0" index="1" bw="2" slack="0"/>
<pin id="1893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/8 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="or_ln785_5_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="1" slack="0"/>
<pin id="1898" dir="0" index="1" bw="1" slack="0"/>
<pin id="1899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_5/8 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="xor_ln785_9_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="1" slack="0"/>
<pin id="1904" dir="0" index="1" bw="1" slack="0"/>
<pin id="1905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_9/8 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="overflow_7_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="1" slack="0"/>
<pin id="1910" dir="0" index="1" bw="1" slack="0"/>
<pin id="1911" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_7/8 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="xor_ln786_6_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="1" slack="0"/>
<pin id="1916" dir="0" index="1" bw="1" slack="0"/>
<pin id="1917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/8 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="icmp_ln786_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="2" slack="0"/>
<pin id="1922" dir="0" index="1" bw="2" slack="0"/>
<pin id="1923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/8 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="or_ln786_1_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="1" slack="0"/>
<pin id="1928" dir="0" index="1" bw="1" slack="0"/>
<pin id="1929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/8 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="underflow_6_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="1" slack="0"/>
<pin id="1934" dir="0" index="1" bw="1" slack="0"/>
<pin id="1935" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/8 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="sext_ln703_6_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="18" slack="0"/>
<pin id="1940" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/8 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="ret_V_15_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="18" slack="0"/>
<pin id="1944" dir="0" index="1" bw="18" slack="0"/>
<pin id="1945" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_15/8 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="lhs_V_3_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="19" slack="0"/>
<pin id="1950" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/8 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="sext_ln703_8_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="18" slack="0"/>
<pin id="1954" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/8 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="ret_V_16_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="19" slack="0"/>
<pin id="1958" dir="0" index="1" bw="18" slack="0"/>
<pin id="1959" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_16/8 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="trunc_ln1192_1_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="20" slack="0"/>
<pin id="1964" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/8 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="ret_V_17_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="20" slack="0"/>
<pin id="1968" dir="0" index="1" bw="18" slack="1"/>
<pin id="1969" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/8 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="p_Result_22_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="1" slack="0"/>
<pin id="1973" dir="0" index="1" bw="20" slack="0"/>
<pin id="1974" dir="0" index="2" bw="6" slack="0"/>
<pin id="1975" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/8 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="p_Val2_32_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="18" slack="0"/>
<pin id="1981" dir="0" index="1" bw="18" slack="2"/>
<pin id="1982" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_32/8 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="p_Result_23_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="1" slack="0"/>
<pin id="1986" dir="0" index="1" bw="18" slack="0"/>
<pin id="1987" dir="0" index="2" bw="6" slack="0"/>
<pin id="1988" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/8 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="tmp_s_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="2" slack="0"/>
<pin id="1994" dir="0" index="1" bw="20" slack="0"/>
<pin id="1995" dir="0" index="2" bw="6" slack="0"/>
<pin id="1996" dir="0" index="3" bw="6" slack="0"/>
<pin id="1997" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="icmp_ln785_1_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="2" slack="0"/>
<pin id="2004" dir="0" index="1" bw="2" slack="0"/>
<pin id="2005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785_1/8 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="or_ln785_6_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="1" slack="0"/>
<pin id="2010" dir="0" index="1" bw="1" slack="0"/>
<pin id="2011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_6/8 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="xor_ln785_10_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="1" slack="0"/>
<pin id="2016" dir="0" index="1" bw="1" slack="0"/>
<pin id="2017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_10/8 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="overflow_8_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="1" slack="0"/>
<pin id="2022" dir="0" index="1" bw="1" slack="0"/>
<pin id="2023" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_8/8 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="xor_ln786_7_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="1" slack="0"/>
<pin id="2028" dir="0" index="1" bw="1" slack="0"/>
<pin id="2029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_7/8 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="icmp_ln786_1_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="2" slack="0"/>
<pin id="2034" dir="0" index="1" bw="2" slack="0"/>
<pin id="2035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786_1/8 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="or_ln786_2_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="1" slack="0"/>
<pin id="2040" dir="0" index="1" bw="1" slack="0"/>
<pin id="2041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/8 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="underflow_7_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="1" slack="0"/>
<pin id="2046" dir="0" index="1" bw="1" slack="0"/>
<pin id="2047" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_7/8 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="tmp_41_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="4" slack="0"/>
<pin id="2052" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="tmp_40_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="4" slack="5"/>
<pin id="2058" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="or_ln340_16_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="1" slack="1"/>
<pin id="2063" dir="0" index="1" bw="1" slack="1"/>
<pin id="2064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_16/9 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="xor_ln340_2_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="1" slack="1"/>
<pin id="2067" dir="0" index="1" bw="1" slack="0"/>
<pin id="2068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/9 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="or_ln340_17_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="1" slack="1"/>
<pin id="2072" dir="0" index="1" bw="1" slack="0"/>
<pin id="2073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_17/9 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="select_ln340_7_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="1" slack="0"/>
<pin id="2077" dir="0" index="1" bw="18" slack="0"/>
<pin id="2078" dir="0" index="2" bw="18" slack="1"/>
<pin id="2079" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/9 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="select_ln388_6_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="1" slack="1"/>
<pin id="2084" dir="0" index="1" bw="18" slack="0"/>
<pin id="2085" dir="0" index="2" bw="18" slack="1"/>
<pin id="2086" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/9 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="x_V_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="1" slack="0"/>
<pin id="2090" dir="0" index="1" bw="18" slack="0"/>
<pin id="2091" dir="0" index="2" bw="18" slack="0"/>
<pin id="2092" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/9 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="or_ln340_18_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="1" slack="1"/>
<pin id="2098" dir="0" index="1" bw="1" slack="1"/>
<pin id="2099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_18/9 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="xor_ln340_3_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="1" slack="1"/>
<pin id="2102" dir="0" index="1" bw="1" slack="0"/>
<pin id="2103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/9 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="or_ln340_19_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="1" slack="1"/>
<pin id="2107" dir="0" index="1" bw="1" slack="0"/>
<pin id="2108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_19/9 "/>
</bind>
</comp>

<comp id="2110" class="1004" name="select_ln340_8_fu_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="1" slack="0"/>
<pin id="2112" dir="0" index="1" bw="18" slack="0"/>
<pin id="2113" dir="0" index="2" bw="18" slack="1"/>
<pin id="2114" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/9 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="select_ln388_7_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="1" slack="1"/>
<pin id="2119" dir="0" index="1" bw="18" slack="0"/>
<pin id="2120" dir="0" index="2" bw="18" slack="1"/>
<pin id="2121" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_7/9 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="y_V_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="1" slack="0"/>
<pin id="2125" dir="0" index="1" bw="18" slack="0"/>
<pin id="2126" dir="0" index="2" bw="18" slack="0"/>
<pin id="2127" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/9 "/>
</bind>
</comp>

<comp id="2131" class="1004" name="sext_ln703_9_fu_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="18" slack="0"/>
<pin id="2133" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/9 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="sext_ln703_10_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="18" slack="0"/>
<pin id="2137" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_10/9 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="ret_V_9_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="18" slack="0"/>
<pin id="2141" dir="0" index="1" bw="18" slack="0"/>
<pin id="2142" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/9 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="r_V_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="18" slack="1"/>
<pin id="2147" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="p_Result_24_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="1" slack="0"/>
<pin id="2150" dir="0" index="1" bw="36" slack="0"/>
<pin id="2151" dir="0" index="2" bw="7" slack="0"/>
<pin id="2152" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/10 "/>
</bind>
</comp>

<comp id="2155" class="1004" name="trunc_ln414_3_fu_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="36" slack="0"/>
<pin id="2157" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_3/10 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="p_Result_119_i_i_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="2" slack="0"/>
<pin id="2160" dir="0" index="1" bw="36" slack="0"/>
<pin id="2161" dir="0" index="2" bw="7" slack="0"/>
<pin id="2162" dir="0" index="3" bw="7" slack="0"/>
<pin id="2163" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_119_i_i/10 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="p_Result_120_i_i_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="3" slack="0"/>
<pin id="2169" dir="0" index="1" bw="36" slack="0"/>
<pin id="2170" dir="0" index="2" bw="7" slack="0"/>
<pin id="2171" dir="0" index="3" bw="7" slack="0"/>
<pin id="2172" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_120_i_i/10 "/>
</bind>
</comp>

<comp id="2176" class="1004" name="r_V_7_fu_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="18" slack="1"/>
<pin id="2178" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/10 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="p_Result_27_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="1" slack="0"/>
<pin id="2181" dir="0" index="1" bw="36" slack="0"/>
<pin id="2182" dir="0" index="2" bw="7" slack="0"/>
<pin id="2183" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/10 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="trunc_ln414_4_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="36" slack="0"/>
<pin id="2188" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_4/10 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="p_Result_124_i_i_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="2" slack="0"/>
<pin id="2191" dir="0" index="1" bw="36" slack="0"/>
<pin id="2192" dir="0" index="2" bw="7" slack="0"/>
<pin id="2193" dir="0" index="3" bw="7" slack="0"/>
<pin id="2194" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_124_i_i/10 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="p_Result_125_i_i_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="3" slack="0"/>
<pin id="2200" dir="0" index="1" bw="36" slack="0"/>
<pin id="2201" dir="0" index="2" bw="7" slack="0"/>
<pin id="2202" dir="0" index="3" bw="7" slack="0"/>
<pin id="2203" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_125_i_i/10 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="r_V_9_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="19" slack="1"/>
<pin id="2209" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/10 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="p_Result_30_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="1" slack="0"/>
<pin id="2212" dir="0" index="1" bw="38" slack="0"/>
<pin id="2213" dir="0" index="2" bw="7" slack="0"/>
<pin id="2214" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/10 "/>
</bind>
</comp>

<comp id="2217" class="1004" name="trunc_ln414_5_fu_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="38" slack="0"/>
<pin id="2219" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_5/10 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="p_Result_129_i_i_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="4" slack="0"/>
<pin id="2222" dir="0" index="1" bw="38" slack="0"/>
<pin id="2223" dir="0" index="2" bw="7" slack="0"/>
<pin id="2224" dir="0" index="3" bw="7" slack="0"/>
<pin id="2225" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_129_i_i/10 "/>
</bind>
</comp>

<comp id="2229" class="1004" name="p_Result_130_i_i_fu_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="5" slack="0"/>
<pin id="2231" dir="0" index="1" bw="38" slack="0"/>
<pin id="2232" dir="0" index="2" bw="7" slack="0"/>
<pin id="2233" dir="0" index="3" bw="7" slack="0"/>
<pin id="2234" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_130_i_i/10 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="p_Val2_34_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="18" slack="0"/>
<pin id="2240" dir="0" index="1" bw="36" slack="1"/>
<pin id="2241" dir="0" index="2" bw="5" slack="0"/>
<pin id="2242" dir="0" index="3" bw="7" slack="0"/>
<pin id="2243" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_34/11 "/>
</bind>
</comp>

<comp id="2247" class="1004" name="p_Result_25_fu_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="1" slack="0"/>
<pin id="2249" dir="0" index="1" bw="36" slack="1"/>
<pin id="2250" dir="0" index="2" bw="7" slack="0"/>
<pin id="2251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/11 "/>
</bind>
</comp>

<comp id="2254" class="1004" name="icmp_ln414_5_fu_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="15" slack="1"/>
<pin id="2256" dir="0" index="1" bw="15" slack="0"/>
<pin id="2257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_5/11 "/>
</bind>
</comp>

<comp id="2259" class="1004" name="and_ln700_3_fu_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="1" slack="1"/>
<pin id="2261" dir="0" index="1" bw="1" slack="0"/>
<pin id="2262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_3/11 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="zext_ln415_4_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="1" slack="0"/>
<pin id="2266" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_4/11 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="p_Val2_35_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="18" slack="0"/>
<pin id="2270" dir="0" index="1" bw="1" slack="0"/>
<pin id="2271" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_35/11 "/>
</bind>
</comp>

<comp id="2274" class="1004" name="tmp_48_fu_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="1" slack="0"/>
<pin id="2276" dir="0" index="1" bw="18" slack="0"/>
<pin id="2277" dir="0" index="2" bw="6" slack="0"/>
<pin id="2278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="2282" class="1004" name="xor_ln416_7_fu_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="1" slack="0"/>
<pin id="2284" dir="0" index="1" bw="1" slack="0"/>
<pin id="2285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_7/11 "/>
</bind>
</comp>

<comp id="2288" class="1004" name="carry_12_fu_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="1" slack="0"/>
<pin id="2290" dir="0" index="1" bw="1" slack="0"/>
<pin id="2291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_12/11 "/>
</bind>
</comp>

<comp id="2294" class="1004" name="p_Result_26_fu_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="1" slack="0"/>
<pin id="2296" dir="0" index="1" bw="18" slack="0"/>
<pin id="2297" dir="0" index="2" bw="6" slack="0"/>
<pin id="2298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/11 "/>
</bind>
</comp>

<comp id="2302" class="1004" name="Range2_all_ones_5_fu_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="2" slack="1"/>
<pin id="2304" dir="0" index="1" bw="2" slack="0"/>
<pin id="2305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_5/11 "/>
</bind>
</comp>

<comp id="2307" class="1004" name="Range1_all_ones_6_fu_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="3" slack="1"/>
<pin id="2309" dir="0" index="1" bw="3" slack="0"/>
<pin id="2310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_6/11 "/>
</bind>
</comp>

<comp id="2312" class="1004" name="Range1_all_zeros_4_fu_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="3" slack="1"/>
<pin id="2314" dir="0" index="1" bw="3" slack="0"/>
<pin id="2315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_4/11 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="deleted_zeros_4_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="1" slack="0"/>
<pin id="2319" dir="0" index="1" bw="1" slack="0"/>
<pin id="2320" dir="0" index="2" bw="1" slack="0"/>
<pin id="2321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_4/11 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="tmp_50_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="1" slack="0"/>
<pin id="2327" dir="0" index="1" bw="36" slack="1"/>
<pin id="2328" dir="0" index="2" bw="7" slack="0"/>
<pin id="2329" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/11 "/>
</bind>
</comp>

<comp id="2332" class="1004" name="xor_ln779_4_fu_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="1" slack="0"/>
<pin id="2334" dir="0" index="1" bw="1" slack="0"/>
<pin id="2335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_4/11 "/>
</bind>
</comp>

<comp id="2338" class="1004" name="and_ln779_4_fu_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="1" slack="0"/>
<pin id="2340" dir="0" index="1" bw="1" slack="0"/>
<pin id="2341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_4/11 "/>
</bind>
</comp>

<comp id="2344" class="1004" name="deleted_ones_5_fu_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="1" slack="0"/>
<pin id="2346" dir="0" index="1" bw="1" slack="0"/>
<pin id="2347" dir="0" index="2" bw="1" slack="0"/>
<pin id="2348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_5/11 "/>
</bind>
</comp>

<comp id="2352" class="1004" name="and_ln781_5_fu_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="1" slack="0"/>
<pin id="2354" dir="0" index="1" bw="1" slack="0"/>
<pin id="2355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_5/11 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="xor_ln785_11_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="1" slack="0"/>
<pin id="2360" dir="0" index="1" bw="1" slack="0"/>
<pin id="2361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_11/11 "/>
</bind>
</comp>

<comp id="2364" class="1004" name="or_ln785_7_fu_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="1" slack="0"/>
<pin id="2366" dir="0" index="1" bw="1" slack="0"/>
<pin id="2367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_7/11 "/>
</bind>
</comp>

<comp id="2370" class="1004" name="xor_ln785_12_fu_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="1" slack="1"/>
<pin id="2372" dir="0" index="1" bw="1" slack="0"/>
<pin id="2373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_12/11 "/>
</bind>
</comp>

<comp id="2375" class="1004" name="overflow_9_fu_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="1" slack="0"/>
<pin id="2377" dir="0" index="1" bw="1" slack="0"/>
<pin id="2378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_9/11 "/>
</bind>
</comp>

<comp id="2381" class="1004" name="and_ln786_14_fu_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="1" slack="0"/>
<pin id="2383" dir="0" index="1" bw="1" slack="0"/>
<pin id="2384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_14/11 "/>
</bind>
</comp>

<comp id="2387" class="1004" name="or_ln786_8_fu_2387">
<pin_list>
<pin id="2388" dir="0" index="0" bw="1" slack="0"/>
<pin id="2389" dir="0" index="1" bw="1" slack="0"/>
<pin id="2390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_8/11 "/>
</bind>
</comp>

<comp id="2393" class="1004" name="xor_ln786_8_fu_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="1" slack="0"/>
<pin id="2395" dir="0" index="1" bw="1" slack="0"/>
<pin id="2396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_8/11 "/>
</bind>
</comp>

<comp id="2399" class="1004" name="underflow_8_fu_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="1" slack="1"/>
<pin id="2401" dir="0" index="1" bw="1" slack="0"/>
<pin id="2402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_8/11 "/>
</bind>
</comp>

<comp id="2404" class="1004" name="or_ln340_20_fu_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="1" slack="0"/>
<pin id="2406" dir="0" index="1" bw="1" slack="0"/>
<pin id="2407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_20/11 "/>
</bind>
</comp>

<comp id="2410" class="1004" name="p_Val2_37_fu_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="18" slack="0"/>
<pin id="2412" dir="0" index="1" bw="36" slack="1"/>
<pin id="2413" dir="0" index="2" bw="5" slack="0"/>
<pin id="2414" dir="0" index="3" bw="7" slack="0"/>
<pin id="2415" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_37/11 "/>
</bind>
</comp>

<comp id="2419" class="1004" name="p_Result_28_fu_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="1" slack="0"/>
<pin id="2421" dir="0" index="1" bw="36" slack="1"/>
<pin id="2422" dir="0" index="2" bw="7" slack="0"/>
<pin id="2423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/11 "/>
</bind>
</comp>

<comp id="2426" class="1004" name="icmp_ln414_6_fu_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="15" slack="1"/>
<pin id="2428" dir="0" index="1" bw="15" slack="0"/>
<pin id="2429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_6/11 "/>
</bind>
</comp>

<comp id="2431" class="1004" name="and_ln700_4_fu_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="1" slack="1"/>
<pin id="2433" dir="0" index="1" bw="1" slack="0"/>
<pin id="2434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_4/11 "/>
</bind>
</comp>

<comp id="2436" class="1004" name="zext_ln415_5_fu_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="1" slack="0"/>
<pin id="2438" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_5/11 "/>
</bind>
</comp>

<comp id="2440" class="1004" name="p_Val2_38_fu_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="18" slack="0"/>
<pin id="2442" dir="0" index="1" bw="1" slack="0"/>
<pin id="2443" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_38/11 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="tmp_53_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="1" slack="0"/>
<pin id="2448" dir="0" index="1" bw="18" slack="0"/>
<pin id="2449" dir="0" index="2" bw="6" slack="0"/>
<pin id="2450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/11 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="xor_ln416_8_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="1" slack="0"/>
<pin id="2456" dir="0" index="1" bw="1" slack="0"/>
<pin id="2457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_8/11 "/>
</bind>
</comp>

<comp id="2460" class="1004" name="carry_14_fu_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="1" slack="0"/>
<pin id="2462" dir="0" index="1" bw="1" slack="0"/>
<pin id="2463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_14/11 "/>
</bind>
</comp>

<comp id="2466" class="1004" name="p_Result_29_fu_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="1" slack="0"/>
<pin id="2468" dir="0" index="1" bw="18" slack="0"/>
<pin id="2469" dir="0" index="2" bw="6" slack="0"/>
<pin id="2470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/11 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="Range2_all_ones_6_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="2" slack="1"/>
<pin id="2476" dir="0" index="1" bw="2" slack="0"/>
<pin id="2477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_6/11 "/>
</bind>
</comp>

<comp id="2479" class="1004" name="Range1_all_ones_7_fu_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="3" slack="1"/>
<pin id="2481" dir="0" index="1" bw="3" slack="0"/>
<pin id="2482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_7/11 "/>
</bind>
</comp>

<comp id="2484" class="1004" name="Range1_all_zeros_5_fu_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="3" slack="1"/>
<pin id="2486" dir="0" index="1" bw="3" slack="0"/>
<pin id="2487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_5/11 "/>
</bind>
</comp>

<comp id="2489" class="1004" name="deleted_zeros_5_fu_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="1" slack="0"/>
<pin id="2491" dir="0" index="1" bw="1" slack="0"/>
<pin id="2492" dir="0" index="2" bw="1" slack="0"/>
<pin id="2493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_5/11 "/>
</bind>
</comp>

<comp id="2497" class="1004" name="tmp_55_fu_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="1" slack="0"/>
<pin id="2499" dir="0" index="1" bw="36" slack="1"/>
<pin id="2500" dir="0" index="2" bw="7" slack="0"/>
<pin id="2501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/11 "/>
</bind>
</comp>

<comp id="2504" class="1004" name="xor_ln779_5_fu_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="1" slack="0"/>
<pin id="2506" dir="0" index="1" bw="1" slack="0"/>
<pin id="2507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_5/11 "/>
</bind>
</comp>

<comp id="2510" class="1004" name="and_ln779_5_fu_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="1" slack="0"/>
<pin id="2512" dir="0" index="1" bw="1" slack="0"/>
<pin id="2513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_5/11 "/>
</bind>
</comp>

<comp id="2516" class="1004" name="deleted_ones_6_fu_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="1" slack="0"/>
<pin id="2518" dir="0" index="1" bw="1" slack="0"/>
<pin id="2519" dir="0" index="2" bw="1" slack="0"/>
<pin id="2520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_6/11 "/>
</bind>
</comp>

<comp id="2524" class="1004" name="and_ln781_6_fu_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="1" slack="0"/>
<pin id="2526" dir="0" index="1" bw="1" slack="0"/>
<pin id="2527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_6/11 "/>
</bind>
</comp>

<comp id="2530" class="1004" name="xor_ln785_13_fu_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="1" slack="0"/>
<pin id="2532" dir="0" index="1" bw="1" slack="0"/>
<pin id="2533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_13/11 "/>
</bind>
</comp>

<comp id="2536" class="1004" name="or_ln785_8_fu_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="1" slack="0"/>
<pin id="2538" dir="0" index="1" bw="1" slack="0"/>
<pin id="2539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_8/11 "/>
</bind>
</comp>

<comp id="2542" class="1004" name="xor_ln785_14_fu_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="1" slack="1"/>
<pin id="2544" dir="0" index="1" bw="1" slack="0"/>
<pin id="2545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_14/11 "/>
</bind>
</comp>

<comp id="2547" class="1004" name="overflow_10_fu_2547">
<pin_list>
<pin id="2548" dir="0" index="0" bw="1" slack="0"/>
<pin id="2549" dir="0" index="1" bw="1" slack="0"/>
<pin id="2550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_10/11 "/>
</bind>
</comp>

<comp id="2553" class="1004" name="and_ln786_16_fu_2553">
<pin_list>
<pin id="2554" dir="0" index="0" bw="1" slack="0"/>
<pin id="2555" dir="0" index="1" bw="1" slack="0"/>
<pin id="2556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_16/11 "/>
</bind>
</comp>

<comp id="2559" class="1004" name="or_ln786_9_fu_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="1" slack="0"/>
<pin id="2561" dir="0" index="1" bw="1" slack="0"/>
<pin id="2562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_9/11 "/>
</bind>
</comp>

<comp id="2565" class="1004" name="xor_ln786_9_fu_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="1" slack="0"/>
<pin id="2567" dir="0" index="1" bw="1" slack="0"/>
<pin id="2568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_9/11 "/>
</bind>
</comp>

<comp id="2571" class="1004" name="underflow_9_fu_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="1" slack="1"/>
<pin id="2573" dir="0" index="1" bw="1" slack="0"/>
<pin id="2574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_9/11 "/>
</bind>
</comp>

<comp id="2576" class="1004" name="or_ln340_23_fu_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="1" slack="0"/>
<pin id="2578" dir="0" index="1" bw="1" slack="0"/>
<pin id="2579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_23/11 "/>
</bind>
</comp>

<comp id="2582" class="1004" name="p_Val2_42_fu_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="18" slack="0"/>
<pin id="2584" dir="0" index="1" bw="38" slack="1"/>
<pin id="2585" dir="0" index="2" bw="5" slack="0"/>
<pin id="2586" dir="0" index="3" bw="7" slack="0"/>
<pin id="2587" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_42/11 "/>
</bind>
</comp>

<comp id="2591" class="1004" name="p_Result_31_fu_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="1" slack="0"/>
<pin id="2593" dir="0" index="1" bw="38" slack="1"/>
<pin id="2594" dir="0" index="2" bw="7" slack="0"/>
<pin id="2595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/11 "/>
</bind>
</comp>

<comp id="2598" class="1004" name="icmp_ln414_7_fu_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="15" slack="1"/>
<pin id="2600" dir="0" index="1" bw="15" slack="0"/>
<pin id="2601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_7/11 "/>
</bind>
</comp>

<comp id="2603" class="1004" name="and_ln700_5_fu_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="1" slack="1"/>
<pin id="2605" dir="0" index="1" bw="1" slack="0"/>
<pin id="2606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_5/11 "/>
</bind>
</comp>

<comp id="2608" class="1004" name="zext_ln415_6_fu_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="1" slack="0"/>
<pin id="2610" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_6/11 "/>
</bind>
</comp>

<comp id="2612" class="1004" name="p_Val2_43_fu_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="18" slack="0"/>
<pin id="2614" dir="0" index="1" bw="1" slack="0"/>
<pin id="2615" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_43/11 "/>
</bind>
</comp>

<comp id="2618" class="1004" name="tmp_58_fu_2618">
<pin_list>
<pin id="2619" dir="0" index="0" bw="1" slack="0"/>
<pin id="2620" dir="0" index="1" bw="18" slack="0"/>
<pin id="2621" dir="0" index="2" bw="6" slack="0"/>
<pin id="2622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/11 "/>
</bind>
</comp>

<comp id="2626" class="1004" name="xor_ln416_9_fu_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="1" slack="0"/>
<pin id="2628" dir="0" index="1" bw="1" slack="0"/>
<pin id="2629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_9/11 "/>
</bind>
</comp>

<comp id="2632" class="1004" name="carry_16_fu_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="1" slack="0"/>
<pin id="2634" dir="0" index="1" bw="1" slack="0"/>
<pin id="2635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_16/11 "/>
</bind>
</comp>

<comp id="2638" class="1004" name="p_Result_32_fu_2638">
<pin_list>
<pin id="2639" dir="0" index="0" bw="1" slack="0"/>
<pin id="2640" dir="0" index="1" bw="18" slack="0"/>
<pin id="2641" dir="0" index="2" bw="6" slack="0"/>
<pin id="2642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/11 "/>
</bind>
</comp>

<comp id="2646" class="1004" name="Range2_all_ones_7_fu_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="4" slack="1"/>
<pin id="2648" dir="0" index="1" bw="4" slack="0"/>
<pin id="2649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_7/11 "/>
</bind>
</comp>

<comp id="2651" class="1004" name="Range1_all_ones_8_fu_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="5" slack="1"/>
<pin id="2653" dir="0" index="1" bw="5" slack="0"/>
<pin id="2654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_8/11 "/>
</bind>
</comp>

<comp id="2656" class="1004" name="Range1_all_zeros_6_fu_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="5" slack="1"/>
<pin id="2658" dir="0" index="1" bw="5" slack="0"/>
<pin id="2659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_6/11 "/>
</bind>
</comp>

<comp id="2661" class="1004" name="deleted_zeros_6_fu_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="1" slack="0"/>
<pin id="2663" dir="0" index="1" bw="1" slack="0"/>
<pin id="2664" dir="0" index="2" bw="1" slack="0"/>
<pin id="2665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_6/11 "/>
</bind>
</comp>

<comp id="2669" class="1004" name="tmp_60_fu_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="1" slack="0"/>
<pin id="2671" dir="0" index="1" bw="38" slack="1"/>
<pin id="2672" dir="0" index="2" bw="7" slack="0"/>
<pin id="2673" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/11 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="xor_ln779_6_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="1" slack="0"/>
<pin id="2678" dir="0" index="1" bw="1" slack="0"/>
<pin id="2679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_6/11 "/>
</bind>
</comp>

<comp id="2682" class="1004" name="and_ln779_6_fu_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="1" slack="0"/>
<pin id="2684" dir="0" index="1" bw="1" slack="0"/>
<pin id="2685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_6/11 "/>
</bind>
</comp>

<comp id="2688" class="1004" name="deleted_ones_7_fu_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="1" slack="0"/>
<pin id="2690" dir="0" index="1" bw="1" slack="0"/>
<pin id="2691" dir="0" index="2" bw="1" slack="0"/>
<pin id="2692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_7/11 "/>
</bind>
</comp>

<comp id="2696" class="1004" name="and_ln781_7_fu_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="1" slack="0"/>
<pin id="2698" dir="0" index="1" bw="1" slack="0"/>
<pin id="2699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_7/11 "/>
</bind>
</comp>

<comp id="2702" class="1004" name="xor_ln785_15_fu_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="1" slack="0"/>
<pin id="2704" dir="0" index="1" bw="1" slack="0"/>
<pin id="2705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_15/11 "/>
</bind>
</comp>

<comp id="2708" class="1004" name="or_ln785_9_fu_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="1" slack="0"/>
<pin id="2710" dir="0" index="1" bw="1" slack="0"/>
<pin id="2711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_9/11 "/>
</bind>
</comp>

<comp id="2714" class="1004" name="xor_ln785_16_fu_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="1" slack="1"/>
<pin id="2716" dir="0" index="1" bw="1" slack="0"/>
<pin id="2717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_16/11 "/>
</bind>
</comp>

<comp id="2719" class="1004" name="overflow_11_fu_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="1" slack="0"/>
<pin id="2721" dir="0" index="1" bw="1" slack="0"/>
<pin id="2722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_11/11 "/>
</bind>
</comp>

<comp id="2725" class="1004" name="and_ln786_18_fu_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="1" slack="0"/>
<pin id="2727" dir="0" index="1" bw="1" slack="0"/>
<pin id="2728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_18/11 "/>
</bind>
</comp>

<comp id="2731" class="1004" name="or_ln786_10_fu_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="1" slack="0"/>
<pin id="2733" dir="0" index="1" bw="1" slack="0"/>
<pin id="2734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_10/11 "/>
</bind>
</comp>

<comp id="2737" class="1004" name="xor_ln786_10_fu_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="1" slack="0"/>
<pin id="2739" dir="0" index="1" bw="1" slack="0"/>
<pin id="2740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_10/11 "/>
</bind>
</comp>

<comp id="2743" class="1004" name="underflow_10_fu_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="1" slack="1"/>
<pin id="2745" dir="0" index="1" bw="1" slack="0"/>
<pin id="2746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_10/11 "/>
</bind>
</comp>

<comp id="2748" class="1004" name="or_ln340_26_fu_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="1" slack="0"/>
<pin id="2750" dir="0" index="1" bw="1" slack="0"/>
<pin id="2751" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_26/11 "/>
</bind>
</comp>

<comp id="2754" class="1004" name="or_ln340_21_fu_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="1" slack="1"/>
<pin id="2756" dir="0" index="1" bw="1" slack="1"/>
<pin id="2757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_21/12 "/>
</bind>
</comp>

<comp id="2758" class="1004" name="or_ln340_22_fu_2758">
<pin_list>
<pin id="2759" dir="0" index="0" bw="1" slack="0"/>
<pin id="2760" dir="0" index="1" bw="1" slack="1"/>
<pin id="2761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_22/12 "/>
</bind>
</comp>

<comp id="2763" class="1004" name="select_ln340_9_fu_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="1" slack="1"/>
<pin id="2765" dir="0" index="1" bw="18" slack="0"/>
<pin id="2766" dir="0" index="2" bw="18" slack="1"/>
<pin id="2767" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_9/12 "/>
</bind>
</comp>

<comp id="2769" class="1004" name="select_ln388_8_fu_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="1" slack="1"/>
<pin id="2771" dir="0" index="1" bw="18" slack="0"/>
<pin id="2772" dir="0" index="2" bw="18" slack="1"/>
<pin id="2773" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_8/12 "/>
</bind>
</comp>

<comp id="2775" class="1004" name="rsquare_V_fu_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="1" slack="0"/>
<pin id="2777" dir="0" index="1" bw="18" slack="0"/>
<pin id="2778" dir="0" index="2" bw="18" slack="0"/>
<pin id="2779" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rsquare_V/12 "/>
</bind>
</comp>

<comp id="2783" class="1004" name="or_ln340_24_fu_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="1" slack="1"/>
<pin id="2785" dir="0" index="1" bw="1" slack="1"/>
<pin id="2786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_24/12 "/>
</bind>
</comp>

<comp id="2787" class="1004" name="or_ln340_25_fu_2787">
<pin_list>
<pin id="2788" dir="0" index="0" bw="1" slack="0"/>
<pin id="2789" dir="0" index="1" bw="1" slack="1"/>
<pin id="2790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_25/12 "/>
</bind>
</comp>

<comp id="2792" class="1004" name="select_ln340_10_fu_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="1" slack="1"/>
<pin id="2794" dir="0" index="1" bw="18" slack="0"/>
<pin id="2795" dir="0" index="2" bw="18" slack="1"/>
<pin id="2796" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_10/12 "/>
</bind>
</comp>

<comp id="2798" class="1004" name="select_ln388_9_fu_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="1" slack="1"/>
<pin id="2800" dir="0" index="1" bw="18" slack="0"/>
<pin id="2801" dir="0" index="2" bw="18" slack="1"/>
<pin id="2802" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_9/12 "/>
</bind>
</comp>

<comp id="2804" class="1004" name="isquare_V_fu_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="1" slack="0"/>
<pin id="2806" dir="0" index="1" bw="18" slack="0"/>
<pin id="2807" dir="0" index="2" bw="18" slack="0"/>
<pin id="2808" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="isquare_V/12 "/>
</bind>
</comp>

<comp id="2812" class="1004" name="or_ln340_27_fu_2812">
<pin_list>
<pin id="2813" dir="0" index="0" bw="1" slack="1"/>
<pin id="2814" dir="0" index="1" bw="1" slack="1"/>
<pin id="2815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_27/12 "/>
</bind>
</comp>

<comp id="2816" class="1004" name="or_ln340_28_fu_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="1" slack="0"/>
<pin id="2818" dir="0" index="1" bw="1" slack="1"/>
<pin id="2819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_28/12 "/>
</bind>
</comp>

<comp id="2821" class="1004" name="select_ln340_11_fu_2821">
<pin_list>
<pin id="2822" dir="0" index="0" bw="1" slack="1"/>
<pin id="2823" dir="0" index="1" bw="18" slack="0"/>
<pin id="2824" dir="0" index="2" bw="18" slack="1"/>
<pin id="2825" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_11/12 "/>
</bind>
</comp>

<comp id="2827" class="1004" name="select_ln388_10_fu_2827">
<pin_list>
<pin id="2828" dir="0" index="0" bw="1" slack="1"/>
<pin id="2829" dir="0" index="1" bw="18" slack="0"/>
<pin id="2830" dir="0" index="2" bw="18" slack="1"/>
<pin id="2831" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_10/12 "/>
</bind>
</comp>

<comp id="2833" class="1004" name="zsquare_V_fu_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="1" slack="0"/>
<pin id="2835" dir="0" index="1" bw="18" slack="0"/>
<pin id="2836" dir="0" index="2" bw="18" slack="0"/>
<pin id="2837" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zsquare_V/12 "/>
</bind>
</comp>

<comp id="2841" class="1007" name="r_V_13_fu_2841">
<pin_list>
<pin id="2842" dir="0" index="0" bw="31" slack="0"/>
<pin id="2843" dir="0" index="1" bw="17" slack="0"/>
<pin id="2844" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="2851" class="1007" name="r_V_15_fu_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="18" slack="0"/>
<pin id="2853" dir="0" index="1" bw="18" slack="0"/>
<pin id="2854" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/4 "/>
</bind>
</comp>

<comp id="2861" class="1007" name="r_V_12_fu_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="18" slack="0"/>
<pin id="2863" dir="0" index="1" bw="18" slack="0"/>
<pin id="2864" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/5 "/>
</bind>
</comp>

<comp id="2868" class="1007" name="r_V_16_fu_2868">
<pin_list>
<pin id="2869" dir="0" index="0" bw="18" slack="0"/>
<pin id="2870" dir="0" index="1" bw="18" slack="0"/>
<pin id="2871" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/10 "/>
</bind>
</comp>

<comp id="2878" class="1007" name="r_V_17_fu_2878">
<pin_list>
<pin id="2879" dir="0" index="0" bw="18" slack="0"/>
<pin id="2880" dir="0" index="1" bw="18" slack="0"/>
<pin id="2881" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/10 "/>
</bind>
</comp>

<comp id="2888" class="1007" name="r_V_18_fu_2888">
<pin_list>
<pin id="2889" dir="0" index="0" bw="19" slack="0"/>
<pin id="2890" dir="0" index="1" bw="19" slack="0"/>
<pin id="2891" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="2898" class="1005" name="trunc_ln703_reg_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="30" slack="1"/>
<pin id="2900" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="2903" class="1005" name="tmp_11_reg_2903">
<pin_list>
<pin id="2904" dir="0" index="0" bw="1" slack="1"/>
<pin id="2905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2910" class="1005" name="tmp_13_reg_2910">
<pin_list>
<pin id="2911" dir="0" index="0" bw="1" slack="2"/>
<pin id="2912" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2915" class="1005" name="tmp_16_reg_2915">
<pin_list>
<pin id="2916" dir="0" index="0" bw="1" slack="2"/>
<pin id="2917" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2920" class="1005" name="im_V_read_reg_2920">
<pin_list>
<pin id="2921" dir="0" index="0" bw="18" slack="4"/>
<pin id="2922" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="im_V_read "/>
</bind>
</comp>

<comp id="2925" class="1005" name="r_V_11_reg_2925">
<pin_list>
<pin id="2926" dir="0" index="0" bw="36" slack="1"/>
<pin id="2927" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="2932" class="1005" name="p_Result_2_reg_2932">
<pin_list>
<pin id="2933" dir="0" index="0" bw="1" slack="1"/>
<pin id="2934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="2938" class="1005" name="p_Val2_3_reg_2938">
<pin_list>
<pin id="2939" dir="0" index="0" bw="18" slack="1"/>
<pin id="2940" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="2943" class="1005" name="p_Result_3_reg_2943">
<pin_list>
<pin id="2944" dir="0" index="0" bw="1" slack="1"/>
<pin id="2945" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="2948" class="1005" name="xor_ln779_reg_2948">
<pin_list>
<pin id="2949" dir="0" index="0" bw="1" slack="1"/>
<pin id="2950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779 "/>
</bind>
</comp>

<comp id="2953" class="1005" name="xor_ln785_reg_2953">
<pin_list>
<pin id="2954" dir="0" index="0" bw="1" slack="1"/>
<pin id="2955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785 "/>
</bind>
</comp>

<comp id="2959" class="1005" name="sext_ln728_reg_2959">
<pin_list>
<pin id="2960" dir="0" index="0" bw="36" slack="4"/>
<pin id="2961" dir="1" index="1" bw="36" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="2964" class="1005" name="r_V_14_reg_2964">
<pin_list>
<pin id="2965" dir="0" index="0" bw="35" slack="1"/>
<pin id="2966" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="2974" class="1005" name="p_Result_12_reg_2974">
<pin_list>
<pin id="2975" dir="0" index="0" bw="1" slack="1"/>
<pin id="2976" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="2980" class="1005" name="p_Result_13_reg_2980">
<pin_list>
<pin id="2981" dir="0" index="0" bw="1" slack="1"/>
<pin id="2982" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="2985" class="1005" name="xor_ln779_1_reg_2985">
<pin_list>
<pin id="2986" dir="0" index="0" bw="1" slack="1"/>
<pin id="2987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_1 "/>
</bind>
</comp>

<comp id="2990" class="1005" name="xor_ln785_1_reg_2990">
<pin_list>
<pin id="2991" dir="0" index="0" bw="1" slack="1"/>
<pin id="2992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_1 "/>
</bind>
</comp>

<comp id="2996" class="1005" name="sext_ln703_reg_2996">
<pin_list>
<pin id="2997" dir="0" index="0" bw="19" slack="4"/>
<pin id="2998" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln703 "/>
</bind>
</comp>

<comp id="3001" class="1005" name="ret_V_11_reg_3001">
<pin_list>
<pin id="3002" dir="0" index="0" bw="30" slack="1"/>
<pin id="3003" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="3007" class="1005" name="p_Result_9_reg_3007">
<pin_list>
<pin id="3008" dir="0" index="0" bw="1" slack="1"/>
<pin id="3009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="3013" class="1005" name="sext_ln713_reg_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="16" slack="1"/>
<pin id="3015" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln713 "/>
</bind>
</comp>

<comp id="3018" class="1005" name="p_Result_10_reg_3018">
<pin_list>
<pin id="3019" dir="0" index="0" bw="1" slack="1"/>
<pin id="3020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="3027" class="1005" name="col_reg_3027">
<pin_list>
<pin id="3028" dir="0" index="0" bw="4" slack="0"/>
<pin id="3029" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="3032" class="1005" name="p_Val2_4_reg_3032">
<pin_list>
<pin id="3033" dir="0" index="0" bw="18" slack="1"/>
<pin id="3034" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="3038" class="1005" name="and_ln781_reg_3038">
<pin_list>
<pin id="3039" dir="0" index="0" bw="1" slack="1"/>
<pin id="3040" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781 "/>
</bind>
</comp>

<comp id="3043" class="1005" name="and_ln786_reg_3043">
<pin_list>
<pin id="3044" dir="0" index="0" bw="1" slack="1"/>
<pin id="3045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="3048" class="1005" name="underflow_reg_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="1" slack="1"/>
<pin id="3050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="3053" class="1005" name="or_ln340_reg_3053">
<pin_list>
<pin id="3054" dir="0" index="0" bw="1" slack="1"/>
<pin id="3055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340 "/>
</bind>
</comp>

<comp id="3058" class="1005" name="sext_ln415_1_reg_3058">
<pin_list>
<pin id="3059" dir="0" index="0" bw="18" slack="1"/>
<pin id="3060" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln415_1 "/>
</bind>
</comp>

<comp id="3063" class="1005" name="and_ln781_2_reg_3063">
<pin_list>
<pin id="3064" dir="0" index="0" bw="1" slack="1"/>
<pin id="3065" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_2 "/>
</bind>
</comp>

<comp id="3068" class="1005" name="and_ln786_5_reg_3068">
<pin_list>
<pin id="3069" dir="0" index="0" bw="1" slack="1"/>
<pin id="3070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_5 "/>
</bind>
</comp>

<comp id="3073" class="1005" name="underflow_2_reg_3073">
<pin_list>
<pin id="3074" dir="0" index="0" bw="1" slack="1"/>
<pin id="3075" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_2 "/>
</bind>
</comp>

<comp id="3078" class="1005" name="select_ln340_3_reg_3078">
<pin_list>
<pin id="3079" dir="0" index="0" bw="18" slack="1"/>
<pin id="3080" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln340_3 "/>
</bind>
</comp>

<comp id="3083" class="1005" name="imag_btm_V_reg_3083">
<pin_list>
<pin id="3084" dir="0" index="0" bw="18" slack="1"/>
<pin id="3085" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imag_btm_V "/>
</bind>
</comp>

<comp id="3088" class="1005" name="real_top_V_reg_3088">
<pin_list>
<pin id="3089" dir="0" index="0" bw="18" slack="1"/>
<pin id="3090" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="real_top_V "/>
</bind>
</comp>

<comp id="3093" class="1005" name="real_btm_V_reg_3093">
<pin_list>
<pin id="3094" dir="0" index="0" bw="18" slack="1"/>
<pin id="3095" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="real_btm_V "/>
</bind>
</comp>

<comp id="3098" class="1005" name="r_V_15_reg_3098">
<pin_list>
<pin id="3099" dir="0" index="0" bw="36" slack="1"/>
<pin id="3100" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="3105" class="1005" name="p_Result_15_reg_3105">
<pin_list>
<pin id="3106" dir="0" index="0" bw="1" slack="1"/>
<pin id="3107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="3112" class="1005" name="trunc_ln414_2_reg_3112">
<pin_list>
<pin id="3113" dir="0" index="0" bw="15" slack="1"/>
<pin id="3114" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_2 "/>
</bind>
</comp>

<comp id="3117" class="1005" name="p_Result_106_i_i_reg_3117">
<pin_list>
<pin id="3118" dir="0" index="0" bw="2" slack="1"/>
<pin id="3119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_106_i_i "/>
</bind>
</comp>

<comp id="3122" class="1005" name="p_Result_107_i_i_reg_3122">
<pin_list>
<pin id="3123" dir="0" index="0" bw="3" slack="1"/>
<pin id="3124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_107_i_i "/>
</bind>
</comp>

<comp id="3128" class="1005" name="r_V_12_reg_3128">
<pin_list>
<pin id="3129" dir="0" index="0" bw="36" slack="1"/>
<pin id="3130" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="3133" class="1005" name="trunc_ln414_1_reg_3133">
<pin_list>
<pin id="3134" dir="0" index="0" bw="15" slack="1"/>
<pin id="3135" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="3138" class="1005" name="p_Val2_17_reg_3138">
<pin_list>
<pin id="3139" dir="0" index="0" bw="18" slack="1"/>
<pin id="3140" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="3144" class="1005" name="and_ln781_4_reg_3144">
<pin_list>
<pin id="3145" dir="0" index="0" bw="1" slack="1"/>
<pin id="3146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_4 "/>
</bind>
</comp>

<comp id="3149" class="1005" name="xor_ln785_8_reg_3149">
<pin_list>
<pin id="3150" dir="0" index="0" bw="1" slack="1"/>
<pin id="3151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_8 "/>
</bind>
</comp>

<comp id="3154" class="1005" name="and_ln786_9_reg_3154">
<pin_list>
<pin id="3155" dir="0" index="0" bw="1" slack="1"/>
<pin id="3156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_9 "/>
</bind>
</comp>

<comp id="3159" class="1005" name="underflow_4_reg_3159">
<pin_list>
<pin id="3160" dir="0" index="0" bw="1" slack="1"/>
<pin id="3161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_4 "/>
</bind>
</comp>

<comp id="3164" class="1005" name="or_ln340_12_reg_3164">
<pin_list>
<pin id="3165" dir="0" index="0" bw="1" slack="1"/>
<pin id="3166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_12 "/>
</bind>
</comp>

<comp id="3169" class="1005" name="p_Result_5_reg_3169">
<pin_list>
<pin id="3170" dir="0" index="0" bw="1" slack="1"/>
<pin id="3171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="3175" class="1005" name="p_Val2_8_reg_3175">
<pin_list>
<pin id="3176" dir="0" index="0" bw="18" slack="1"/>
<pin id="3177" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="3181" class="1005" name="carry_4_reg_3181">
<pin_list>
<pin id="3182" dir="0" index="0" bw="1" slack="1"/>
<pin id="3183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_4 "/>
</bind>
</comp>

<comp id="3187" class="1005" name="p_Result_7_reg_3187">
<pin_list>
<pin id="3188" dir="0" index="0" bw="1" slack="1"/>
<pin id="3189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="3192" class="1005" name="Range1_all_ones_1_reg_3192">
<pin_list>
<pin id="3193" dir="0" index="0" bw="1" slack="1"/>
<pin id="3194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="3198" class="1005" name="Range1_all_zeros_1_reg_3198">
<pin_list>
<pin id="3199" dir="0" index="0" bw="1" slack="1"/>
<pin id="3200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="3203" class="1005" name="and_ln786_2_reg_3203">
<pin_list>
<pin id="3204" dir="0" index="0" bw="1" slack="1"/>
<pin id="3205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_2 "/>
</bind>
</comp>

<comp id="3209" class="1005" name="y0_V_reg_3209">
<pin_list>
<pin id="3210" dir="0" index="0" bw="18" slack="1"/>
<pin id="3211" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="y0_V "/>
</bind>
</comp>

<comp id="3215" class="1005" name="x0_V_reg_3215">
<pin_list>
<pin id="3216" dir="0" index="0" bw="18" slack="1"/>
<pin id="3217" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x0_V "/>
</bind>
</comp>

<comp id="3220" class="1005" name="sext_ln56_reg_3220">
<pin_list>
<pin id="3221" dir="0" index="0" bw="20" slack="1"/>
<pin id="3222" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56 "/>
</bind>
</comp>

<comp id="3225" class="1005" name="rhs_V_2_reg_3225">
<pin_list>
<pin id="3226" dir="0" index="0" bw="20" slack="1"/>
<pin id="3227" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="3233" class="1005" name="iter_reg_3233">
<pin_list>
<pin id="3234" dir="0" index="0" bw="4" slack="0"/>
<pin id="3235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="3241" class="1005" name="p_Val2_26_reg_3241">
<pin_list>
<pin id="3242" dir="0" index="0" bw="18" slack="1"/>
<pin id="3243" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 "/>
</bind>
</comp>

<comp id="3247" class="1005" name="overflow_7_reg_3247">
<pin_list>
<pin id="3248" dir="0" index="0" bw="1" slack="1"/>
<pin id="3249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_7 "/>
</bind>
</comp>

<comp id="3253" class="1005" name="underflow_6_reg_3253">
<pin_list>
<pin id="3254" dir="0" index="0" bw="1" slack="1"/>
<pin id="3255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_6 "/>
</bind>
</comp>

<comp id="3260" class="1005" name="p_Val2_32_reg_3260">
<pin_list>
<pin id="3261" dir="0" index="0" bw="18" slack="1"/>
<pin id="3262" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_32 "/>
</bind>
</comp>

<comp id="3266" class="1005" name="overflow_8_reg_3266">
<pin_list>
<pin id="3267" dir="0" index="0" bw="1" slack="1"/>
<pin id="3268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_8 "/>
</bind>
</comp>

<comp id="3272" class="1005" name="underflow_7_reg_3272">
<pin_list>
<pin id="3273" dir="0" index="0" bw="1" slack="1"/>
<pin id="3274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_7 "/>
</bind>
</comp>

<comp id="3279" class="1005" name="x_V_reg_3279">
<pin_list>
<pin id="3280" dir="0" index="0" bw="18" slack="1"/>
<pin id="3281" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="3284" class="1005" name="y_V_reg_3284">
<pin_list>
<pin id="3285" dir="0" index="0" bw="18" slack="1"/>
<pin id="3286" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="3289" class="1005" name="ret_V_9_reg_3289">
<pin_list>
<pin id="3290" dir="0" index="0" bw="19" slack="1"/>
<pin id="3291" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="3294" class="1005" name="r_V_16_reg_3294">
<pin_list>
<pin id="3295" dir="0" index="0" bw="36" slack="1"/>
<pin id="3296" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="3301" class="1005" name="p_Result_24_reg_3301">
<pin_list>
<pin id="3302" dir="0" index="0" bw="1" slack="1"/>
<pin id="3303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="3308" class="1005" name="trunc_ln414_3_reg_3308">
<pin_list>
<pin id="3309" dir="0" index="0" bw="15" slack="1"/>
<pin id="3310" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_3 "/>
</bind>
</comp>

<comp id="3313" class="1005" name="p_Result_119_i_i_reg_3313">
<pin_list>
<pin id="3314" dir="0" index="0" bw="2" slack="1"/>
<pin id="3315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_119_i_i "/>
</bind>
</comp>

<comp id="3318" class="1005" name="p_Result_120_i_i_reg_3318">
<pin_list>
<pin id="3319" dir="0" index="0" bw="3" slack="1"/>
<pin id="3320" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_120_i_i "/>
</bind>
</comp>

<comp id="3324" class="1005" name="r_V_17_reg_3324">
<pin_list>
<pin id="3325" dir="0" index="0" bw="36" slack="1"/>
<pin id="3326" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="3331" class="1005" name="p_Result_27_reg_3331">
<pin_list>
<pin id="3332" dir="0" index="0" bw="1" slack="1"/>
<pin id="3333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27 "/>
</bind>
</comp>

<comp id="3338" class="1005" name="trunc_ln414_4_reg_3338">
<pin_list>
<pin id="3339" dir="0" index="0" bw="15" slack="1"/>
<pin id="3340" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_4 "/>
</bind>
</comp>

<comp id="3343" class="1005" name="p_Result_124_i_i_reg_3343">
<pin_list>
<pin id="3344" dir="0" index="0" bw="2" slack="1"/>
<pin id="3345" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_124_i_i "/>
</bind>
</comp>

<comp id="3348" class="1005" name="p_Result_125_i_i_reg_3348">
<pin_list>
<pin id="3349" dir="0" index="0" bw="3" slack="1"/>
<pin id="3350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_125_i_i "/>
</bind>
</comp>

<comp id="3354" class="1005" name="r_V_18_reg_3354">
<pin_list>
<pin id="3355" dir="0" index="0" bw="38" slack="1"/>
<pin id="3356" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="3361" class="1005" name="p_Result_30_reg_3361">
<pin_list>
<pin id="3362" dir="0" index="0" bw="1" slack="1"/>
<pin id="3363" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_30 "/>
</bind>
</comp>

<comp id="3368" class="1005" name="trunc_ln414_5_reg_3368">
<pin_list>
<pin id="3369" dir="0" index="0" bw="15" slack="1"/>
<pin id="3370" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_5 "/>
</bind>
</comp>

<comp id="3373" class="1005" name="p_Result_129_i_i_reg_3373">
<pin_list>
<pin id="3374" dir="0" index="0" bw="4" slack="1"/>
<pin id="3375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_129_i_i "/>
</bind>
</comp>

<comp id="3378" class="1005" name="p_Result_130_i_i_reg_3378">
<pin_list>
<pin id="3379" dir="0" index="0" bw="5" slack="1"/>
<pin id="3380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_130_i_i "/>
</bind>
</comp>

<comp id="3384" class="1005" name="p_Val2_35_reg_3384">
<pin_list>
<pin id="3385" dir="0" index="0" bw="18" slack="1"/>
<pin id="3386" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35 "/>
</bind>
</comp>

<comp id="3390" class="1005" name="and_ln781_5_reg_3390">
<pin_list>
<pin id="3391" dir="0" index="0" bw="1" slack="1"/>
<pin id="3392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_5 "/>
</bind>
</comp>

<comp id="3395" class="1005" name="xor_ln785_12_reg_3395">
<pin_list>
<pin id="3396" dir="0" index="0" bw="1" slack="1"/>
<pin id="3397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_12 "/>
</bind>
</comp>

<comp id="3400" class="1005" name="and_ln786_14_reg_3400">
<pin_list>
<pin id="3401" dir="0" index="0" bw="1" slack="1"/>
<pin id="3402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_14 "/>
</bind>
</comp>

<comp id="3405" class="1005" name="underflow_8_reg_3405">
<pin_list>
<pin id="3406" dir="0" index="0" bw="1" slack="1"/>
<pin id="3407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_8 "/>
</bind>
</comp>

<comp id="3410" class="1005" name="or_ln340_20_reg_3410">
<pin_list>
<pin id="3411" dir="0" index="0" bw="1" slack="1"/>
<pin id="3412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_20 "/>
</bind>
</comp>

<comp id="3415" class="1005" name="p_Val2_38_reg_3415">
<pin_list>
<pin id="3416" dir="0" index="0" bw="18" slack="1"/>
<pin id="3417" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_38 "/>
</bind>
</comp>

<comp id="3421" class="1005" name="and_ln781_6_reg_3421">
<pin_list>
<pin id="3422" dir="0" index="0" bw="1" slack="1"/>
<pin id="3423" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_6 "/>
</bind>
</comp>

<comp id="3426" class="1005" name="xor_ln785_14_reg_3426">
<pin_list>
<pin id="3427" dir="0" index="0" bw="1" slack="1"/>
<pin id="3428" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_14 "/>
</bind>
</comp>

<comp id="3431" class="1005" name="and_ln786_16_reg_3431">
<pin_list>
<pin id="3432" dir="0" index="0" bw="1" slack="1"/>
<pin id="3433" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_16 "/>
</bind>
</comp>

<comp id="3436" class="1005" name="underflow_9_reg_3436">
<pin_list>
<pin id="3437" dir="0" index="0" bw="1" slack="1"/>
<pin id="3438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_9 "/>
</bind>
</comp>

<comp id="3441" class="1005" name="or_ln340_23_reg_3441">
<pin_list>
<pin id="3442" dir="0" index="0" bw="1" slack="1"/>
<pin id="3443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_23 "/>
</bind>
</comp>

<comp id="3446" class="1005" name="p_Val2_43_reg_3446">
<pin_list>
<pin id="3447" dir="0" index="0" bw="18" slack="1"/>
<pin id="3448" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_43 "/>
</bind>
</comp>

<comp id="3452" class="1005" name="and_ln781_7_reg_3452">
<pin_list>
<pin id="3453" dir="0" index="0" bw="1" slack="1"/>
<pin id="3454" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_7 "/>
</bind>
</comp>

<comp id="3457" class="1005" name="xor_ln785_16_reg_3457">
<pin_list>
<pin id="3458" dir="0" index="0" bw="1" slack="1"/>
<pin id="3459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_16 "/>
</bind>
</comp>

<comp id="3462" class="1005" name="and_ln786_18_reg_3462">
<pin_list>
<pin id="3463" dir="0" index="0" bw="1" slack="1"/>
<pin id="3464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_18 "/>
</bind>
</comp>

<comp id="3467" class="1005" name="underflow_10_reg_3467">
<pin_list>
<pin id="3468" dir="0" index="0" bw="1" slack="1"/>
<pin id="3469" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_10 "/>
</bind>
</comp>

<comp id="3472" class="1005" name="or_ln340_26_reg_3472">
<pin_list>
<pin id="3473" dir="0" index="0" bw="1" slack="1"/>
<pin id="3474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_26 "/>
</bind>
</comp>

<comp id="3477" class="1005" name="rsquare_V_reg_3477">
<pin_list>
<pin id="3478" dir="0" index="0" bw="18" slack="1"/>
<pin id="3479" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="rsquare_V "/>
</bind>
</comp>

<comp id="3482" class="1005" name="isquare_V_reg_3482">
<pin_list>
<pin id="3483" dir="0" index="0" bw="18" slack="1"/>
<pin id="3484" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="isquare_V "/>
</bind>
</comp>

<comp id="3487" class="1005" name="zsquare_V_reg_3487">
<pin_list>
<pin id="3488" dir="0" index="0" bw="18" slack="1"/>
<pin id="3489" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zsquare_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="226"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="202" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="202" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="2" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="202" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="116" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="178" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="178" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="178" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="116" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="106" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="94" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="114" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="222" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="222" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="341" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="30" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="32" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="80" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="228" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="82" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="228" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="18" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="401" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="88" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="437"><net_src comp="90" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="417" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="92" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="446"><net_src comp="86" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="417" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="417" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="96" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="98" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="423" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="98" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="234" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="100" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="228" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="104" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="493" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="505"><net_src comp="106" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="108" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="106" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="493" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="96" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="500" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="98" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="240" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="110" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="537"><net_src comp="532" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="542"><net_src comp="98" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="112" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="532" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="92" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="30" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="271" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="118" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="271" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="124" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="126" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="128" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="130" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="98" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="128" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="587" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="130" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="625"><net_src comp="132" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="108" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="627"><net_src comp="88" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="632"><net_src comp="619" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="134" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="136" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="96" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="88" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="647"><net_src comp="634" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="138" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="634" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="140" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="606" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="643" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="628" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="606" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="643" pin="2"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="606" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="643" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="655" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="611" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="611" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="668" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="676" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="98" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="694" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="736"><net_src comp="142" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="728" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="18" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="144" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="753" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="92" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="98" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="144" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="753" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="92" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="98" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="762" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="789" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="776" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="330" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="330" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="776" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="781" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="800" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="781" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="330" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="805" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="834" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="98" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="823" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="146" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="758" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="126" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="874" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="148" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="48" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="893"><net_src comp="94" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="899"><net_src comp="150" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="885" pin="4"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="880" pin="2"/><net_sink comp="894" pin=2"/></net>

<net id="907"><net_src comp="106" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="94" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="913"><net_src comp="902" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="98" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="106" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="108" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="933"><net_src comp="152" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="96" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="935"><net_src comp="108" pin="0"/><net_sink comp="927" pin=3"/></net>

<net id="940"><net_src comp="927" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="134" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="927" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="154" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="953"><net_src comp="915" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="936" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="942" pin="2"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="920" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="915" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="956" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="936" pin="2"/><net_sink comp="961" pin=2"/></net>

<net id="973"><net_src comp="915" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="936" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="948" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="98" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="323" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="975" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="981" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="323" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="961" pin="3"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="969" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="992" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="98" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="1010" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="987" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="992" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1030"><net_src comp="1021" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="969" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1037"><net_src comp="1015" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="146" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="894" pin="3"/><net_sink comp="1032" pin=2"/></net>

<net id="1045"><net_src comp="1010" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="156" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="894" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1053"><net_src comp="1026" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1032" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="1040" pin="3"/><net_sink comp="1048" pin=2"/></net>

<net id="1059"><net_src comp="267" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1065"><net_src comp="16" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="18" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1073"><net_src comp="158" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="267" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="22" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1081"><net_src comp="1068" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="24" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="1060" pin="3"/><net_sink comp="1076" pin=2"/></net>

<net id="1090"><net_src comp="160" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="1076" pin="3"/><net_sink comp="1084" pin=1"/></net>

<net id="1092"><net_src comp="162" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1093"><net_src comp="48" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1099"><net_src comp="142" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="98" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="1084" pin="4"/><net_sink comp="1094" pin=2"/></net>

<net id="1105"><net_src comp="1094" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="1076" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1115"><net_src comp="164" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="166" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1122"><net_src comp="1110" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="18" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1127"><net_src comp="1118" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1102" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1143"><net_src comp="144" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1128" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="92" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1150"><net_src comp="1138" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="98" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="144" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1128" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="92" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1164"><net_src comp="1152" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1146" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1171"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="1134" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="156" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1182"><net_src comp="1174" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1188"><net_src comp="146" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1194"><net_src comp="156" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1200"><net_src comp="1178" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="1183" pin="3"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="1189" pin="3"/><net_sink comp="1195" pin=2"/></net>

<net id="1211"><net_src comp="1203" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1217"><net_src comp="156" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="1207" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1212" pin="3"/><net_sink comp="1218" pin=2"/></net>

<net id="1231"><net_src comp="1218" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1237"><net_src comp="86" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="88" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1248"><net_src comp="132" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="108" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1250"><net_src comp="88" pin="0"/><net_sink comp="1242" pin=3"/></net>

<net id="1257"><net_src comp="136" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="96" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1259"><net_src comp="88" pin="0"/><net_sink comp="1251" pin=3"/></net>

<net id="1275"><net_src comp="90" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="92" pin="0"/><net_sink comp="1269" pin=2"/></net>

<net id="1277"><net_src comp="94" pin="0"/><net_sink comp="1269" pin=3"/></net>

<net id="1283"><net_src comp="86" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="94" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1289"><net_src comp="18" pin="0"/><net_sink comp="1285" pin=1"/></net>

<net id="1294"><net_src comp="1285" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="1290" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1303"><net_src comp="1269" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="1295" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1310"><net_src comp="128" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1311"><net_src comp="1299" pin="2"/><net_sink comp="1305" pin=1"/></net>

<net id="1312"><net_src comp="130" pin="0"/><net_sink comp="1305" pin=2"/></net>

<net id="1317"><net_src comp="1305" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="98" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="1278" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="1313" pin="2"/><net_sink comp="1319" pin=1"/></net>

<net id="1330"><net_src comp="128" pin="0"/><net_sink comp="1325" pin=0"/></net>

<net id="1331"><net_src comp="1299" pin="2"/><net_sink comp="1325" pin=1"/></net>

<net id="1332"><net_src comp="130" pin="0"/><net_sink comp="1325" pin=2"/></net>

<net id="1337"><net_src comp="134" pin="0"/><net_sink comp="1333" pin=1"/></net>

<net id="1342"><net_src comp="138" pin="0"/><net_sink comp="1338" pin=1"/></net>

<net id="1347"><net_src comp="140" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="1319" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1338" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="1343" pin="2"/><net_sink comp="1348" pin=2"/></net>

<net id="1361"><net_src comp="86" pin="0"/><net_sink comp="1356" pin=0"/></net>

<net id="1362"><net_src comp="96" pin="0"/><net_sink comp="1356" pin=2"/></net>

<net id="1367"><net_src comp="1356" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="98" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1373"><net_src comp="1333" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="1363" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1380"><net_src comp="1319" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="1338" pin="2"/><net_sink comp="1375" pin=2"/></net>

<net id="1387"><net_src comp="1319" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="1338" pin="2"/><net_sink comp="1383" pin=1"/></net>

<net id="1393"><net_src comp="1348" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="98" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="1325" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="1389" pin="2"/><net_sink comp="1395" pin=1"/></net>

<net id="1405"><net_src comp="98" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1410"><net_src comp="1395" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="1401" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1416"><net_src comp="1325" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="1375" pin="3"/><net_sink comp="1412" pin=1"/></net>

<net id="1422"><net_src comp="1383" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="1412" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="1418" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="98" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1434"><net_src comp="1424" pin="2"/><net_sink comp="1430" pin=1"/></net>

<net id="1439"><net_src comp="1430" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="1406" pin="2"/><net_sink comp="1435" pin=1"/></net>

<net id="1450"><net_src comp="86" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="1441" pin="2"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="88" pin="0"/><net_sink comp="1445" pin=2"/></net>

<net id="1459"><net_src comp="90" pin="0"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="1441" pin="2"/><net_sink comp="1453" pin=1"/></net>

<net id="1461"><net_src comp="92" pin="0"/><net_sink comp="1453" pin=2"/></net>

<net id="1462"><net_src comp="94" pin="0"/><net_sink comp="1453" pin=3"/></net>

<net id="1468"><net_src comp="86" pin="0"/><net_sink comp="1463" pin=0"/></net>

<net id="1469"><net_src comp="1441" pin="2"/><net_sink comp="1463" pin=1"/></net>

<net id="1470"><net_src comp="94" pin="0"/><net_sink comp="1463" pin=2"/></net>

<net id="1475"><net_src comp="18" pin="0"/><net_sink comp="1471" pin=1"/></net>

<net id="1480"><net_src comp="1445" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="1471" pin="2"/><net_sink comp="1476" pin=1"/></net>

<net id="1485"><net_src comp="1476" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1490"><net_src comp="1453" pin="4"/><net_sink comp="1486" pin=0"/></net>

<net id="1491"><net_src comp="1482" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1497"><net_src comp="128" pin="0"/><net_sink comp="1492" pin=0"/></net>

<net id="1498"><net_src comp="1486" pin="2"/><net_sink comp="1492" pin=1"/></net>

<net id="1499"><net_src comp="130" pin="0"/><net_sink comp="1492" pin=2"/></net>

<net id="1504"><net_src comp="1492" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="98" pin="0"/><net_sink comp="1500" pin=1"/></net>

<net id="1510"><net_src comp="1463" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="1500" pin="2"/><net_sink comp="1506" pin=1"/></net>

<net id="1517"><net_src comp="128" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1518"><net_src comp="1486" pin="2"/><net_sink comp="1512" pin=1"/></net>

<net id="1519"><net_src comp="130" pin="0"/><net_sink comp="1512" pin=2"/></net>

<net id="1526"><net_src comp="132" pin="0"/><net_sink comp="1520" pin=0"/></net>

<net id="1527"><net_src comp="1441" pin="2"/><net_sink comp="1520" pin=1"/></net>

<net id="1528"><net_src comp="108" pin="0"/><net_sink comp="1520" pin=2"/></net>

<net id="1529"><net_src comp="88" pin="0"/><net_sink comp="1520" pin=3"/></net>

<net id="1534"><net_src comp="1520" pin="4"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="134" pin="0"/><net_sink comp="1530" pin=1"/></net>

<net id="1542"><net_src comp="136" pin="0"/><net_sink comp="1536" pin=0"/></net>

<net id="1543"><net_src comp="1441" pin="2"/><net_sink comp="1536" pin=1"/></net>

<net id="1544"><net_src comp="96" pin="0"/><net_sink comp="1536" pin=2"/></net>

<net id="1545"><net_src comp="88" pin="0"/><net_sink comp="1536" pin=3"/></net>

<net id="1550"><net_src comp="1536" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1551"><net_src comp="138" pin="0"/><net_sink comp="1546" pin=1"/></net>

<net id="1556"><net_src comp="1536" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1557"><net_src comp="140" pin="0"/><net_sink comp="1552" pin=1"/></net>

<net id="1563"><net_src comp="86" pin="0"/><net_sink comp="1558" pin=0"/></net>

<net id="1564"><net_src comp="1441" pin="2"/><net_sink comp="1558" pin=1"/></net>

<net id="1565"><net_src comp="96" pin="0"/><net_sink comp="1558" pin=2"/></net>

<net id="1570"><net_src comp="1558" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="98" pin="0"/><net_sink comp="1566" pin=1"/></net>

<net id="1576"><net_src comp="1530" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1577"><net_src comp="1566" pin="2"/><net_sink comp="1572" pin=1"/></net>

<net id="1583"><net_src comp="1506" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1584"><net_src comp="1572" pin="2"/><net_sink comp="1578" pin=1"/></net>

<net id="1585"><net_src comp="1546" pin="2"/><net_sink comp="1578" pin=2"/></net>

<net id="1590"><net_src comp="1512" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1591"><net_src comp="1578" pin="3"/><net_sink comp="1586" pin=1"/></net>

<net id="1600"><net_src comp="1592" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1606"><net_src comp="146" pin="0"/><net_sink comp="1601" pin=1"/></net>

<net id="1612"><net_src comp="156" pin="0"/><net_sink comp="1607" pin=1"/></net>

<net id="1618"><net_src comp="1596" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1619"><net_src comp="1601" pin="3"/><net_sink comp="1613" pin=1"/></net>

<net id="1620"><net_src comp="1607" pin="3"/><net_sink comp="1613" pin=2"/></net>

<net id="1624"><net_src comp="1613" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1629"><net_src comp="1621" pin="1"/><net_sink comp="1625" pin=1"/></net>

<net id="1635"><net_src comp="168" pin="0"/><net_sink comp="1630" pin=0"/></net>

<net id="1636"><net_src comp="1625" pin="2"/><net_sink comp="1630" pin=1"/></net>

<net id="1637"><net_src comp="170" pin="0"/><net_sink comp="1630" pin=2"/></net>

<net id="1642"><net_src comp="1613" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1648"><net_src comp="128" pin="0"/><net_sink comp="1643" pin=0"/></net>

<net id="1649"><net_src comp="1638" pin="2"/><net_sink comp="1643" pin=1"/></net>

<net id="1650"><net_src comp="130" pin="0"/><net_sink comp="1643" pin=2"/></net>

<net id="1655"><net_src comp="1643" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="98" pin="0"/><net_sink comp="1651" pin=1"/></net>

<net id="1661"><net_src comp="1630" pin="3"/><net_sink comp="1657" pin=0"/></net>

<net id="1662"><net_src comp="1651" pin="2"/><net_sink comp="1657" pin=1"/></net>

<net id="1667"><net_src comp="1630" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1668"><net_src comp="1643" pin="3"/><net_sink comp="1663" pin=1"/></net>

<net id="1673"><net_src comp="1630" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1674"><net_src comp="98" pin="0"/><net_sink comp="1669" pin=1"/></net>

<net id="1679"><net_src comp="1643" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1680"><net_src comp="1669" pin="2"/><net_sink comp="1675" pin=1"/></net>

<net id="1686"><net_src comp="1663" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1687"><net_src comp="146" pin="0"/><net_sink comp="1681" pin=1"/></net>

<net id="1688"><net_src comp="1638" pin="2"/><net_sink comp="1681" pin=2"/></net>

<net id="1694"><net_src comp="1657" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1695"><net_src comp="156" pin="0"/><net_sink comp="1689" pin=1"/></net>

<net id="1696"><net_src comp="1638" pin="2"/><net_sink comp="1689" pin=2"/></net>

<net id="1702"><net_src comp="1675" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1703"><net_src comp="1681" pin="3"/><net_sink comp="1697" pin=1"/></net>

<net id="1704"><net_src comp="1689" pin="3"/><net_sink comp="1697" pin=2"/></net>

<net id="1718"><net_src comp="1705" pin="3"/><net_sink comp="1714" pin=0"/></net>

<net id="1719"><net_src comp="98" pin="0"/><net_sink comp="1714" pin=1"/></net>

<net id="1724"><net_src comp="1714" pin="2"/><net_sink comp="1720" pin=1"/></net>

<net id="1729"><net_src comp="98" pin="0"/><net_sink comp="1725" pin=1"/></net>

<net id="1734"><net_src comp="1720" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1735"><net_src comp="1725" pin="2"/><net_sink comp="1730" pin=1"/></net>

<net id="1740"><net_src comp="1710" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1745"><net_src comp="1736" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1746"><net_src comp="98" pin="0"/><net_sink comp="1741" pin=1"/></net>

<net id="1751"><net_src comp="1741" pin="2"/><net_sink comp="1747" pin=1"/></net>

<net id="1756"><net_src comp="1747" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1757"><net_src comp="1730" pin="2"/><net_sink comp="1752" pin=1"/></net>

<net id="1762"><net_src comp="1725" pin="2"/><net_sink comp="1758" pin=1"/></net>

<net id="1767"><net_src comp="1758" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1768"><net_src comp="1710" pin="2"/><net_sink comp="1763" pin=1"/></net>

<net id="1774"><net_src comp="1752" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1775"><net_src comp="146" pin="0"/><net_sink comp="1769" pin=1"/></net>

<net id="1781"><net_src comp="1747" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1782"><net_src comp="156" pin="0"/><net_sink comp="1776" pin=1"/></net>

<net id="1788"><net_src comp="1763" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1789"><net_src comp="1769" pin="3"/><net_sink comp="1783" pin=1"/></net>

<net id="1790"><net_src comp="1776" pin="3"/><net_sink comp="1783" pin=2"/></net>

<net id="1797"><net_src comp="1783" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1802"><net_src comp="316" pin="4"/><net_sink comp="1798" pin=0"/></net>

<net id="1803"><net_src comp="180" pin="0"/><net_sink comp="1798" pin=1"/></net>

<net id="1808"><net_src comp="316" pin="4"/><net_sink comp="1804" pin=0"/></net>

<net id="1809"><net_src comp="124" pin="0"/><net_sink comp="1804" pin=1"/></net>

<net id="1813"><net_src comp="283" pin="4"/><net_sink comp="1810" pin=0"/></net>

<net id="1817"><net_src comp="294" pin="4"/><net_sink comp="1814" pin=0"/></net>

<net id="1822"><net_src comp="1814" pin="1"/><net_sink comp="1818" pin=0"/></net>

<net id="1823"><net_src comp="1810" pin="1"/><net_sink comp="1818" pin=1"/></net>

<net id="1830"><net_src comp="186" pin="0"/><net_sink comp="1824" pin=0"/></net>

<net id="1831"><net_src comp="1818" pin="2"/><net_sink comp="1824" pin=1"/></net>

<net id="1832"><net_src comp="130" pin="0"/><net_sink comp="1824" pin=2"/></net>

<net id="1833"><net_src comp="170" pin="0"/><net_sink comp="1824" pin=3"/></net>

<net id="1838"><net_src comp="1824" pin="4"/><net_sink comp="1834" pin=0"/></net>

<net id="1839"><net_src comp="188" pin="0"/><net_sink comp="1834" pin=1"/></net>

<net id="1844"><net_src comp="1810" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1845"><net_src comp="1814" pin="1"/><net_sink comp="1840" pin=1"/></net>

<net id="1849"><net_src comp="1840" pin="2"/><net_sink comp="1846" pin=0"/></net>

<net id="1853"><net_src comp="1840" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1858"><net_src comp="1850" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="1864"><net_src comp="190" pin="0"/><net_sink comp="1859" pin=0"/></net>

<net id="1865"><net_src comp="1854" pin="2"/><net_sink comp="1859" pin=1"/></net>

<net id="1866"><net_src comp="192" pin="0"/><net_sink comp="1859" pin=2"/></net>

<net id="1871"><net_src comp="1846" pin="1"/><net_sink comp="1867" pin=1"/></net>

<net id="1877"><net_src comp="128" pin="0"/><net_sink comp="1872" pin=0"/></net>

<net id="1878"><net_src comp="1867" pin="2"/><net_sink comp="1872" pin=1"/></net>

<net id="1879"><net_src comp="130" pin="0"/><net_sink comp="1872" pin=2"/></net>

<net id="1886"><net_src comp="194" pin="0"/><net_sink comp="1880" pin=0"/></net>

<net id="1887"><net_src comp="1854" pin="2"/><net_sink comp="1880" pin=1"/></net>

<net id="1888"><net_src comp="170" pin="0"/><net_sink comp="1880" pin=2"/></net>

<net id="1889"><net_src comp="192" pin="0"/><net_sink comp="1880" pin=3"/></net>

<net id="1894"><net_src comp="1880" pin="4"/><net_sink comp="1890" pin=0"/></net>

<net id="1895"><net_src comp="154" pin="0"/><net_sink comp="1890" pin=1"/></net>

<net id="1900"><net_src comp="1872" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1901"><net_src comp="1890" pin="2"/><net_sink comp="1896" pin=1"/></net>

<net id="1906"><net_src comp="1859" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1907"><net_src comp="98" pin="0"/><net_sink comp="1902" pin=1"/></net>

<net id="1912"><net_src comp="1896" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1913"><net_src comp="1902" pin="2"/><net_sink comp="1908" pin=1"/></net>

<net id="1918"><net_src comp="1872" pin="3"/><net_sink comp="1914" pin=0"/></net>

<net id="1919"><net_src comp="98" pin="0"/><net_sink comp="1914" pin=1"/></net>

<net id="1924"><net_src comp="1880" pin="4"/><net_sink comp="1920" pin=0"/></net>

<net id="1925"><net_src comp="134" pin="0"/><net_sink comp="1920" pin=1"/></net>

<net id="1930"><net_src comp="1920" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1931"><net_src comp="1914" pin="2"/><net_sink comp="1926" pin=1"/></net>

<net id="1936"><net_src comp="1926" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1937"><net_src comp="1859" pin="3"/><net_sink comp="1932" pin=1"/></net>

<net id="1941"><net_src comp="305" pin="4"/><net_sink comp="1938" pin=0"/></net>

<net id="1946"><net_src comp="1938" pin="1"/><net_sink comp="1942" pin=0"/></net>

<net id="1947"><net_src comp="1810" pin="1"/><net_sink comp="1942" pin=1"/></net>

<net id="1951"><net_src comp="1942" pin="2"/><net_sink comp="1948" pin=0"/></net>

<net id="1955"><net_src comp="294" pin="4"/><net_sink comp="1952" pin=0"/></net>

<net id="1960"><net_src comp="1948" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1961"><net_src comp="1952" pin="1"/><net_sink comp="1956" pin=1"/></net>

<net id="1965"><net_src comp="1956" pin="2"/><net_sink comp="1962" pin=0"/></net>

<net id="1970"><net_src comp="1956" pin="2"/><net_sink comp="1966" pin=0"/></net>

<net id="1976"><net_src comp="190" pin="0"/><net_sink comp="1971" pin=0"/></net>

<net id="1977"><net_src comp="1966" pin="2"/><net_sink comp="1971" pin=1"/></net>

<net id="1978"><net_src comp="192" pin="0"/><net_sink comp="1971" pin=2"/></net>

<net id="1983"><net_src comp="1962" pin="1"/><net_sink comp="1979" pin=0"/></net>

<net id="1989"><net_src comp="128" pin="0"/><net_sink comp="1984" pin=0"/></net>

<net id="1990"><net_src comp="1979" pin="2"/><net_sink comp="1984" pin=1"/></net>

<net id="1991"><net_src comp="130" pin="0"/><net_sink comp="1984" pin=2"/></net>

<net id="1998"><net_src comp="194" pin="0"/><net_sink comp="1992" pin=0"/></net>

<net id="1999"><net_src comp="1966" pin="2"/><net_sink comp="1992" pin=1"/></net>

<net id="2000"><net_src comp="170" pin="0"/><net_sink comp="1992" pin=2"/></net>

<net id="2001"><net_src comp="192" pin="0"/><net_sink comp="1992" pin=3"/></net>

<net id="2006"><net_src comp="1992" pin="4"/><net_sink comp="2002" pin=0"/></net>

<net id="2007"><net_src comp="154" pin="0"/><net_sink comp="2002" pin=1"/></net>

<net id="2012"><net_src comp="1984" pin="3"/><net_sink comp="2008" pin=0"/></net>

<net id="2013"><net_src comp="2002" pin="2"/><net_sink comp="2008" pin=1"/></net>

<net id="2018"><net_src comp="1971" pin="3"/><net_sink comp="2014" pin=0"/></net>

<net id="2019"><net_src comp="98" pin="0"/><net_sink comp="2014" pin=1"/></net>

<net id="2024"><net_src comp="2008" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2025"><net_src comp="2014" pin="2"/><net_sink comp="2020" pin=1"/></net>

<net id="2030"><net_src comp="1984" pin="3"/><net_sink comp="2026" pin=0"/></net>

<net id="2031"><net_src comp="98" pin="0"/><net_sink comp="2026" pin=1"/></net>

<net id="2036"><net_src comp="1992" pin="4"/><net_sink comp="2032" pin=0"/></net>

<net id="2037"><net_src comp="134" pin="0"/><net_sink comp="2032" pin=1"/></net>

<net id="2042"><net_src comp="2032" pin="2"/><net_sink comp="2038" pin=0"/></net>

<net id="2043"><net_src comp="2026" pin="2"/><net_sink comp="2038" pin=1"/></net>

<net id="2048"><net_src comp="2038" pin="2"/><net_sink comp="2044" pin=0"/></net>

<net id="2049"><net_src comp="1971" pin="3"/><net_sink comp="2044" pin=1"/></net>

<net id="2053"><net_src comp="316" pin="4"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="2055"><net_src comp="2050" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="2059"><net_src comp="267" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="2060"><net_src comp="2056" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="2069"><net_src comp="98" pin="0"/><net_sink comp="2065" pin=1"/></net>

<net id="2074"><net_src comp="2065" pin="2"/><net_sink comp="2070" pin=1"/></net>

<net id="2080"><net_src comp="2061" pin="2"/><net_sink comp="2075" pin=0"/></net>

<net id="2081"><net_src comp="146" pin="0"/><net_sink comp="2075" pin=1"/></net>

<net id="2087"><net_src comp="156" pin="0"/><net_sink comp="2082" pin=1"/></net>

<net id="2093"><net_src comp="2070" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2094"><net_src comp="2075" pin="3"/><net_sink comp="2088" pin=1"/></net>

<net id="2095"><net_src comp="2082" pin="3"/><net_sink comp="2088" pin=2"/></net>

<net id="2104"><net_src comp="98" pin="0"/><net_sink comp="2100" pin=1"/></net>

<net id="2109"><net_src comp="2100" pin="2"/><net_sink comp="2105" pin=1"/></net>

<net id="2115"><net_src comp="2096" pin="2"/><net_sink comp="2110" pin=0"/></net>

<net id="2116"><net_src comp="146" pin="0"/><net_sink comp="2110" pin=1"/></net>

<net id="2122"><net_src comp="156" pin="0"/><net_sink comp="2117" pin=1"/></net>

<net id="2128"><net_src comp="2105" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2129"><net_src comp="2110" pin="3"/><net_sink comp="2123" pin=1"/></net>

<net id="2130"><net_src comp="2117" pin="3"/><net_sink comp="2123" pin=2"/></net>

<net id="2134"><net_src comp="2088" pin="3"/><net_sink comp="2131" pin=0"/></net>

<net id="2138"><net_src comp="2123" pin="3"/><net_sink comp="2135" pin=0"/></net>

<net id="2143"><net_src comp="2131" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2144"><net_src comp="2135" pin="1"/><net_sink comp="2139" pin=1"/></net>

<net id="2153"><net_src comp="86" pin="0"/><net_sink comp="2148" pin=0"/></net>

<net id="2154"><net_src comp="88" pin="0"/><net_sink comp="2148" pin=2"/></net>

<net id="2164"><net_src comp="132" pin="0"/><net_sink comp="2158" pin=0"/></net>

<net id="2165"><net_src comp="108" pin="0"/><net_sink comp="2158" pin=2"/></net>

<net id="2166"><net_src comp="88" pin="0"/><net_sink comp="2158" pin=3"/></net>

<net id="2173"><net_src comp="136" pin="0"/><net_sink comp="2167" pin=0"/></net>

<net id="2174"><net_src comp="96" pin="0"/><net_sink comp="2167" pin=2"/></net>

<net id="2175"><net_src comp="88" pin="0"/><net_sink comp="2167" pin=3"/></net>

<net id="2184"><net_src comp="86" pin="0"/><net_sink comp="2179" pin=0"/></net>

<net id="2185"><net_src comp="88" pin="0"/><net_sink comp="2179" pin=2"/></net>

<net id="2195"><net_src comp="132" pin="0"/><net_sink comp="2189" pin=0"/></net>

<net id="2196"><net_src comp="108" pin="0"/><net_sink comp="2189" pin=2"/></net>

<net id="2197"><net_src comp="88" pin="0"/><net_sink comp="2189" pin=3"/></net>

<net id="2204"><net_src comp="136" pin="0"/><net_sink comp="2198" pin=0"/></net>

<net id="2205"><net_src comp="96" pin="0"/><net_sink comp="2198" pin=2"/></net>

<net id="2206"><net_src comp="88" pin="0"/><net_sink comp="2198" pin=3"/></net>

<net id="2215"><net_src comp="206" pin="0"/><net_sink comp="2210" pin=0"/></net>

<net id="2216"><net_src comp="208" pin="0"/><net_sink comp="2210" pin=2"/></net>

<net id="2226"><net_src comp="210" pin="0"/><net_sink comp="2220" pin=0"/></net>

<net id="2227"><net_src comp="108" pin="0"/><net_sink comp="2220" pin=2"/></net>

<net id="2228"><net_src comp="208" pin="0"/><net_sink comp="2220" pin=3"/></net>

<net id="2235"><net_src comp="212" pin="0"/><net_sink comp="2229" pin=0"/></net>

<net id="2236"><net_src comp="96" pin="0"/><net_sink comp="2229" pin=2"/></net>

<net id="2237"><net_src comp="208" pin="0"/><net_sink comp="2229" pin=3"/></net>

<net id="2244"><net_src comp="90" pin="0"/><net_sink comp="2238" pin=0"/></net>

<net id="2245"><net_src comp="92" pin="0"/><net_sink comp="2238" pin=2"/></net>

<net id="2246"><net_src comp="94" pin="0"/><net_sink comp="2238" pin=3"/></net>

<net id="2252"><net_src comp="86" pin="0"/><net_sink comp="2247" pin=0"/></net>

<net id="2253"><net_src comp="94" pin="0"/><net_sink comp="2247" pin=2"/></net>

<net id="2258"><net_src comp="18" pin="0"/><net_sink comp="2254" pin=1"/></net>

<net id="2263"><net_src comp="2254" pin="2"/><net_sink comp="2259" pin=1"/></net>

<net id="2267"><net_src comp="2259" pin="2"/><net_sink comp="2264" pin=0"/></net>

<net id="2272"><net_src comp="2238" pin="4"/><net_sink comp="2268" pin=0"/></net>

<net id="2273"><net_src comp="2264" pin="1"/><net_sink comp="2268" pin=1"/></net>

<net id="2279"><net_src comp="128" pin="0"/><net_sink comp="2274" pin=0"/></net>

<net id="2280"><net_src comp="2268" pin="2"/><net_sink comp="2274" pin=1"/></net>

<net id="2281"><net_src comp="130" pin="0"/><net_sink comp="2274" pin=2"/></net>

<net id="2286"><net_src comp="2274" pin="3"/><net_sink comp="2282" pin=0"/></net>

<net id="2287"><net_src comp="98" pin="0"/><net_sink comp="2282" pin=1"/></net>

<net id="2292"><net_src comp="2247" pin="3"/><net_sink comp="2288" pin=0"/></net>

<net id="2293"><net_src comp="2282" pin="2"/><net_sink comp="2288" pin=1"/></net>

<net id="2299"><net_src comp="128" pin="0"/><net_sink comp="2294" pin=0"/></net>

<net id="2300"><net_src comp="2268" pin="2"/><net_sink comp="2294" pin=1"/></net>

<net id="2301"><net_src comp="130" pin="0"/><net_sink comp="2294" pin=2"/></net>

<net id="2306"><net_src comp="134" pin="0"/><net_sink comp="2302" pin=1"/></net>

<net id="2311"><net_src comp="138" pin="0"/><net_sink comp="2307" pin=1"/></net>

<net id="2316"><net_src comp="140" pin="0"/><net_sink comp="2312" pin=1"/></net>

<net id="2322"><net_src comp="2288" pin="2"/><net_sink comp="2317" pin=0"/></net>

<net id="2323"><net_src comp="2307" pin="2"/><net_sink comp="2317" pin=1"/></net>

<net id="2324"><net_src comp="2312" pin="2"/><net_sink comp="2317" pin=2"/></net>

<net id="2330"><net_src comp="86" pin="0"/><net_sink comp="2325" pin=0"/></net>

<net id="2331"><net_src comp="96" pin="0"/><net_sink comp="2325" pin=2"/></net>

<net id="2336"><net_src comp="2325" pin="3"/><net_sink comp="2332" pin=0"/></net>

<net id="2337"><net_src comp="98" pin="0"/><net_sink comp="2332" pin=1"/></net>

<net id="2342"><net_src comp="2302" pin="2"/><net_sink comp="2338" pin=0"/></net>

<net id="2343"><net_src comp="2332" pin="2"/><net_sink comp="2338" pin=1"/></net>

<net id="2349"><net_src comp="2288" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2350"><net_src comp="2338" pin="2"/><net_sink comp="2344" pin=1"/></net>

<net id="2351"><net_src comp="2307" pin="2"/><net_sink comp="2344" pin=2"/></net>

<net id="2356"><net_src comp="2288" pin="2"/><net_sink comp="2352" pin=0"/></net>

<net id="2357"><net_src comp="2307" pin="2"/><net_sink comp="2352" pin=1"/></net>

<net id="2362"><net_src comp="2317" pin="3"/><net_sink comp="2358" pin=0"/></net>

<net id="2363"><net_src comp="98" pin="0"/><net_sink comp="2358" pin=1"/></net>

<net id="2368"><net_src comp="2294" pin="3"/><net_sink comp="2364" pin=0"/></net>

<net id="2369"><net_src comp="2358" pin="2"/><net_sink comp="2364" pin=1"/></net>

<net id="2374"><net_src comp="98" pin="0"/><net_sink comp="2370" pin=1"/></net>

<net id="2379"><net_src comp="2364" pin="2"/><net_sink comp="2375" pin=0"/></net>

<net id="2380"><net_src comp="2370" pin="2"/><net_sink comp="2375" pin=1"/></net>

<net id="2385"><net_src comp="2294" pin="3"/><net_sink comp="2381" pin=0"/></net>

<net id="2386"><net_src comp="2344" pin="3"/><net_sink comp="2381" pin=1"/></net>

<net id="2391"><net_src comp="2352" pin="2"/><net_sink comp="2387" pin=0"/></net>

<net id="2392"><net_src comp="2381" pin="2"/><net_sink comp="2387" pin=1"/></net>

<net id="2397"><net_src comp="2387" pin="2"/><net_sink comp="2393" pin=0"/></net>

<net id="2398"><net_src comp="98" pin="0"/><net_sink comp="2393" pin=1"/></net>

<net id="2403"><net_src comp="2393" pin="2"/><net_sink comp="2399" pin=1"/></net>

<net id="2408"><net_src comp="2399" pin="2"/><net_sink comp="2404" pin=0"/></net>

<net id="2409"><net_src comp="2375" pin="2"/><net_sink comp="2404" pin=1"/></net>

<net id="2416"><net_src comp="90" pin="0"/><net_sink comp="2410" pin=0"/></net>

<net id="2417"><net_src comp="92" pin="0"/><net_sink comp="2410" pin=2"/></net>

<net id="2418"><net_src comp="94" pin="0"/><net_sink comp="2410" pin=3"/></net>

<net id="2424"><net_src comp="86" pin="0"/><net_sink comp="2419" pin=0"/></net>

<net id="2425"><net_src comp="94" pin="0"/><net_sink comp="2419" pin=2"/></net>

<net id="2430"><net_src comp="18" pin="0"/><net_sink comp="2426" pin=1"/></net>

<net id="2435"><net_src comp="2426" pin="2"/><net_sink comp="2431" pin=1"/></net>

<net id="2439"><net_src comp="2431" pin="2"/><net_sink comp="2436" pin=0"/></net>

<net id="2444"><net_src comp="2410" pin="4"/><net_sink comp="2440" pin=0"/></net>

<net id="2445"><net_src comp="2436" pin="1"/><net_sink comp="2440" pin=1"/></net>

<net id="2451"><net_src comp="128" pin="0"/><net_sink comp="2446" pin=0"/></net>

<net id="2452"><net_src comp="2440" pin="2"/><net_sink comp="2446" pin=1"/></net>

<net id="2453"><net_src comp="130" pin="0"/><net_sink comp="2446" pin=2"/></net>

<net id="2458"><net_src comp="2446" pin="3"/><net_sink comp="2454" pin=0"/></net>

<net id="2459"><net_src comp="98" pin="0"/><net_sink comp="2454" pin=1"/></net>

<net id="2464"><net_src comp="2419" pin="3"/><net_sink comp="2460" pin=0"/></net>

<net id="2465"><net_src comp="2454" pin="2"/><net_sink comp="2460" pin=1"/></net>

<net id="2471"><net_src comp="128" pin="0"/><net_sink comp="2466" pin=0"/></net>

<net id="2472"><net_src comp="2440" pin="2"/><net_sink comp="2466" pin=1"/></net>

<net id="2473"><net_src comp="130" pin="0"/><net_sink comp="2466" pin=2"/></net>

<net id="2478"><net_src comp="134" pin="0"/><net_sink comp="2474" pin=1"/></net>

<net id="2483"><net_src comp="138" pin="0"/><net_sink comp="2479" pin=1"/></net>

<net id="2488"><net_src comp="140" pin="0"/><net_sink comp="2484" pin=1"/></net>

<net id="2494"><net_src comp="2460" pin="2"/><net_sink comp="2489" pin=0"/></net>

<net id="2495"><net_src comp="2479" pin="2"/><net_sink comp="2489" pin=1"/></net>

<net id="2496"><net_src comp="2484" pin="2"/><net_sink comp="2489" pin=2"/></net>

<net id="2502"><net_src comp="86" pin="0"/><net_sink comp="2497" pin=0"/></net>

<net id="2503"><net_src comp="96" pin="0"/><net_sink comp="2497" pin=2"/></net>

<net id="2508"><net_src comp="2497" pin="3"/><net_sink comp="2504" pin=0"/></net>

<net id="2509"><net_src comp="98" pin="0"/><net_sink comp="2504" pin=1"/></net>

<net id="2514"><net_src comp="2474" pin="2"/><net_sink comp="2510" pin=0"/></net>

<net id="2515"><net_src comp="2504" pin="2"/><net_sink comp="2510" pin=1"/></net>

<net id="2521"><net_src comp="2460" pin="2"/><net_sink comp="2516" pin=0"/></net>

<net id="2522"><net_src comp="2510" pin="2"/><net_sink comp="2516" pin=1"/></net>

<net id="2523"><net_src comp="2479" pin="2"/><net_sink comp="2516" pin=2"/></net>

<net id="2528"><net_src comp="2460" pin="2"/><net_sink comp="2524" pin=0"/></net>

<net id="2529"><net_src comp="2479" pin="2"/><net_sink comp="2524" pin=1"/></net>

<net id="2534"><net_src comp="2489" pin="3"/><net_sink comp="2530" pin=0"/></net>

<net id="2535"><net_src comp="98" pin="0"/><net_sink comp="2530" pin=1"/></net>

<net id="2540"><net_src comp="2466" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2541"><net_src comp="2530" pin="2"/><net_sink comp="2536" pin=1"/></net>

<net id="2546"><net_src comp="98" pin="0"/><net_sink comp="2542" pin=1"/></net>

<net id="2551"><net_src comp="2536" pin="2"/><net_sink comp="2547" pin=0"/></net>

<net id="2552"><net_src comp="2542" pin="2"/><net_sink comp="2547" pin=1"/></net>

<net id="2557"><net_src comp="2466" pin="3"/><net_sink comp="2553" pin=0"/></net>

<net id="2558"><net_src comp="2516" pin="3"/><net_sink comp="2553" pin=1"/></net>

<net id="2563"><net_src comp="2524" pin="2"/><net_sink comp="2559" pin=0"/></net>

<net id="2564"><net_src comp="2553" pin="2"/><net_sink comp="2559" pin=1"/></net>

<net id="2569"><net_src comp="2559" pin="2"/><net_sink comp="2565" pin=0"/></net>

<net id="2570"><net_src comp="98" pin="0"/><net_sink comp="2565" pin=1"/></net>

<net id="2575"><net_src comp="2565" pin="2"/><net_sink comp="2571" pin=1"/></net>

<net id="2580"><net_src comp="2571" pin="2"/><net_sink comp="2576" pin=0"/></net>

<net id="2581"><net_src comp="2547" pin="2"/><net_sink comp="2576" pin=1"/></net>

<net id="2588"><net_src comp="214" pin="0"/><net_sink comp="2582" pin=0"/></net>

<net id="2589"><net_src comp="92" pin="0"/><net_sink comp="2582" pin=2"/></net>

<net id="2590"><net_src comp="94" pin="0"/><net_sink comp="2582" pin=3"/></net>

<net id="2596"><net_src comp="206" pin="0"/><net_sink comp="2591" pin=0"/></net>

<net id="2597"><net_src comp="94" pin="0"/><net_sink comp="2591" pin=2"/></net>

<net id="2602"><net_src comp="18" pin="0"/><net_sink comp="2598" pin=1"/></net>

<net id="2607"><net_src comp="2598" pin="2"/><net_sink comp="2603" pin=1"/></net>

<net id="2611"><net_src comp="2603" pin="2"/><net_sink comp="2608" pin=0"/></net>

<net id="2616"><net_src comp="2582" pin="4"/><net_sink comp="2612" pin=0"/></net>

<net id="2617"><net_src comp="2608" pin="1"/><net_sink comp="2612" pin=1"/></net>

<net id="2623"><net_src comp="128" pin="0"/><net_sink comp="2618" pin=0"/></net>

<net id="2624"><net_src comp="2612" pin="2"/><net_sink comp="2618" pin=1"/></net>

<net id="2625"><net_src comp="130" pin="0"/><net_sink comp="2618" pin=2"/></net>

<net id="2630"><net_src comp="2618" pin="3"/><net_sink comp="2626" pin=0"/></net>

<net id="2631"><net_src comp="98" pin="0"/><net_sink comp="2626" pin=1"/></net>

<net id="2636"><net_src comp="2591" pin="3"/><net_sink comp="2632" pin=0"/></net>

<net id="2637"><net_src comp="2626" pin="2"/><net_sink comp="2632" pin=1"/></net>

<net id="2643"><net_src comp="128" pin="0"/><net_sink comp="2638" pin=0"/></net>

<net id="2644"><net_src comp="2612" pin="2"/><net_sink comp="2638" pin=1"/></net>

<net id="2645"><net_src comp="130" pin="0"/><net_sink comp="2638" pin=2"/></net>

<net id="2650"><net_src comp="180" pin="0"/><net_sink comp="2646" pin=1"/></net>

<net id="2655"><net_src comp="216" pin="0"/><net_sink comp="2651" pin=1"/></net>

<net id="2660"><net_src comp="218" pin="0"/><net_sink comp="2656" pin=1"/></net>

<net id="2666"><net_src comp="2632" pin="2"/><net_sink comp="2661" pin=0"/></net>

<net id="2667"><net_src comp="2651" pin="2"/><net_sink comp="2661" pin=1"/></net>

<net id="2668"><net_src comp="2656" pin="2"/><net_sink comp="2661" pin=2"/></net>

<net id="2674"><net_src comp="206" pin="0"/><net_sink comp="2669" pin=0"/></net>

<net id="2675"><net_src comp="96" pin="0"/><net_sink comp="2669" pin=2"/></net>

<net id="2680"><net_src comp="2669" pin="3"/><net_sink comp="2676" pin=0"/></net>

<net id="2681"><net_src comp="98" pin="0"/><net_sink comp="2676" pin=1"/></net>

<net id="2686"><net_src comp="2646" pin="2"/><net_sink comp="2682" pin=0"/></net>

<net id="2687"><net_src comp="2676" pin="2"/><net_sink comp="2682" pin=1"/></net>

<net id="2693"><net_src comp="2632" pin="2"/><net_sink comp="2688" pin=0"/></net>

<net id="2694"><net_src comp="2682" pin="2"/><net_sink comp="2688" pin=1"/></net>

<net id="2695"><net_src comp="2651" pin="2"/><net_sink comp="2688" pin=2"/></net>

<net id="2700"><net_src comp="2632" pin="2"/><net_sink comp="2696" pin=0"/></net>

<net id="2701"><net_src comp="2651" pin="2"/><net_sink comp="2696" pin=1"/></net>

<net id="2706"><net_src comp="2661" pin="3"/><net_sink comp="2702" pin=0"/></net>

<net id="2707"><net_src comp="98" pin="0"/><net_sink comp="2702" pin=1"/></net>

<net id="2712"><net_src comp="2638" pin="3"/><net_sink comp="2708" pin=0"/></net>

<net id="2713"><net_src comp="2702" pin="2"/><net_sink comp="2708" pin=1"/></net>

<net id="2718"><net_src comp="98" pin="0"/><net_sink comp="2714" pin=1"/></net>

<net id="2723"><net_src comp="2708" pin="2"/><net_sink comp="2719" pin=0"/></net>

<net id="2724"><net_src comp="2714" pin="2"/><net_sink comp="2719" pin=1"/></net>

<net id="2729"><net_src comp="2638" pin="3"/><net_sink comp="2725" pin=0"/></net>

<net id="2730"><net_src comp="2688" pin="3"/><net_sink comp="2725" pin=1"/></net>

<net id="2735"><net_src comp="2696" pin="2"/><net_sink comp="2731" pin=0"/></net>

<net id="2736"><net_src comp="2725" pin="2"/><net_sink comp="2731" pin=1"/></net>

<net id="2741"><net_src comp="2731" pin="2"/><net_sink comp="2737" pin=0"/></net>

<net id="2742"><net_src comp="98" pin="0"/><net_sink comp="2737" pin=1"/></net>

<net id="2747"><net_src comp="2737" pin="2"/><net_sink comp="2743" pin=1"/></net>

<net id="2752"><net_src comp="2743" pin="2"/><net_sink comp="2748" pin=0"/></net>

<net id="2753"><net_src comp="2719" pin="2"/><net_sink comp="2748" pin=1"/></net>

<net id="2762"><net_src comp="2754" pin="2"/><net_sink comp="2758" pin=0"/></net>

<net id="2768"><net_src comp="146" pin="0"/><net_sink comp="2763" pin=1"/></net>

<net id="2774"><net_src comp="156" pin="0"/><net_sink comp="2769" pin=1"/></net>

<net id="2780"><net_src comp="2758" pin="2"/><net_sink comp="2775" pin=0"/></net>

<net id="2781"><net_src comp="2763" pin="3"/><net_sink comp="2775" pin=1"/></net>

<net id="2782"><net_src comp="2769" pin="3"/><net_sink comp="2775" pin=2"/></net>

<net id="2791"><net_src comp="2783" pin="2"/><net_sink comp="2787" pin=0"/></net>

<net id="2797"><net_src comp="146" pin="0"/><net_sink comp="2792" pin=1"/></net>

<net id="2803"><net_src comp="156" pin="0"/><net_sink comp="2798" pin=1"/></net>

<net id="2809"><net_src comp="2787" pin="2"/><net_sink comp="2804" pin=0"/></net>

<net id="2810"><net_src comp="2792" pin="3"/><net_sink comp="2804" pin=1"/></net>

<net id="2811"><net_src comp="2798" pin="3"/><net_sink comp="2804" pin=2"/></net>

<net id="2820"><net_src comp="2812" pin="2"/><net_sink comp="2816" pin=0"/></net>

<net id="2826"><net_src comp="146" pin="0"/><net_sink comp="2821" pin=1"/></net>

<net id="2832"><net_src comp="156" pin="0"/><net_sink comp="2827" pin=1"/></net>

<net id="2838"><net_src comp="2816" pin="2"/><net_sink comp="2833" pin=0"/></net>

<net id="2839"><net_src comp="2821" pin="3"/><net_sink comp="2833" pin=1"/></net>

<net id="2840"><net_src comp="2827" pin="3"/><net_sink comp="2833" pin=2"/></net>

<net id="2845"><net_src comp="26" pin="0"/><net_sink comp="2841" pin=0"/></net>

<net id="2846"><net_src comp="365" pin="1"/><net_sink comp="2841" pin=1"/></net>

<net id="2847"><net_src comp="2841" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="2848"><net_src comp="2841" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="2849"><net_src comp="2841" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="2850"><net_src comp="2841" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="2855"><net_src comp="1228" pin="1"/><net_sink comp="2851" pin=0"/></net>

<net id="2856"><net_src comp="1225" pin="1"/><net_sink comp="2851" pin=1"/></net>

<net id="2857"><net_src comp="2851" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="2858"><net_src comp="2851" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="2859"><net_src comp="2851" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="2860"><net_src comp="2851" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="2865"><net_src comp="1260" pin="1"/><net_sink comp="2861" pin=0"/></net>

<net id="2866"><net_src comp="1263" pin="1"/><net_sink comp="2861" pin=1"/></net>

<net id="2867"><net_src comp="2861" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="2872"><net_src comp="2145" pin="1"/><net_sink comp="2868" pin=0"/></net>

<net id="2873"><net_src comp="2145" pin="1"/><net_sink comp="2868" pin=1"/></net>

<net id="2874"><net_src comp="2868" pin="2"/><net_sink comp="2148" pin=1"/></net>

<net id="2875"><net_src comp="2868" pin="2"/><net_sink comp="2155" pin=0"/></net>

<net id="2876"><net_src comp="2868" pin="2"/><net_sink comp="2158" pin=1"/></net>

<net id="2877"><net_src comp="2868" pin="2"/><net_sink comp="2167" pin=1"/></net>

<net id="2882"><net_src comp="2176" pin="1"/><net_sink comp="2878" pin=0"/></net>

<net id="2883"><net_src comp="2176" pin="1"/><net_sink comp="2878" pin=1"/></net>

<net id="2884"><net_src comp="2878" pin="2"/><net_sink comp="2179" pin=1"/></net>

<net id="2885"><net_src comp="2878" pin="2"/><net_sink comp="2186" pin=0"/></net>

<net id="2886"><net_src comp="2878" pin="2"/><net_sink comp="2189" pin=1"/></net>

<net id="2887"><net_src comp="2878" pin="2"/><net_sink comp="2198" pin=1"/></net>

<net id="2892"><net_src comp="2207" pin="1"/><net_sink comp="2888" pin=0"/></net>

<net id="2893"><net_src comp="2207" pin="1"/><net_sink comp="2888" pin=1"/></net>

<net id="2894"><net_src comp="2888" pin="2"/><net_sink comp="2210" pin=1"/></net>

<net id="2895"><net_src comp="2888" pin="2"/><net_sink comp="2217" pin=0"/></net>

<net id="2896"><net_src comp="2888" pin="2"/><net_sink comp="2220" pin=1"/></net>

<net id="2897"><net_src comp="2888" pin="2"/><net_sink comp="2229" pin=1"/></net>

<net id="2901"><net_src comp="369" pin="1"/><net_sink comp="2898" pin=0"/></net>

<net id="2902"><net_src comp="2898" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="2906"><net_src comp="372" pin="3"/><net_sink comp="2903" pin=0"/></net>

<net id="2907"><net_src comp="2903" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="2908"><net_src comp="2903" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="2909"><net_src comp="2903" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="2913"><net_src comp="379" pin="3"/><net_sink comp="2910" pin=0"/></net>

<net id="2914"><net_src comp="2910" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="2918"><net_src comp="386" pin="3"/><net_sink comp="2915" pin=0"/></net>

<net id="2919"><net_src comp="2915" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="2923"><net_src comp="240" pin="2"/><net_sink comp="2920" pin=0"/></net>

<net id="2924"><net_src comp="2920" pin="1"/><net_sink comp="1638" pin=1"/></net>

<net id="2928"><net_src comp="417" pin="2"/><net_sink comp="2925" pin=0"/></net>

<net id="2929"><net_src comp="2925" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="2930"><net_src comp="2925" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="2931"><net_src comp="2925" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="2935"><net_src comp="423" pin="3"/><net_sink comp="2932" pin=0"/></net>

<net id="2936"><net_src comp="2932" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="2937"><net_src comp="2932" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="2941"><net_src comp="431" pin="4"/><net_sink comp="2938" pin=0"/></net>

<net id="2942"><net_src comp="2938" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="2946"><net_src comp="441" pin="3"/><net_sink comp="2943" pin=0"/></net>

<net id="2947"><net_src comp="2943" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="2951"><net_src comp="457" pin="2"/><net_sink comp="2948" pin=0"/></net>

<net id="2952"><net_src comp="2948" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="2956"><net_src comp="463" pin="2"/><net_sink comp="2953" pin=0"/></net>

<net id="2957"><net_src comp="2953" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="2958"><net_src comp="2953" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="2962"><net_src comp="477" pin="1"/><net_sink comp="2959" pin=0"/></net>

<net id="2963"><net_src comp="2959" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="2967"><net_src comp="493" pin="2"/><net_sink comp="2964" pin=0"/></net>

<net id="2968"><net_src comp="2964" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="2969"><net_src comp="2964" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="2970"><net_src comp="2964" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="2971"><net_src comp="2964" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="2972"><net_src comp="2964" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="2973"><net_src comp="2964" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="2977"><net_src comp="500" pin="3"/><net_sink comp="2974" pin=0"/></net>

<net id="2978"><net_src comp="2974" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="2979"><net_src comp="2974" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="2983"><net_src comp="323" pin="3"/><net_sink comp="2980" pin=0"/></net>

<net id="2984"><net_src comp="2980" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="2988"><net_src comp="516" pin="2"/><net_sink comp="2985" pin=0"/></net>

<net id="2989"><net_src comp="2985" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="2993"><net_src comp="522" pin="2"/><net_sink comp="2990" pin=0"/></net>

<net id="2994"><net_src comp="2990" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="2995"><net_src comp="2990" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="2999"><net_src comp="528" pin="1"/><net_sink comp="2996" pin=0"/></net>

<net id="3000"><net_src comp="2996" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="3004"><net_src comp="532" pin="2"/><net_sink comp="3001" pin=0"/></net>

<net id="3005"><net_src comp="3001" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="3006"><net_src comp="3001" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="3010"><net_src comp="538" pin="2"/><net_sink comp="3007" pin=0"/></net>

<net id="3011"><net_src comp="3007" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="3012"><net_src comp="3007" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="3016"><net_src comp="553" pin="1"/><net_sink comp="3013" pin=0"/></net>

<net id="3017"><net_src comp="3013" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="3021"><net_src comp="330" pin="3"/><net_sink comp="3018" pin=0"/></net>

<net id="3022"><net_src comp="3018" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="3023"><net_src comp="3018" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="3030"><net_src comp="563" pin="2"/><net_sink comp="3027" pin=0"/></net>

<net id="3031"><net_src comp="3027" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="3035"><net_src comp="587" pin="2"/><net_sink comp="3032" pin=0"/></net>

<net id="3036"><net_src comp="3032" pin="1"/><net_sink comp="1183" pin=2"/></net>

<net id="3037"><net_src comp="3032" pin="1"/><net_sink comp="1189" pin=2"/></net>

<net id="3041"><net_src comp="676" pin="2"/><net_sink comp="3038" pin=0"/></net>

<net id="3042"><net_src comp="3038" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="3046"><net_src comp="699" pin="2"/><net_sink comp="3043" pin=0"/></net>

<net id="3047"><net_src comp="3043" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="3051"><net_src comp="717" pin="2"/><net_sink comp="3048" pin=0"/></net>

<net id="3052"><net_src comp="3048" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="3056"><net_src comp="722" pin="2"/><net_sink comp="3053" pin=0"/></net>

<net id="3057"><net_src comp="3053" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="3061"><net_src comp="758" pin="1"/><net_sink comp="3058" pin=0"/></net>

<net id="3062"><net_src comp="3058" pin="1"/><net_sink comp="1212" pin=2"/></net>

<net id="3066"><net_src comp="805" pin="2"/><net_sink comp="3063" pin=0"/></net>

<net id="3067"><net_src comp="3063" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="3071"><net_src comp="834" pin="2"/><net_sink comp="3068" pin=0"/></net>

<net id="3072"><net_src comp="3068" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="3076"><net_src comp="852" pin="2"/><net_sink comp="3073" pin=0"/></net>

<net id="3077"><net_src comp="3073" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="3081"><net_src comp="863" pin="3"/><net_sink comp="3078" pin=0"/></net>

<net id="3082"><net_src comp="3078" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="3086"><net_src comp="1048" pin="3"/><net_sink comp="3083" pin=0"/></net>

<net id="3087"><net_src comp="3083" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="3091"><net_src comp="1166" pin="3"/><net_sink comp="3088" pin=0"/></net>

<net id="3092"><net_src comp="3088" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="3096"><net_src comp="1195" pin="3"/><net_sink comp="3093" pin=0"/></net>

<net id="3097"><net_src comp="3093" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="3101"><net_src comp="2851" pin="2"/><net_sink comp="3098" pin=0"/></net>

<net id="3102"><net_src comp="3098" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="3103"><net_src comp="3098" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="3104"><net_src comp="3098" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="3108"><net_src comp="1232" pin="3"/><net_sink comp="3105" pin=0"/></net>

<net id="3109"><net_src comp="3105" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="3110"><net_src comp="3105" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="3111"><net_src comp="3105" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="3115"><net_src comp="1239" pin="1"/><net_sink comp="3112" pin=0"/></net>

<net id="3116"><net_src comp="3112" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="3120"><net_src comp="1242" pin="4"/><net_sink comp="3117" pin=0"/></net>

<net id="3121"><net_src comp="3117" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="3125"><net_src comp="1251" pin="4"/><net_sink comp="3122" pin=0"/></net>

<net id="3126"><net_src comp="3122" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="3127"><net_src comp="3122" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="3131"><net_src comp="2861" pin="2"/><net_sink comp="3128" pin=0"/></net>

<net id="3132"><net_src comp="3128" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="3136"><net_src comp="1266" pin="1"/><net_sink comp="3133" pin=0"/></net>

<net id="3137"><net_src comp="3133" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="3141"><net_src comp="1299" pin="2"/><net_sink comp="3138" pin=0"/></net>

<net id="3142"><net_src comp="3138" pin="1"/><net_sink comp="1601" pin=2"/></net>

<net id="3143"><net_src comp="3138" pin="1"/><net_sink comp="1607" pin=2"/></net>

<net id="3147"><net_src comp="1383" pin="2"/><net_sink comp="3144" pin=0"/></net>

<net id="3148"><net_src comp="3144" pin="1"/><net_sink comp="1596" pin=1"/></net>

<net id="3152"><net_src comp="1401" pin="2"/><net_sink comp="3149" pin=0"/></net>

<net id="3153"><net_src comp="3149" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="3157"><net_src comp="1412" pin="2"/><net_sink comp="3154" pin=0"/></net>

<net id="3158"><net_src comp="3154" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="3162"><net_src comp="1430" pin="2"/><net_sink comp="3159" pin=0"/></net>

<net id="3163"><net_src comp="3159" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="3167"><net_src comp="1435" pin="2"/><net_sink comp="3164" pin=0"/></net>

<net id="3168"><net_src comp="3164" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="3172"><net_src comp="1445" pin="3"/><net_sink comp="3169" pin=0"/></net>

<net id="3173"><net_src comp="3169" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="3174"><net_src comp="3169" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="3178"><net_src comp="1486" pin="2"/><net_sink comp="3175" pin=0"/></net>

<net id="3179"><net_src comp="3175" pin="1"/><net_sink comp="1769" pin=2"/></net>

<net id="3180"><net_src comp="3175" pin="1"/><net_sink comp="1776" pin=2"/></net>

<net id="3184"><net_src comp="1506" pin="2"/><net_sink comp="3181" pin=0"/></net>

<net id="3185"><net_src comp="3181" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="3186"><net_src comp="3181" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="3190"><net_src comp="1512" pin="3"/><net_sink comp="3187" pin=0"/></net>

<net id="3191"><net_src comp="3187" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="3195"><net_src comp="1546" pin="2"/><net_sink comp="3192" pin=0"/></net>

<net id="3196"><net_src comp="3192" pin="1"/><net_sink comp="1705" pin=1"/></net>

<net id="3197"><net_src comp="3192" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="3201"><net_src comp="1552" pin="2"/><net_sink comp="3198" pin=0"/></net>

<net id="3202"><net_src comp="3198" pin="1"/><net_sink comp="1705" pin=2"/></net>

<net id="3206"><net_src comp="1586" pin="2"/><net_sink comp="3203" pin=0"/></net>

<net id="3207"><net_src comp="3203" pin="1"/><net_sink comp="1736" pin=1"/></net>

<net id="3208"><net_src comp="3203" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="3212"><net_src comp="1697" pin="3"/><net_sink comp="3209" pin=0"/></net>

<net id="3213"><net_src comp="3209" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="3214"><net_src comp="3209" pin="1"/><net_sink comp="1979" pin=1"/></net>

<net id="3218"><net_src comp="1783" pin="3"/><net_sink comp="3215" pin=0"/></net>

<net id="3219"><net_src comp="3215" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="3223"><net_src comp="1791" pin="1"/><net_sink comp="3220" pin=0"/></net>

<net id="3224"><net_src comp="3220" pin="1"/><net_sink comp="1966" pin=1"/></net>

<net id="3228"><net_src comp="1794" pin="1"/><net_sink comp="3225" pin=0"/></net>

<net id="3229"><net_src comp="3225" pin="1"/><net_sink comp="1854" pin=1"/></net>

<net id="3236"><net_src comp="1804" pin="2"/><net_sink comp="3233" pin=0"/></net>

<net id="3237"><net_src comp="3233" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="3244"><net_src comp="1867" pin="2"/><net_sink comp="3241" pin=0"/></net>

<net id="3245"><net_src comp="3241" pin="1"/><net_sink comp="2075" pin=2"/></net>

<net id="3246"><net_src comp="3241" pin="1"/><net_sink comp="2082" pin=2"/></net>

<net id="3250"><net_src comp="1908" pin="2"/><net_sink comp="3247" pin=0"/></net>

<net id="3251"><net_src comp="3247" pin="1"/><net_sink comp="2061" pin=1"/></net>

<net id="3252"><net_src comp="3247" pin="1"/><net_sink comp="2070" pin=0"/></net>

<net id="3256"><net_src comp="1932" pin="2"/><net_sink comp="3253" pin=0"/></net>

<net id="3257"><net_src comp="3253" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="3258"><net_src comp="3253" pin="1"/><net_sink comp="2065" pin=0"/></net>

<net id="3259"><net_src comp="3253" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="3263"><net_src comp="1979" pin="2"/><net_sink comp="3260" pin=0"/></net>

<net id="3264"><net_src comp="3260" pin="1"/><net_sink comp="2110" pin=2"/></net>

<net id="3265"><net_src comp="3260" pin="1"/><net_sink comp="2117" pin=2"/></net>

<net id="3269"><net_src comp="2020" pin="2"/><net_sink comp="3266" pin=0"/></net>

<net id="3270"><net_src comp="3266" pin="1"/><net_sink comp="2096" pin=1"/></net>

<net id="3271"><net_src comp="3266" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="3275"><net_src comp="2044" pin="2"/><net_sink comp="3272" pin=0"/></net>

<net id="3276"><net_src comp="3272" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="3277"><net_src comp="3272" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="3278"><net_src comp="3272" pin="1"/><net_sink comp="2117" pin=0"/></net>

<net id="3282"><net_src comp="2088" pin="3"/><net_sink comp="3279" pin=0"/></net>

<net id="3283"><net_src comp="3279" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="3287"><net_src comp="2123" pin="3"/><net_sink comp="3284" pin=0"/></net>

<net id="3288"><net_src comp="3284" pin="1"/><net_sink comp="2176" pin=0"/></net>

<net id="3292"><net_src comp="2139" pin="2"/><net_sink comp="3289" pin=0"/></net>

<net id="3293"><net_src comp="3289" pin="1"/><net_sink comp="2207" pin=0"/></net>

<net id="3297"><net_src comp="2868" pin="2"/><net_sink comp="3294" pin=0"/></net>

<net id="3298"><net_src comp="3294" pin="1"/><net_sink comp="2238" pin=1"/></net>

<net id="3299"><net_src comp="3294" pin="1"/><net_sink comp="2247" pin=1"/></net>

<net id="3300"><net_src comp="3294" pin="1"/><net_sink comp="2325" pin=1"/></net>

<net id="3304"><net_src comp="2148" pin="3"/><net_sink comp="3301" pin=0"/></net>

<net id="3305"><net_src comp="3301" pin="1"/><net_sink comp="2259" pin=0"/></net>

<net id="3306"><net_src comp="3301" pin="1"/><net_sink comp="2370" pin=0"/></net>

<net id="3307"><net_src comp="3301" pin="1"/><net_sink comp="2399" pin=0"/></net>

<net id="3311"><net_src comp="2155" pin="1"/><net_sink comp="3308" pin=0"/></net>

<net id="3312"><net_src comp="3308" pin="1"/><net_sink comp="2254" pin=0"/></net>

<net id="3316"><net_src comp="2158" pin="4"/><net_sink comp="3313" pin=0"/></net>

<net id="3317"><net_src comp="3313" pin="1"/><net_sink comp="2302" pin=0"/></net>

<net id="3321"><net_src comp="2167" pin="4"/><net_sink comp="3318" pin=0"/></net>

<net id="3322"><net_src comp="3318" pin="1"/><net_sink comp="2307" pin=0"/></net>

<net id="3323"><net_src comp="3318" pin="1"/><net_sink comp="2312" pin=0"/></net>

<net id="3327"><net_src comp="2878" pin="2"/><net_sink comp="3324" pin=0"/></net>

<net id="3328"><net_src comp="3324" pin="1"/><net_sink comp="2410" pin=1"/></net>

<net id="3329"><net_src comp="3324" pin="1"/><net_sink comp="2419" pin=1"/></net>

<net id="3330"><net_src comp="3324" pin="1"/><net_sink comp="2497" pin=1"/></net>

<net id="3334"><net_src comp="2179" pin="3"/><net_sink comp="3331" pin=0"/></net>

<net id="3335"><net_src comp="3331" pin="1"/><net_sink comp="2431" pin=0"/></net>

<net id="3336"><net_src comp="3331" pin="1"/><net_sink comp="2542" pin=0"/></net>

<net id="3337"><net_src comp="3331" pin="1"/><net_sink comp="2571" pin=0"/></net>

<net id="3341"><net_src comp="2186" pin="1"/><net_sink comp="3338" pin=0"/></net>

<net id="3342"><net_src comp="3338" pin="1"/><net_sink comp="2426" pin=0"/></net>

<net id="3346"><net_src comp="2189" pin="4"/><net_sink comp="3343" pin=0"/></net>

<net id="3347"><net_src comp="3343" pin="1"/><net_sink comp="2474" pin=0"/></net>

<net id="3351"><net_src comp="2198" pin="4"/><net_sink comp="3348" pin=0"/></net>

<net id="3352"><net_src comp="3348" pin="1"/><net_sink comp="2479" pin=0"/></net>

<net id="3353"><net_src comp="3348" pin="1"/><net_sink comp="2484" pin=0"/></net>

<net id="3357"><net_src comp="2888" pin="2"/><net_sink comp="3354" pin=0"/></net>

<net id="3358"><net_src comp="3354" pin="1"/><net_sink comp="2582" pin=1"/></net>

<net id="3359"><net_src comp="3354" pin="1"/><net_sink comp="2591" pin=1"/></net>

<net id="3360"><net_src comp="3354" pin="1"/><net_sink comp="2669" pin=1"/></net>

<net id="3364"><net_src comp="2210" pin="3"/><net_sink comp="3361" pin=0"/></net>

<net id="3365"><net_src comp="3361" pin="1"/><net_sink comp="2603" pin=0"/></net>

<net id="3366"><net_src comp="3361" pin="1"/><net_sink comp="2714" pin=0"/></net>

<net id="3367"><net_src comp="3361" pin="1"/><net_sink comp="2743" pin=0"/></net>

<net id="3371"><net_src comp="2217" pin="1"/><net_sink comp="3368" pin=0"/></net>

<net id="3372"><net_src comp="3368" pin="1"/><net_sink comp="2598" pin=0"/></net>

<net id="3376"><net_src comp="2220" pin="4"/><net_sink comp="3373" pin=0"/></net>

<net id="3377"><net_src comp="3373" pin="1"/><net_sink comp="2646" pin=0"/></net>

<net id="3381"><net_src comp="2229" pin="4"/><net_sink comp="3378" pin=0"/></net>

<net id="3382"><net_src comp="3378" pin="1"/><net_sink comp="2651" pin=0"/></net>

<net id="3383"><net_src comp="3378" pin="1"/><net_sink comp="2656" pin=0"/></net>

<net id="3387"><net_src comp="2268" pin="2"/><net_sink comp="3384" pin=0"/></net>

<net id="3388"><net_src comp="3384" pin="1"/><net_sink comp="2763" pin=2"/></net>

<net id="3389"><net_src comp="3384" pin="1"/><net_sink comp="2769" pin=2"/></net>

<net id="3393"><net_src comp="2352" pin="2"/><net_sink comp="3390" pin=0"/></net>

<net id="3394"><net_src comp="3390" pin="1"/><net_sink comp="2758" pin=1"/></net>

<net id="3398"><net_src comp="2370" pin="2"/><net_sink comp="3395" pin=0"/></net>

<net id="3399"><net_src comp="3395" pin="1"/><net_sink comp="2754" pin=1"/></net>

<net id="3403"><net_src comp="2381" pin="2"/><net_sink comp="3400" pin=0"/></net>

<net id="3404"><net_src comp="3400" pin="1"/><net_sink comp="2754" pin=0"/></net>

<net id="3408"><net_src comp="2399" pin="2"/><net_sink comp="3405" pin=0"/></net>

<net id="3409"><net_src comp="3405" pin="1"/><net_sink comp="2769" pin=0"/></net>

<net id="3413"><net_src comp="2404" pin="2"/><net_sink comp="3410" pin=0"/></net>

<net id="3414"><net_src comp="3410" pin="1"/><net_sink comp="2763" pin=0"/></net>

<net id="3418"><net_src comp="2440" pin="2"/><net_sink comp="3415" pin=0"/></net>

<net id="3419"><net_src comp="3415" pin="1"/><net_sink comp="2792" pin=2"/></net>

<net id="3420"><net_src comp="3415" pin="1"/><net_sink comp="2798" pin=2"/></net>

<net id="3424"><net_src comp="2524" pin="2"/><net_sink comp="3421" pin=0"/></net>

<net id="3425"><net_src comp="3421" pin="1"/><net_sink comp="2787" pin=1"/></net>

<net id="3429"><net_src comp="2542" pin="2"/><net_sink comp="3426" pin=0"/></net>

<net id="3430"><net_src comp="3426" pin="1"/><net_sink comp="2783" pin=1"/></net>

<net id="3434"><net_src comp="2553" pin="2"/><net_sink comp="3431" pin=0"/></net>

<net id="3435"><net_src comp="3431" pin="1"/><net_sink comp="2783" pin=0"/></net>

<net id="3439"><net_src comp="2571" pin="2"/><net_sink comp="3436" pin=0"/></net>

<net id="3440"><net_src comp="3436" pin="1"/><net_sink comp="2798" pin=0"/></net>

<net id="3444"><net_src comp="2576" pin="2"/><net_sink comp="3441" pin=0"/></net>

<net id="3445"><net_src comp="3441" pin="1"/><net_sink comp="2792" pin=0"/></net>

<net id="3449"><net_src comp="2612" pin="2"/><net_sink comp="3446" pin=0"/></net>

<net id="3450"><net_src comp="3446" pin="1"/><net_sink comp="2821" pin=2"/></net>

<net id="3451"><net_src comp="3446" pin="1"/><net_sink comp="2827" pin=2"/></net>

<net id="3455"><net_src comp="2696" pin="2"/><net_sink comp="3452" pin=0"/></net>

<net id="3456"><net_src comp="3452" pin="1"/><net_sink comp="2816" pin=1"/></net>

<net id="3460"><net_src comp="2714" pin="2"/><net_sink comp="3457" pin=0"/></net>

<net id="3461"><net_src comp="3457" pin="1"/><net_sink comp="2812" pin=1"/></net>

<net id="3465"><net_src comp="2725" pin="2"/><net_sink comp="3462" pin=0"/></net>

<net id="3466"><net_src comp="3462" pin="1"/><net_sink comp="2812" pin=0"/></net>

<net id="3470"><net_src comp="2743" pin="2"/><net_sink comp="3467" pin=0"/></net>

<net id="3471"><net_src comp="3467" pin="1"/><net_sink comp="2827" pin=0"/></net>

<net id="3475"><net_src comp="2748" pin="2"/><net_sink comp="3472" pin=0"/></net>

<net id="3476"><net_src comp="3472" pin="1"/><net_sink comp="2821" pin=0"/></net>

<net id="3480"><net_src comp="2775" pin="3"/><net_sink comp="3477" pin=0"/></net>

<net id="3481"><net_src comp="3477" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="3485"><net_src comp="2804" pin="3"/><net_sink comp="3482" pin=0"/></net>

<net id="3486"><net_src comp="3482" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="3490"><net_src comp="2833" pin="3"/><net_sink comp="3487" pin=0"/></net>

<net id="3491"><net_src comp="3487" pin="1"/><net_sink comp="305" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_0_data_stream_0_V | {8 }
	Port: img_0_data_stream_1_V | {8 }
	Port: img_0_data_stream_2_V | {8 }
 - Input state : 
	Port: inner_proc : img_0_data_stream_0_V | {}
	Port: inner_proc : img_0_data_stream_1_V | {}
	Port: inner_proc : img_0_data_stream_2_V | {}
	Port: inner_proc : im_V | {2 }
	Port: inner_proc : v_assign | {1 }
	Port: inner_proc : re_V | {2 }
	Port: inner_proc : zoom_factor_V | {2 }
  - Chain level:
	State 1
		shl_ln : 1
		p_Val2_9 : 2
		zext_ln340 : 3
		r_V_13 : 4
		trunc_ln703 : 5
		tmp_11 : 5
		tmp_13 : 5
		tmp_16 : 5
	State 2
		sext_ln1118 : 1
		sext_ln1118_1 : 1
		r_V_11 : 2
		p_Result_2 : 3
		p_Val2_3 : 3
		p_Result_3 : 3
		tmp_3 : 3
		xor_ln779 : 4
		xor_ln785 : 4
		sext_ln728 : 1
		sext_ln1118_2 : 1
		r_V_14 : 2
		p_Result_12 : 3
		p_Result_13 : 3
		tmp_10 : 3
		xor_ln779_1 : 4
		xor_ln785_1 : 4
		sext_ln713 : 1
	State 3
		icmp_ln28 : 1
		col : 1
		br_ln28 : 2
		icmp_ln414 : 1
		and_ln414 : 2
		zext_ln415_1 : 2
		p_Val2_4 : 3
		tmp_20 : 4
		xor_ln416_2 : 5
		carry_2 : 5
		p_Result_4 : 4
		Range2_all_ones : 1
		Range1_all_ones : 1
		Range1_all_zeros : 1
		deleted_zeros : 5
		and_ln779 : 2
		deleted_ones : 5
		and_ln781 : 5
		xor_ln785_2 : 6
		or_ln785 : 6
		overflow_1 : 6
		and_ln786 : 6
		or_ln786 : 6
		xor_ln786 : 6
		underflow : 6
		or_ln340 : 6
		tmp_10_i : 1
		icmp_ln414_2 : 2
		and_ln700_1 : 3
		zext_ln402 : 3
		p_Val2_12 : 4
		sext_ln415_1 : 5
		tmp : 5
		xor_ln416_4 : 6
		carry_6 : 6
		p_Result_11 : 5
		or_ln416_1 : 6
		or_ln416 : 6
		and_ln781_2 : 6
		xor_ln785_5 : 6
		or_ln785_2 : 6
		overflow_4 : 6
		and_ln786_4 : 6
		and_ln786_5 : 6
		or_ln786_5 : 6
		xor_ln786_2 : 6
		underflow_2 : 6
		or_ln340_6 : 6
		select_ln340_3 : 6
		icmp_ln414_3 : 1
		and_ln414_1 : 2
		p_Val2_14 : 2
		xor_ln416 : 1
		carry_8 : 1
		Range1_all_ones_3 : 1
		Range1_all_zeros_2 : 1
		deleted_zeros_2 : 1
		and_ln779_2 : 1
		deleted_ones_2 : 1
		and_ln781_3 : 1
		xor_ln785_6 : 2
		or_ln785_3 : 2
		overflow_5 : 2
		and_ln786_7 : 2
		or_ln786_6 : 2
		xor_ln786_3 : 2
		underflow_3 : 2
		or_ln340_9 : 2
		or_ln340_11 : 2
		or_ln340_10 : 2
		select_ln340_4 : 2
		select_ln388_3 : 2
		imag_btm_V : 3
	State 4
		trunc_ln3 : 1
		select_ln340_12 : 2
		tmp_8 : 3
		trunc_ln708_2 : 4
		sext_ln718 : 5
		trunc_ln414 : 3
		tmp_4_i : 4
		icmp_ln414_8 : 5
		zext_ln415 : 6
		p_Val2_1 : 7
		sext_ln415 : 8
		tmp_18 : 8
		carry : 9
		p_Result_1 : 8
		or_ln786_3 : 9
		real_top_V : 9
		sext_ln1116_1 : 1
		r_V_15 : 2
		p_Result_15 : 3
		trunc_ln414_2 : 3
		p_Result_106_i_i : 3
		p_Result_107_i_i : 3
	State 5
		r_V_12 : 1
		trunc_ln414_1 : 2
		and_ln700_2 : 1
		zext_ln415_3 : 1
		p_Val2_17 : 2
		tmp_34 : 3
		xor_ln416_6 : 4
		carry_10 : 4
		p_Result_17 : 3
		deleted_zeros_3 : 4
		xor_ln779_3 : 1
		and_ln779_3 : 1
		deleted_ones_3 : 4
		and_ln781_4 : 4
		xor_ln785_7 : 5
		or_ln785_4 : 5
		overflow_6 : 5
		and_ln786_9 : 5
		or_ln786_7 : 5
		xor_ln786_4 : 5
		underflow_4 : 5
		or_ln340_12 : 5
	State 6
		p_Result_5 : 1
		p_Val2_7 : 1
		p_Result_6 : 1
		and_ln700 : 2
		zext_ln415_2 : 2
		p_Val2_8 : 3
		tmp_24 : 4
		xor_ln416_3 : 5
		carry_4 : 5
		p_Result_7 : 4
		tmp_5 : 1
		Range2_all_ones_1 : 2
		tmp_6 : 1
		Range1_all_ones_1 : 2
		Range1_all_zeros_1 : 2
		tmp_26 : 1
		xor_ln779_2 : 2
		and_ln779_1 : 2
		deleted_ones_1 : 5
		and_ln786_2 : 6
		lhs_V : 1
		ret_V_12 : 2
		p_Result_18 : 3
		p_Val2_20 : 1
		p_Result_19 : 2
		xor_ln786_5 : 3
		underflow_5 : 3
		xor_ln340 : 4
		xor_ln340_1 : 4
		or_ln340_15 : 4
		select_ln340_6 : 4
		select_ln388_5 : 3
		y0_V : 4
	State 7
		xor_ln785_3 : 1
		or_ln785_1 : 1
		overflow_2 : 1
		x0_V : 1
		rhs_V_2 : 2
	State 8
		icmp_ln56 : 1
		iter : 1
		br_ln56 : 2
		lhs_V_4 : 1
		rhs_V_1 : 1
		ret_V : 2
		tmp_39 : 3
		icmp_ln1497 : 4
		br_ln56 : 5
		ret_V_13 : 2
		trunc_ln1192 : 3
		lhs_V_2 : 3
		ret_V_14 : 4
		p_Result_20 : 5
		p_Val2_26 : 4
		p_Result_21 : 5
		p_Result_112_i_i : 5
		icmp_ln785 : 6
		or_ln785_5 : 7
		xor_ln785_9 : 6
		overflow_7 : 7
		xor_ln786_6 : 6
		icmp_ln786 : 6
		or_ln786_1 : 7
		underflow_6 : 7
		sext_ln703_6 : 1
		ret_V_15 : 2
		lhs_V_3 : 3
		sext_ln703_8 : 1
		ret_V_16 : 4
		trunc_ln1192_1 : 5
		ret_V_17 : 5
		p_Result_22 : 6
		p_Val2_32 : 6
		p_Result_23 : 7
		tmp_s : 6
		icmp_ln785_1 : 7
		or_ln785_6 : 8
		xor_ln785_10 : 7
		overflow_8 : 8
		xor_ln786_7 : 8
		icmp_ln786_1 : 7
		or_ln786_2 : 8
		underflow_7 : 8
		tmp_41 : 1
		write_ln703 : 1
		write_ln703 : 2
		write_ln703 : 2
		empty_20 : 1
	State 9
		sext_ln703_9 : 1
		sext_ln703_10 : 1
		ret_V_9 : 2
	State 10
		r_V_16 : 1
		p_Result_24 : 2
		trunc_ln414_3 : 2
		p_Result_119_i_i : 2
		p_Result_120_i_i : 2
		r_V_17 : 1
		p_Result_27 : 2
		trunc_ln414_4 : 2
		p_Result_124_i_i : 2
		p_Result_125_i_i : 2
		r_V_18 : 1
		p_Result_30 : 2
		trunc_ln414_5 : 2
		p_Result_129_i_i : 2
		p_Result_130_i_i : 2
	State 11
		and_ln700_3 : 1
		zext_ln415_4 : 1
		p_Val2_35 : 2
		tmp_48 : 3
		xor_ln416_7 : 4
		carry_12 : 4
		p_Result_26 : 3
		deleted_zeros_4 : 4
		xor_ln779_4 : 1
		and_ln779_4 : 1
		deleted_ones_5 : 4
		and_ln781_5 : 4
		xor_ln785_11 : 5
		or_ln785_7 : 5
		overflow_9 : 5
		and_ln786_14 : 5
		or_ln786_8 : 5
		xor_ln786_8 : 5
		underflow_8 : 5
		or_ln340_20 : 5
		and_ln700_4 : 1
		zext_ln415_5 : 1
		p_Val2_38 : 2
		tmp_53 : 3
		xor_ln416_8 : 4
		carry_14 : 4
		p_Result_29 : 3
		deleted_zeros_5 : 4
		xor_ln779_5 : 1
		and_ln779_5 : 1
		deleted_ones_6 : 4
		and_ln781_6 : 4
		xor_ln785_13 : 5
		or_ln785_8 : 5
		overflow_10 : 5
		and_ln786_16 : 5
		or_ln786_9 : 5
		xor_ln786_9 : 5
		underflow_9 : 5
		or_ln340_23 : 5
		and_ln700_5 : 1
		zext_ln415_6 : 1
		p_Val2_43 : 2
		tmp_58 : 3
		xor_ln416_9 : 4
		carry_16 : 4
		p_Result_32 : 3
		deleted_zeros_6 : 4
		xor_ln779_6 : 1
		and_ln779_6 : 1
		deleted_ones_7 : 4
		and_ln781_7 : 4
		xor_ln785_15 : 5
		or_ln785_9 : 5
		overflow_11 : 5
		and_ln786_18 : 5
		or_ln786_10 : 5
		xor_ln786_10 : 5
		underflow_10 : 5
		or_ln340_26 : 5
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_9_fu_357        |    0    |    0    |    17   |
|          |      deleted_zeros_fu_655      |    0    |    0    |    2    |
|          |       deleted_ones_fu_668      |    0    |    0    |    2    |
|          |      select_ln340_3_fu_863     |    0    |    0    |    18   |
|          |     deleted_zeros_2_fu_948     |    0    |    0    |    2    |
|          |      deleted_ones_2_fu_961     |    0    |    0    |    2    |
|          |     select_ln340_4_fu_1032     |    0    |    0    |    18   |
|          |     select_ln388_3_fu_1040     |    0    |    0    |    18   |
|          |       imag_btm_V_fu_1048       |    0    |    0    |    18   |
|          |     select_ln340_12_fu_1076    |    0    |    0    |    17   |
|          |       real_top_V_fu_1166       |    0    |    0    |    18   |
|          |      select_ln340_fu_1183      |    0    |    0    |    18   |
|          |      select_ln388_fu_1189      |    0    |    0    |    18   |
|          |       real_btm_V_fu_1195       |    0    |    0    |    18   |
|          |     select_ln388_2_fu_1212     |    0    |    0    |    18   |
|          |       imag_top_V_fu_1218       |    0    |    0    |    18   |
|          |     deleted_zeros_3_fu_1348    |    0    |    0    |    2    |
|          |     deleted_ones_3_fu_1375     |    0    |    0    |    2    |
|          |     deleted_ones_1_fu_1578     |    0    |    0    |    2    |
|          |     select_ln340_5_fu_1601     |    0    |    0    |    18   |
|          |     select_ln388_4_fu_1607     |    0    |    0    |    18   |
|          |        p_Val2_18_fu_1613       |    0    |    0    |    18   |
|          |     select_ln340_6_fu_1681     |    0    |    0    |    18   |
|          |     select_ln388_5_fu_1689     |    0    |    0    |    18   |
|  select  |          y0_V_fu_1697          |    0    |    0    |    18   |
|          |     deleted_zeros_1_fu_1705    |    0    |    0    |    2    |
|          |     select_ln340_1_fu_1769     |    0    |    0    |    18   |
|          |     select_ln388_1_fu_1776     |    0    |    0    |    18   |
|          |          x0_V_fu_1783          |    0    |    0    |    18   |
|          |     select_ln340_7_fu_2075     |    0    |    0    |    18   |
|          |     select_ln388_6_fu_2082     |    0    |    0    |    18   |
|          |           x_V_fu_2088          |    0    |    0    |    18   |
|          |     select_ln340_8_fu_2110     |    0    |    0    |    18   |
|          |     select_ln388_7_fu_2117     |    0    |    0    |    18   |
|          |           y_V_fu_2123          |    0    |    0    |    18   |
|          |     deleted_zeros_4_fu_2317    |    0    |    0    |    2    |
|          |     deleted_ones_5_fu_2344     |    0    |    0    |    2    |
|          |     deleted_zeros_5_fu_2489    |    0    |    0    |    2    |
|          |     deleted_ones_6_fu_2516     |    0    |    0    |    2    |
|          |     deleted_zeros_6_fu_2661    |    0    |    0    |    2    |
|          |     deleted_ones_7_fu_2688     |    0    |    0    |    2    |
|          |     select_ln340_9_fu_2763     |    0    |    0    |    18   |
|          |     select_ln388_8_fu_2769     |    0    |    0    |    18   |
|          |        rsquare_V_fu_2775       |    0    |    0    |    18   |
|          |     select_ln340_10_fu_2792    |    0    |    0    |    18   |
|          |     select_ln388_9_fu_2798     |    0    |    0    |    18   |
|          |        isquare_V_fu_2804       |    0    |    0    |    18   |
|          |     select_ln340_11_fu_2821    |    0    |    0    |    18   |
|          |     select_ln388_10_fu_2827    |    0    |    0    |    18   |
|          |        zsquare_V_fu_2833       |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |           col_fu_563           |    0    |    0    |    13   |
|          |         p_Val2_4_fu_587        |    0    |    0    |    25   |
|          |        p_Val2_12_fu_753        |    0    |    0    |    22   |
|          |        p_Val2_1_fu_1128        |    0    |    0    |    22   |
|          |        p_Val2_17_fu_1299       |    0    |    0    |    25   |
|          |        ret_V_10_fu_1441        |    0    |    0    |    43   |
|          |        p_Val2_8_fu_1486        |    0    |    0    |    25   |
|          |        ret_V_12_fu_1625        |    0    |    0    |    25   |
|          |        p_Val2_20_fu_1638       |    0    |    0    |    25   |
|    add   |          iter_fu_1804          |    0    |    0    |    13   |
|          |          ret_V_fu_1818         |    0    |    0    |    25   |
|          |        ret_V_14_fu_1854        |    0    |    0    |    26   |
|          |        p_Val2_26_fu_1867       |    0    |    0    |    25   |
|          |        ret_V_17_fu_1966        |    0    |    0    |    27   |
|          |        p_Val2_32_fu_1979       |    0    |    0    |    25   |
|          |         ret_V_9_fu_2139        |    0    |    0    |    25   |
|          |        p_Val2_35_fu_2268       |    0    |    0    |    25   |
|          |        p_Val2_38_fu_2440       |    0    |    0    |    25   |
|          |        p_Val2_43_fu_2612       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln28_fu_557        |    0    |    0    |    9    |
|          |        icmp_ln414_fu_572       |    0    |    0    |    13   |
|          |     Range2_all_ones_fu_628     |    0    |    0    |    8    |
|          |     Range1_all_ones_fu_643     |    0    |    0    |    9    |
|          |     Range1_all_zeros_fu_649    |    0    |    0    |    9    |
|          |       icmp_ln414_2_fu_738      |    0    |    0    |    13   |
|          |       icmp_ln414_3_fu_874      |    0    |    0    |    13   |
|          |    Range1_all_ones_3_fu_936    |    0    |    0    |    8    |
|          |    Range1_all_zeros_2_fu_942   |    0    |    0    |    8    |
|          |      icmp_ln414_8_fu_1118      |    0    |    0    |    13   |
|          |      icmp_ln414_4_fu_1285      |    0    |    0    |    13   |
|          |    Range2_all_ones_4_fu_1333   |    0    |    0    |    8    |
|          |    Range1_all_ones_4_fu_1338   |    0    |    0    |    9    |
|          |   Range1_all_zeros_3_fu_1343   |    0    |    0    |    9    |
|          |      icmp_ln414_1_fu_1471      |    0    |    0    |    13   |
|          |    Range2_all_ones_1_fu_1530   |    0    |    0    |    8    |
|          |    Range1_all_ones_1_fu_1546   |    0    |    0    |    9    |
|   icmp   |   Range1_all_zeros_1_fu_1552   |    0    |    0    |    9    |
|          |        icmp_ln56_fu_1798       |    0    |    0    |    9    |
|          |       icmp_ln1497_fu_1834      |    0    |    0    |    8    |
|          |       icmp_ln785_fu_1890       |    0    |    0    |    8    |
|          |       icmp_ln786_fu_1920       |    0    |    0    |    8    |
|          |      icmp_ln785_1_fu_2002      |    0    |    0    |    8    |
|          |      icmp_ln786_1_fu_2032      |    0    |    0    |    8    |
|          |      icmp_ln414_5_fu_2254      |    0    |    0    |    13   |
|          |    Range2_all_ones_5_fu_2302   |    0    |    0    |    8    |
|          |    Range1_all_ones_6_fu_2307   |    0    |    0    |    9    |
|          |   Range1_all_zeros_4_fu_2312   |    0    |    0    |    9    |
|          |      icmp_ln414_6_fu_2426      |    0    |    0    |    13   |
|          |    Range2_all_ones_6_fu_2474   |    0    |    0    |    8    |
|          |    Range1_all_ones_7_fu_2479   |    0    |    0    |    9    |
|          |   Range1_all_zeros_5_fu_2484   |    0    |    0    |    9    |
|          |      icmp_ln414_7_fu_2598      |    0    |    0    |    13   |
|          |    Range2_all_ones_7_fu_2646   |    0    |    0    |    9    |
|          |    Range1_all_ones_8_fu_2651   |    0    |    0    |    11   |
|          |   Range1_all_zeros_6_fu_2656   |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |          r_V_11_fu_417         |    0    |    0    |    42   |
|          |          r_V_14_fu_493         |    0    |    0    |    41   |
|    sub   |        ret_V_13_fu_1840        |    0    |    0    |    25   |
|          |        ret_V_15_fu_1942        |    0    |    0    |    25   |
|          |        ret_V_16_fu_1956        |    0    |    0    |    26   |
|----------|--------------------------------|---------|---------|---------|
|          |        xor_ln779_fu_457        |    0    |    0    |    2    |
|          |        xor_ln785_fu_463        |    0    |    0    |    2    |
|          |       xor_ln779_1_fu_516       |    0    |    0    |    2    |
|          |       xor_ln785_1_fu_522       |    0    |    0    |    2    |
|          |         ret_V_11_fu_532        |    0    |    0    |    30   |
|          |        p_Result_9_fu_538       |    0    |    0    |    2    |
|          |       xor_ln416_2_fu_600       |    0    |    0    |    2    |
|          |       xor_ln785_2_fu_682       |    0    |    0    |    2    |
|          |        xor_ln786_fu_711        |    0    |    0    |    2    |
|          |       xor_ln416_4_fu_770       |    0    |    0    |    2    |
|          |       xor_ln416_5_fu_789       |    0    |    0    |    2    |
|          |       xor_ln785_5_fu_811       |    0    |    0    |    2    |
|          |       xor_ln786_2_fu_846       |    0    |    0    |    2    |
|          |        xor_ln416_fu_909        |    0    |    0    |    2    |
|          |       xor_ln785_6_fu_975       |    0    |    0    |    2    |
|          |       xor_ln786_3_fu_1004      |    0    |    0    |    2    |
|          |          carry_fu_1146         |    0    |    0    |    2    |
|          |       xor_ln416_6_fu_1313      |    0    |    0    |    2    |
|          |       xor_ln779_3_fu_1363      |    0    |    0    |    2    |
|          |       xor_ln785_7_fu_1389      |    0    |    0    |    2    |
|          |       xor_ln785_8_fu_1401      |    0    |    0    |    2    |
|          |       xor_ln786_4_fu_1424      |    0    |    0    |    2    |
|          |       xor_ln416_3_fu_1500      |    0    |    0    |    2    |
|          |       xor_ln779_2_fu_1566      |    0    |    0    |    2    |
|          |       xor_ln786_5_fu_1651      |    0    |    0    |    2    |
|    xor   |        xor_ln340_fu_1663       |    0    |    0    |    2    |
|          |       xor_ln340_1_fu_1669      |    0    |    0    |    2    |
|          |       xor_ln785_3_fu_1714      |    0    |    0    |    2    |
|          |       xor_ln785_4_fu_1725      |    0    |    0    |    2    |
|          |       xor_ln786_1_fu_1741      |    0    |    0    |    2    |
|          |       xor_ln785_9_fu_1902      |    0    |    0    |    2    |
|          |       xor_ln786_6_fu_1914      |    0    |    0    |    2    |
|          |      xor_ln785_10_fu_2014      |    0    |    0    |    2    |
|          |       xor_ln786_7_fu_2026      |    0    |    0    |    2    |
|          |       xor_ln340_2_fu_2065      |    0    |    0    |    2    |
|          |       xor_ln340_3_fu_2100      |    0    |    0    |    2    |
|          |       xor_ln416_7_fu_2282      |    0    |    0    |    2    |
|          |       xor_ln779_4_fu_2332      |    0    |    0    |    2    |
|          |      xor_ln785_11_fu_2358      |    0    |    0    |    2    |
|          |      xor_ln785_12_fu_2370      |    0    |    0    |    2    |
|          |       xor_ln786_8_fu_2393      |    0    |    0    |    2    |
|          |       xor_ln416_8_fu_2454      |    0    |    0    |    2    |
|          |       xor_ln779_5_fu_2504      |    0    |    0    |    2    |
|          |      xor_ln785_13_fu_2530      |    0    |    0    |    2    |
|          |      xor_ln785_14_fu_2542      |    0    |    0    |    2    |
|          |       xor_ln786_9_fu_2565      |    0    |    0    |    2    |
|          |       xor_ln416_9_fu_2626      |    0    |    0    |    2    |
|          |       xor_ln779_6_fu_2676      |    0    |    0    |    2    |
|          |      xor_ln785_15_fu_2702      |    0    |    0    |    2    |
|          |      xor_ln785_16_fu_2714      |    0    |    0    |    2    |
|          |      xor_ln786_10_fu_2737      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        and_ln414_fu_578        |    0    |    0    |    2    |
|          |         carry_2_fu_606         |    0    |    0    |    2    |
|          |        and_ln779_fu_663        |    0    |    0    |    2    |
|          |        and_ln781_fu_676        |    0    |    0    |    2    |
|          |        overflow_1_fu_694       |    0    |    0    |    2    |
|          |        and_ln786_fu_699        |    0    |    0    |    2    |
|          |        underflow_fu_717        |    0    |    0    |    2    |
|          |       and_ln700_1_fu_744       |    0    |    0    |    2    |
|          |         carry_6_fu_776         |    0    |    0    |    2    |
|          |       and_ln781_2_fu_805       |    0    |    0    |    2    |
|          |        overflow_4_fu_823       |    0    |    0    |    2    |
|          |       and_ln786_4_fu_828       |    0    |    0    |    2    |
|          |       and_ln786_5_fu_834       |    0    |    0    |    2    |
|          |       underflow_2_fu_852       |    0    |    0    |    2    |
|          |       and_ln414_1_fu_880       |    0    |    0    |    2    |
|          |         carry_8_fu_915         |    0    |    0    |    2    |
|          |       and_ln779_2_fu_956       |    0    |    0    |    2    |
|          |       and_ln781_3_fu_969       |    0    |    0    |    2    |
|          |        overflow_5_fu_987       |    0    |    0    |    2    |
|          |       and_ln786_7_fu_992       |    0    |    0    |    2    |
|          |       underflow_3_fu_1010      |    0    |    0    |    2    |
|          |       and_ln700_2_fu_1290      |    0    |    0    |    2    |
|          |        carry_10_fu_1319        |    0    |    0    |    2    |
|          |       and_ln779_3_fu_1369      |    0    |    0    |    2    |
|          |       and_ln781_4_fu_1383      |    0    |    0    |    2    |
|          |       overflow_6_fu_1406       |    0    |    0    |    2    |
|          |       and_ln786_9_fu_1412      |    0    |    0    |    2    |
|          |       underflow_4_fu_1430      |    0    |    0    |    2    |
|          |        and_ln700_fu_1476       |    0    |    0    |    2    |
|          |         carry_4_fu_1506        |    0    |    0    |    2    |
|    and   |       and_ln779_1_fu_1572      |    0    |    0    |    2    |
|          |       and_ln786_2_fu_1586      |    0    |    0    |    2    |
|          |       underflow_5_fu_1657      |    0    |    0    |    2    |
|          |       and_ln781_1_fu_1710      |    0    |    0    |    2    |
|          |       overflow_2_fu_1730       |    0    |    0    |    2    |
|          |       underflow_1_fu_1747      |    0    |    0    |    2    |
|          |       overflow_7_fu_1908       |    0    |    0    |    2    |
|          |       underflow_6_fu_1932      |    0    |    0    |    2    |
|          |       overflow_8_fu_2020       |    0    |    0    |    2    |
|          |       underflow_7_fu_2044      |    0    |    0    |    2    |
|          |       and_ln700_3_fu_2259      |    0    |    0    |    2    |
|          |        carry_12_fu_2288        |    0    |    0    |    2    |
|          |       and_ln779_4_fu_2338      |    0    |    0    |    2    |
|          |       and_ln781_5_fu_2352      |    0    |    0    |    2    |
|          |       overflow_9_fu_2375       |    0    |    0    |    2    |
|          |      and_ln786_14_fu_2381      |    0    |    0    |    2    |
|          |       underflow_8_fu_2399      |    0    |    0    |    2    |
|          |       and_ln700_4_fu_2431      |    0    |    0    |    2    |
|          |        carry_14_fu_2460        |    0    |    0    |    2    |
|          |       and_ln779_5_fu_2510      |    0    |    0    |    2    |
|          |       and_ln781_6_fu_2524      |    0    |    0    |    2    |
|          |       overflow_10_fu_2547      |    0    |    0    |    2    |
|          |      and_ln786_16_fu_2553      |    0    |    0    |    2    |
|          |       underflow_9_fu_2571      |    0    |    0    |    2    |
|          |       and_ln700_5_fu_2603      |    0    |    0    |    2    |
|          |        carry_16_fu_2632        |    0    |    0    |    2    |
|          |       and_ln779_6_fu_2682      |    0    |    0    |    2    |
|          |       and_ln781_7_fu_2696      |    0    |    0    |    2    |
|          |       overflow_11_fu_2719      |    0    |    0    |    2    |
|          |      and_ln786_18_fu_2725      |    0    |    0    |    2    |
|          |      underflow_10_fu_2743      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln785_fu_688        |    0    |    0    |    2    |
|          |         or_ln786_fu_705        |    0    |    0    |    2    |
|          |         or_ln340_fu_722        |    0    |    0    |    2    |
|          |        or_ln416_1_fu_794       |    0    |    0    |    2    |
|          |         or_ln416_fu_800        |    0    |    0    |    2    |
|          |        or_ln785_2_fu_817       |    0    |    0    |    2    |
|          |        or_ln786_5_fu_840       |    0    |    0    |    2    |
|          |        or_ln340_6_fu_857       |    0    |    0    |    2    |
|          |        or_ln785_3_fu_981       |    0    |    0    |    2    |
|          |        or_ln786_6_fu_998       |    0    |    0    |    2    |
|          |       or_ln340_9_fu_1015       |    0    |    0    |    2    |
|          |       or_ln340_11_fu_1021      |    0    |    0    |    2    |
|          |       or_ln340_10_fu_1026      |    0    |    0    |    2    |
|          |       or_ln786_3_fu_1160       |    0    |    0    |    2    |
|          |       or_ln340_2_fu_1174       |    0    |    0    |    2    |
|          |       or_ln340_1_fu_1178       |    0    |    0    |    2    |
|          |       or_ln340_8_fu_1203       |    0    |    0    |    2    |
|          |       or_ln340_7_fu_1207       |    0    |    0    |    2    |
|          |       or_ln785_4_fu_1395       |    0    |    0    |    2    |
|          |       or_ln786_7_fu_1418       |    0    |    0    |    2    |
|          |       or_ln340_12_fu_1435      |    0    |    0    |    2    |
|          |       or_ln340_14_fu_1592      |    0    |    0    |    2    |
|          |       or_ln340_13_fu_1596      |    0    |    0    |    2    |
|          |       or_ln340_15_fu_1675      |    0    |    0    |    2    |
|          |       or_ln785_1_fu_1720       |    0    |    0    |    2    |
|    or    |       or_ln786_4_fu_1736       |    0    |    0    |    2    |
|          |       or_ln340_3_fu_1752       |    0    |    0    |    2    |
|          |       or_ln340_5_fu_1758       |    0    |    0    |    2    |
|          |       or_ln340_4_fu_1763       |    0    |    0    |    2    |
|          |       or_ln785_5_fu_1896       |    0    |    0    |    2    |
|          |       or_ln786_1_fu_1926       |    0    |    0    |    2    |
|          |       or_ln785_6_fu_2008       |    0    |    0    |    2    |
|          |       or_ln786_2_fu_2038       |    0    |    0    |    2    |
|          |       or_ln340_16_fu_2061      |    0    |    0    |    2    |
|          |       or_ln340_17_fu_2070      |    0    |    0    |    2    |
|          |       or_ln340_18_fu_2096      |    0    |    0    |    2    |
|          |       or_ln340_19_fu_2105      |    0    |    0    |    2    |
|          |       or_ln785_7_fu_2364       |    0    |    0    |    2    |
|          |       or_ln786_8_fu_2387       |    0    |    0    |    2    |
|          |       or_ln340_20_fu_2404      |    0    |    0    |    2    |
|          |       or_ln785_8_fu_2536       |    0    |    0    |    2    |
|          |       or_ln786_9_fu_2559       |    0    |    0    |    2    |
|          |       or_ln340_23_fu_2576      |    0    |    0    |    2    |
|          |       or_ln785_9_fu_2708       |    0    |    0    |    2    |
|          |       or_ln786_10_fu_2731      |    0    |    0    |    2    |
|          |       or_ln340_26_fu_2748      |    0    |    0    |    2    |
|          |       or_ln340_21_fu_2754      |    0    |    0    |    2    |
|          |       or_ln340_22_fu_2758      |    0    |    0    |    2    |
|          |       or_ln340_24_fu_2783      |    0    |    0    |    2    |
|          |       or_ln340_25_fu_2787      |    0    |    0    |    2    |
|          |       or_ln340_27_fu_2812      |    0    |    0    |    2    |
|          |       or_ln340_28_fu_2816      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         r_V_13_fu_2841         |    1    |    0    |    0    |
|          |         r_V_15_fu_2851         |    1    |    0    |    0    |
|    mul   |         r_V_12_fu_2861         |    1    |    0    |    0    |
|          |         r_V_16_fu_2868         |    1    |    0    |    0    |
|          |         r_V_17_fu_2878         |    1    |    0    |    0    |
|          |         r_V_18_fu_2888         |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    v_assign_read_read_fu_222   |    0    |    0    |    0    |
|   read   | zoom_factor_V_read_read_fu_228 |    0    |    0    |    0    |
|          |      re_V_read_read_fu_234     |    0    |    0    |    0    |
|          |      im_V_read_read_fu_240     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    write_ln703_write_fu_246    |    0    |    0    |    0    |
|   write  |    write_ln703_write_fu_253    |    0    |    0    |    0    |
|          |    write_ln703_write_fu_260    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_323           |    0    |    0    |    0    |
|          |           grp_fu_330           |    0    |    0    |    0    |
|          |        p_Result_8_fu_349       |    0    |    0    |    0    |
|          |          tmp_11_fu_372         |    0    |    0    |    0    |
|          |          tmp_13_fu_379         |    0    |    0    |    0    |
|          |          tmp_16_fu_386         |    0    |    0    |    0    |
|          |        p_Result_2_fu_423       |    0    |    0    |    0    |
|          |        p_Result_3_fu_441       |    0    |    0    |    0    |
|          |          tmp_3_fu_449          |    0    |    0    |    0    |
|          |       p_Result_12_fu_500       |    0    |    0    |    0    |
|          |          tmp_10_fu_508         |    0    |    0    |    0    |
|          |          tmp_20_fu_592         |    0    |    0    |    0    |
|          |        p_Result_4_fu_611       |    0    |    0    |    0    |
|          |           tmp_fu_762           |    0    |    0    |    0    |
|          |       p_Result_11_fu_781       |    0    |    0    |    0    |
|          |          tmp_29_fu_902         |    0    |    0    |    0    |
|          |    Range2_all_ones_3_fu_920    |    0    |    0    |    0    |
|          |       p_Result_s_fu_1068       |    0    |    0    |    0    |
|          |         tmp_18_fu_1138         |    0    |    0    |    0    |
|          |       p_Result_1_fu_1152       |    0    |    0    |    0    |
|          |       p_Result_15_fu_1232      |    0    |    0    |    0    |
|          |       p_Result_16_fu_1278      |    0    |    0    |    0    |
|          |         tmp_34_fu_1305         |    0    |    0    |    0    |
|          |       p_Result_17_fu_1325      |    0    |    0    |    0    |
|          |         tmp_36_fu_1356         |    0    |    0    |    0    |
| bitselect|       p_Result_5_fu_1445       |    0    |    0    |    0    |
|          |       p_Result_6_fu_1463       |    0    |    0    |    0    |
|          |         tmp_24_fu_1492         |    0    |    0    |    0    |
|          |       p_Result_7_fu_1512       |    0    |    0    |    0    |
|          |         tmp_26_fu_1558         |    0    |    0    |    0    |
|          |       p_Result_18_fu_1630      |    0    |    0    |    0    |
|          |       p_Result_19_fu_1643      |    0    |    0    |    0    |
|          |       p_Result_20_fu_1859      |    0    |    0    |    0    |
|          |       p_Result_21_fu_1872      |    0    |    0    |    0    |
|          |       p_Result_22_fu_1971      |    0    |    0    |    0    |
|          |       p_Result_23_fu_1984      |    0    |    0    |    0    |
|          |       p_Result_24_fu_2148      |    0    |    0    |    0    |
|          |       p_Result_27_fu_2179      |    0    |    0    |    0    |
|          |       p_Result_30_fu_2210      |    0    |    0    |    0    |
|          |       p_Result_25_fu_2247      |    0    |    0    |    0    |
|          |         tmp_48_fu_2274         |    0    |    0    |    0    |
|          |       p_Result_26_fu_2294      |    0    |    0    |    0    |
|          |         tmp_50_fu_2325         |    0    |    0    |    0    |
|          |       p_Result_28_fu_2419      |    0    |    0    |    0    |
|          |         tmp_53_fu_2446         |    0    |    0    |    0    |
|          |       p_Result_29_fu_2466      |    0    |    0    |    0    |
|          |         tmp_55_fu_2497         |    0    |    0    |    0    |
|          |       p_Result_31_fu_2591      |    0    |    0    |    0    |
|          |         tmp_58_fu_2618         |    0    |    0    |    0    |
|          |       p_Result_32_fu_2638      |    0    |    0    |    0    |
|          |         tmp_60_fu_2669         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln746_fu_337       |    0    |    0    |    0    |
|          |       trunc_ln703_fu_369       |    0    |    0    |    0    |
|          |       trunc_ln718_fu_569       |    0    |    0    |    0    |
|          |      trunc_ln718_1_fu_728      |    0    |    0    |    0    |
|          |      trunc_ln718_2_fu_871      |    0    |    0    |    0    |
|          |      trunc_ln746_1_fu_1056     |    0    |    0    |    0    |
|   trunc  |       trunc_ln414_fu_1106      |    0    |    0    |    0    |
|          |      trunc_ln414_2_fu_1239     |    0    |    0    |    0    |
|          |      trunc_ln414_1_fu_1266     |    0    |    0    |    0    |
|          |      trunc_ln1192_fu_1846      |    0    |    0    |    0    |
|          |     trunc_ln1192_1_fu_1962     |    0    |    0    |    0    |
|          |      trunc_ln414_3_fu_2155     |    0    |    0    |    0    |
|          |      trunc_ln414_4_fu_2186     |    0    |    0    |    0    |
|          |      trunc_ln414_5_fu_2217     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          shl_ln_fu_341         |    0    |    0    |    0    |
|          |         shl_ln1_fu_393         |    0    |    0    |    0    |
|          |       shl_ln1118_1_fu_405      |    0    |    0    |    0    |
|          |          rhs_V_fu_469          |    0    |    0    |    0    |
|bitconcatenate|       shl_ln1118_2_fu_481      |    0    |    0    |    0    |
|          |         tmp_10_i_fu_731        |    0    |    0    |    0    |
|          |        p_Val2_14_fu_894        |    0    |    0    |    0    |
|          |        trunc_ln3_fu_1060       |    0    |    0    |    0    |
|          |      trunc_ln708_2_fu_1094     |    0    |    0    |    0    |
|          |         tmp_4_i_fu_1110        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln340_fu_365       |    0    |    0    |    0    |
|          |       zext_ln415_1_fu_583      |    0    |    0    |    0    |
|          |        zext_ln402_fu_749       |    0    |    0    |    0    |
|          |       zext_ln415_fu_1124       |    0    |    0    |    0    |
|          |      zext_ln415_3_fu_1295      |    0    |    0    |    0    |
|   zext   |      zext_ln415_2_fu_1482      |    0    |    0    |    0    |
|          |         tmp_41_fu_2050         |    0    |    0    |    0    |
|          |         tmp_40_fu_2056         |    0    |    0    |    0    |
|          |      zext_ln415_4_fu_2264      |    0    |    0    |    0    |
|          |      zext_ln415_5_fu_2436      |    0    |    0    |    0    |
|          |      zext_ln415_6_fu_2608      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1118_fu_401       |    0    |    0    |    0    |
|          |      sext_ln1118_1_fu_413      |    0    |    0    |    0    |
|          |        sext_ln728_fu_477       |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_489      |    0    |    0    |    0    |
|          |        sext_ln703_fu_528       |    0    |    0    |    0    |
|          |        sext_ln713_fu_553       |    0    |    0    |    0    |
|          |       sext_ln415_1_fu_758      |    0    |    0    |    0    |
|          |       sext_ln718_fu_1102       |    0    |    0    |    0    |
|          |       sext_ln415_fu_1134       |    0    |    0    |    0    |
|          |      sext_ln1118_4_fu_1225     |    0    |    0    |    0    |
|          |      sext_ln1116_1_fu_1228     |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_1260     |    0    |    0    |    0    |
|          |       sext_ln1116_fu_1263      |    0    |    0    |    0    |
|   sext   |          lhs_V_fu_1621         |    0    |    0    |    0    |
|          |        sext_ln56_fu_1791       |    0    |    0    |    0    |
|          |         rhs_V_2_fu_1794        |    0    |    0    |    0    |
|          |         lhs_V_4_fu_1810        |    0    |    0    |    0    |
|          |         rhs_V_1_fu_1814        |    0    |    0    |    0    |
|          |         lhs_V_2_fu_1850        |    0    |    0    |    0    |
|          |      sext_ln703_6_fu_1938      |    0    |    0    |    0    |
|          |         lhs_V_3_fu_1948        |    0    |    0    |    0    |
|          |      sext_ln703_8_fu_1952      |    0    |    0    |    0    |
|          |      sext_ln703_9_fu_2131      |    0    |    0    |    0    |
|          |      sext_ln703_10_fu_2135     |    0    |    0    |    0    |
|          |           r_V_fu_2145          |    0    |    0    |    0    |
|          |          r_V_7_fu_2176         |    0    |    0    |    0    |
|          |          r_V_9_fu_2207         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_3_fu_431        |    0    |    0    |    0    |
|          |        trunc_ln2_fu_543        |    0    |    0    |    0    |
|          |     p_Result_84_i_i_fu_619     |    0    |    0    |    0    |
|          |     p_Result_85_i_i_fu_634     |    0    |    0    |    0    |
|          |         tmp_11_i_fu_885        |    0    |    0    |    0    |
|          |          tmp_9_fu_927          |    0    |    0    |    0    |
|          |          tmp_8_fu_1084         |    0    |    0    |    0    |
|          |    p_Result_106_i_i_fu_1242    |    0    |    0    |    0    |
|          |    p_Result_107_i_i_fu_1251    |    0    |    0    |    0    |
|          |        p_Val2_16_fu_1269       |    0    |    0    |    0    |
|          |        p_Val2_7_fu_1453        |    0    |    0    |    0    |
|          |          tmp_5_fu_1520         |    0    |    0    |    0    |
|partselect|          tmp_6_fu_1536         |    0    |    0    |    0    |
|          |         tmp_39_fu_1824         |    0    |    0    |    0    |
|          |    p_Result_112_i_i_fu_1880    |    0    |    0    |    0    |
|          |          tmp_s_fu_1992         |    0    |    0    |    0    |
|          |    p_Result_119_i_i_fu_2158    |    0    |    0    |    0    |
|          |    p_Result_120_i_i_fu_2167    |    0    |    0    |    0    |
|          |    p_Result_124_i_i_fu_2189    |    0    |    0    |    0    |
|          |    p_Result_125_i_i_fu_2198    |    0    |    0    |    0    |
|          |    p_Result_129_i_i_fu_2220    |    0    |    0    |    0    |
|          |    p_Result_130_i_i_fu_2229    |    0    |    0    |    0    |
|          |        p_Val2_34_fu_2238       |    0    |    0    |    0    |
|          |        p_Val2_37_fu_2410       |    0    |    0    |    0    |
|          |        p_Val2_42_fu_2582       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    6    |    0    |   2007  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_1_reg_3192|    1   |
|Range1_all_zeros_1_reg_3198|    1   |
|    and_ln781_2_reg_3063   |    1   |
|    and_ln781_4_reg_3144   |    1   |
|    and_ln781_5_reg_3390   |    1   |
|    and_ln781_6_reg_3421   |    1   |
|    and_ln781_7_reg_3452   |    1   |
|     and_ln781_reg_3038    |    1   |
|   and_ln786_14_reg_3400   |    1   |
|   and_ln786_16_reg_3431   |    1   |
|   and_ln786_18_reg_3462   |    1   |
|    and_ln786_2_reg_3203   |    1   |
|    and_ln786_5_reg_3068   |    1   |
|    and_ln786_9_reg_3154   |    1   |
|     and_ln786_reg_3043    |    1   |
|      carry_4_reg_3181     |    1   |
|        col_reg_3027       |    4   |
|     im_V_read_reg_2920    |   18   |
|    imag_btm_V_reg_3083    |   18   |
|     isquare_V_reg_3482    |   18   |
|     iter_0_i_i_reg_312    |    4   |
|       iter_reg_3233       |    4   |
|    or_ln340_12_reg_3164   |    1   |
|    or_ln340_20_reg_3410   |    1   |
|    or_ln340_23_reg_3441   |    1   |
|    or_ln340_26_reg_3472   |    1   |
|     or_ln340_reg_3053     |    1   |
|    overflow_7_reg_3247    |    1   |
|    overflow_8_reg_3266    |    1   |
| p_Result_106_i_i_reg_3117 |    2   |
| p_Result_107_i_i_reg_3122 |    3   |
|    p_Result_10_reg_3018   |    1   |
| p_Result_119_i_i_reg_3313 |    2   |
| p_Result_120_i_i_reg_3318 |    3   |
| p_Result_124_i_i_reg_3343 |    2   |
| p_Result_125_i_i_reg_3348 |    3   |
| p_Result_129_i_i_reg_3373 |    4   |
|    p_Result_12_reg_2974   |    1   |
| p_Result_130_i_i_reg_3378 |    5   |
|    p_Result_13_reg_2980   |    1   |
|    p_Result_15_reg_3105   |    1   |
|    p_Result_24_reg_3301   |    1   |
|    p_Result_27_reg_3331   |    1   |
|    p_Result_2_reg_2932    |    1   |
|    p_Result_30_reg_3361   |    1   |
|    p_Result_3_reg_2943    |    1   |
|    p_Result_5_reg_3169    |    1   |
|    p_Result_7_reg_3187    |    1   |
|    p_Result_9_reg_3007    |    1   |
|     p_Val2_17_reg_3138    |   18   |
|     p_Val2_21_reg_279     |   18   |
|     p_Val2_22_reg_290     |   18   |
|     p_Val2_26_reg_3241    |   18   |
|     p_Val2_27_reg_301     |   18   |
|     p_Val2_32_reg_3260    |   18   |
|     p_Val2_35_reg_3384    |   18   |
|     p_Val2_38_reg_3415    |   18   |
|     p_Val2_3_reg_2938     |   18   |
|     p_Val2_43_reg_3446    |   18   |
|     p_Val2_4_reg_3032     |   18   |
|     p_Val2_8_reg_3175     |   18   |
|      p_Val2_s_reg_267     |    4   |
|      r_V_11_reg_2925      |   36   |
|      r_V_12_reg_3128      |   36   |
|      r_V_14_reg_2964      |   35   |
|      r_V_15_reg_3098      |   36   |
|      r_V_16_reg_3294      |   36   |
|      r_V_17_reg_3324      |   36   |
|      r_V_18_reg_3354      |   38   |
|    real_btm_V_reg_3093    |   18   |
|    real_top_V_reg_3088    |   18   |
|     ret_V_11_reg_3001     |   30   |
|      ret_V_9_reg_3289     |   19   |
|      rhs_V_2_reg_3225     |   20   |
|     rsquare_V_reg_3477    |   18   |
|  select_ln340_3_reg_3078  |   18   |
|   sext_ln415_1_reg_3058   |   18   |
|     sext_ln56_reg_3220    |   20   |
|    sext_ln703_reg_2996    |   19   |
|    sext_ln713_reg_3013    |   16   |
|    sext_ln728_reg_2959    |   36   |
|      tmp_11_reg_2903      |    1   |
|      tmp_13_reg_2910      |    1   |
|      tmp_16_reg_2915      |    1   |
|   trunc_ln414_1_reg_3133  |   15   |
|   trunc_ln414_2_reg_3112  |   15   |
|   trunc_ln414_3_reg_3308  |   15   |
|   trunc_ln414_4_reg_3338  |   15   |
|   trunc_ln414_5_reg_3368  |   15   |
|    trunc_ln703_reg_2898   |   30   |
|   underflow_10_reg_3467   |    1   |
|    underflow_2_reg_3073   |    1   |
|    underflow_4_reg_3159   |    1   |
|    underflow_6_reg_3253   |    1   |
|    underflow_7_reg_3272   |    1   |
|    underflow_8_reg_3405   |    1   |
|    underflow_9_reg_3436   |    1   |
|     underflow_reg_3048    |    1   |
|       x0_V_reg_3215       |   18   |
|        x_V_reg_3279       |   18   |
|    xor_ln779_1_reg_2985   |    1   |
|     xor_ln779_reg_2948    |    1   |
|   xor_ln785_12_reg_3395   |    1   |
|   xor_ln785_14_reg_3426   |    1   |
|   xor_ln785_16_reg_3457   |    1   |
|    xor_ln785_1_reg_2990   |    1   |
|    xor_ln785_8_reg_3149   |    1   |
|     xor_ln785_reg_2953    |    1   |
|       y0_V_reg_3209       |   18   |
|        y_V_reg_3284       |   18   |
|     zsquare_V_reg_3487    |   18   |
+---------------------------+--------+
|           Total           |  1062  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_Val2_s_reg_267 |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_323    |  p1  |   2  |  35  |   70   ||    9    |
|    grp_fu_330    |  p1  |   2  |  30  |   60   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   138  ||  4.992  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  2007  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |  1062  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |  1062  |  2034  |
+-----------+--------+--------+--------+--------+
