DECL|AHBCLKDivider|member|uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
DECL|APB1CLKDivider|member|uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
DECL|APB2CLKDivider|member|uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
DECL|CLOCKSWITCH_TIMEOUT_VALUE|macro|CLOCKSWITCH_TIMEOUT_VALUE
DECL|ClockType|member|uint32_t ClockType; /*!< The clock to be configured.
DECL|HSEState|member|uint32_t HSEState; /*!< The new state of the HSE.
DECL|HSE_TIMEOUT_VALUE|macro|HSE_TIMEOUT_VALUE
DECL|HSICalibrationValue|member|uint32_t HSICalibrationValue; /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
DECL|HSIState|member|uint32_t HSIState; /*!< The new state of the HSI.
DECL|HSI_TIMEOUT_VALUE|macro|HSI_TIMEOUT_VALUE
DECL|IS_RCC_CALIBRATION_VALUE|macro|IS_RCC_CALIBRATION_VALUE
DECL|IS_RCC_CLOCKTYPE|macro|IS_RCC_CLOCKTYPE
DECL|IS_RCC_HCLK|macro|IS_RCC_HCLK
DECL|IS_RCC_HSE|macro|IS_RCC_HSE
DECL|IS_RCC_HSI|macro|IS_RCC_HSI
DECL|IS_RCC_LSE|macro|IS_RCC_LSE
DECL|IS_RCC_LSI|macro|IS_RCC_LSI
DECL|IS_RCC_MCO1SOURCE|macro|IS_RCC_MCO1SOURCE
DECL|IS_RCC_MCODIV|macro|IS_RCC_MCODIV
DECL|IS_RCC_MCO|macro|IS_RCC_MCO
DECL|IS_RCC_OSCILLATORTYPE|macro|IS_RCC_OSCILLATORTYPE
DECL|IS_RCC_PCLK|macro|IS_RCC_PCLK
DECL|IS_RCC_PLLM_VALUE|macro|IS_RCC_PLLM_VALUE
DECL|IS_RCC_PLLP_VALUE|macro|IS_RCC_PLLP_VALUE
DECL|IS_RCC_PLLQ_VALUE|macro|IS_RCC_PLLQ_VALUE
DECL|IS_RCC_PLLSOURCE|macro|IS_RCC_PLLSOURCE
DECL|IS_RCC_PLL|macro|IS_RCC_PLL
DECL|IS_RCC_RTCCLKSOURCE|macro|IS_RCC_RTCCLKSOURCE
DECL|IS_RCC_SYSCLKSOURCE|macro|IS_RCC_SYSCLKSOURCE
DECL|LSEState|member|uint32_t LSEState; /*!< The new state of the LSE.
DECL|LSIState|member|uint32_t LSIState; /*!< The new state of the LSI.
DECL|LSI_TIMEOUT_VALUE|macro|LSI_TIMEOUT_VALUE
DECL|OscillatorType|member|uint32_t OscillatorType; /*!< The oscillators to be configured.
DECL|PLL|member|RCC_PLLInitTypeDef PLL; /*!< PLL structure parameters */
DECL|RCC_BDCR_BDRST_BB|macro|RCC_BDCR_BDRST_BB
DECL|RCC_BDCR_BYTE0_ADDRESS|macro|RCC_BDCR_BYTE0_ADDRESS
DECL|RCC_BDCR_OFFSET|macro|RCC_BDCR_OFFSET
DECL|RCC_BDCR_RTCEN_BB|macro|RCC_BDCR_RTCEN_BB
DECL|RCC_BDRST_BIT_NUMBER|macro|RCC_BDRST_BIT_NUMBER
DECL|RCC_CIR_BYTE1_ADDRESS|macro|RCC_CIR_BYTE1_ADDRESS
DECL|RCC_CIR_BYTE2_ADDRESS|macro|RCC_CIR_BYTE2_ADDRESS
DECL|RCC_CLOCKTYPE_HCLK|macro|RCC_CLOCKTYPE_HCLK
DECL|RCC_CLOCKTYPE_PCLK1|macro|RCC_CLOCKTYPE_PCLK1
DECL|RCC_CLOCKTYPE_PCLK2|macro|RCC_CLOCKTYPE_PCLK2
DECL|RCC_CLOCKTYPE_SYSCLK|macro|RCC_CLOCKTYPE_SYSCLK
DECL|RCC_CR_BYTE2_ADDRESS|macro|RCC_CR_BYTE2_ADDRESS
DECL|RCC_CR_CSSON_BB|macro|RCC_CR_CSSON_BB
DECL|RCC_CR_HSION_BB|macro|RCC_CR_HSION_BB
DECL|RCC_CR_OFFSET|macro|RCC_CR_OFFSET
DECL|RCC_CR_PLLON_BB|macro|RCC_CR_PLLON_BB
DECL|RCC_CSR_LSION_BB|macro|RCC_CSR_LSION_BB
DECL|RCC_CSR_OFFSET|macro|RCC_CSR_OFFSET
DECL|RCC_CSSON_BIT_NUMBER|macro|RCC_CSSON_BIT_NUMBER
DECL|RCC_ClkInitTypeDef|typedef|}RCC_ClkInitTypeDef;
DECL|RCC_DBP_TIMEOUT_VALUE|macro|RCC_DBP_TIMEOUT_VALUE
DECL|RCC_FLAG_BORRST|macro|RCC_FLAG_BORRST
DECL|RCC_FLAG_HSERDY|macro|RCC_FLAG_HSERDY
DECL|RCC_FLAG_HSIRDY|macro|RCC_FLAG_HSIRDY
DECL|RCC_FLAG_IWDGRST|macro|RCC_FLAG_IWDGRST
DECL|RCC_FLAG_LPWRRST|macro|RCC_FLAG_LPWRRST
DECL|RCC_FLAG_LSERDY|macro|RCC_FLAG_LSERDY
DECL|RCC_FLAG_LSIRDY|macro|RCC_FLAG_LSIRDY
DECL|RCC_FLAG_MASK|macro|RCC_FLAG_MASK
DECL|RCC_FLAG_PINRST|macro|RCC_FLAG_PINRST
DECL|RCC_FLAG_PLLI2SRDY|macro|RCC_FLAG_PLLI2SRDY
DECL|RCC_FLAG_PLLRDY|macro|RCC_FLAG_PLLRDY
DECL|RCC_FLAG_PORRST|macro|RCC_FLAG_PORRST
DECL|RCC_FLAG_SFTRST|macro|RCC_FLAG_SFTRST
DECL|RCC_FLAG_WWDGRST|macro|RCC_FLAG_WWDGRST
DECL|RCC_HCLK_DIV16|macro|RCC_HCLK_DIV16
DECL|RCC_HCLK_DIV1|macro|RCC_HCLK_DIV1
DECL|RCC_HCLK_DIV2|macro|RCC_HCLK_DIV2
DECL|RCC_HCLK_DIV4|macro|RCC_HCLK_DIV4
DECL|RCC_HCLK_DIV8|macro|RCC_HCLK_DIV8
DECL|RCC_HSE_BYPASS|macro|RCC_HSE_BYPASS
DECL|RCC_HSE_OFF|macro|RCC_HSE_OFF
DECL|RCC_HSE_ON|macro|RCC_HSE_ON
DECL|RCC_HSICALIBRATION_DEFAULT|macro|RCC_HSICALIBRATION_DEFAULT
DECL|RCC_HSION_BIT_NUMBER|macro|RCC_HSION_BIT_NUMBER
DECL|RCC_HSI_OFF|macro|RCC_HSI_OFF
DECL|RCC_HSI_ON|macro|RCC_HSI_ON
DECL|RCC_IT_CSS|macro|RCC_IT_CSS
DECL|RCC_IT_HSERDY|macro|RCC_IT_HSERDY
DECL|RCC_IT_HSIRDY|macro|RCC_IT_HSIRDY
DECL|RCC_IT_LSERDY|macro|RCC_IT_LSERDY
DECL|RCC_IT_LSIRDY|macro|RCC_IT_LSIRDY
DECL|RCC_IT_PLLI2SRDY|macro|RCC_IT_PLLI2SRDY
DECL|RCC_IT_PLLRDY|macro|RCC_IT_PLLRDY
DECL|RCC_LSE_BYPASS|macro|RCC_LSE_BYPASS
DECL|RCC_LSE_OFF|macro|RCC_LSE_OFF
DECL|RCC_LSE_ON|macro|RCC_LSE_ON
DECL|RCC_LSE_TIMEOUT_VALUE|macro|RCC_LSE_TIMEOUT_VALUE
DECL|RCC_LSION_BIT_NUMBER|macro|RCC_LSION_BIT_NUMBER
DECL|RCC_LSI_OFF|macro|RCC_LSI_OFF
DECL|RCC_LSI_ON|macro|RCC_LSI_ON
DECL|RCC_MCO1SOURCE_HSE|macro|RCC_MCO1SOURCE_HSE
DECL|RCC_MCO1SOURCE_HSI|macro|RCC_MCO1SOURCE_HSI
DECL|RCC_MCO1SOURCE_LSE|macro|RCC_MCO1SOURCE_LSE
DECL|RCC_MCO1SOURCE_PLLCLK|macro|RCC_MCO1SOURCE_PLLCLK
DECL|RCC_MCO1|macro|RCC_MCO1
DECL|RCC_MCO2|macro|RCC_MCO2
DECL|RCC_MCODIV_1|macro|RCC_MCODIV_1
DECL|RCC_MCODIV_2|macro|RCC_MCODIV_2
DECL|RCC_MCODIV_3|macro|RCC_MCODIV_3
DECL|RCC_MCODIV_4|macro|RCC_MCODIV_4
DECL|RCC_MCODIV_5|macro|RCC_MCODIV_5
DECL|RCC_OFFSET|macro|RCC_OFFSET
DECL|RCC_OSCILLATORTYPE_HSE|macro|RCC_OSCILLATORTYPE_HSE
DECL|RCC_OSCILLATORTYPE_HSI|macro|RCC_OSCILLATORTYPE_HSI
DECL|RCC_OSCILLATORTYPE_LSE|macro|RCC_OSCILLATORTYPE_LSE
DECL|RCC_OSCILLATORTYPE_LSI|macro|RCC_OSCILLATORTYPE_LSI
DECL|RCC_OSCILLATORTYPE_NONE|macro|RCC_OSCILLATORTYPE_NONE
DECL|RCC_OscInitTypeDef|typedef|}RCC_OscInitTypeDef;
DECL|RCC_PLLON_BIT_NUMBER|macro|RCC_PLLON_BIT_NUMBER
DECL|RCC_PLLP_DIV2|macro|RCC_PLLP_DIV2
DECL|RCC_PLLP_DIV4|macro|RCC_PLLP_DIV4
DECL|RCC_PLLP_DIV6|macro|RCC_PLLP_DIV6
DECL|RCC_PLLP_DIV8|macro|RCC_PLLP_DIV8
DECL|RCC_PLLSOURCE_HSE|macro|RCC_PLLSOURCE_HSE
DECL|RCC_PLLSOURCE_HSI|macro|RCC_PLLSOURCE_HSI
DECL|RCC_PLL_NONE|macro|RCC_PLL_NONE
DECL|RCC_PLL_OFF|macro|RCC_PLL_OFF
DECL|RCC_PLL_ON|macro|RCC_PLL_ON
DECL|RCC_RTCCLKSOURCE_HSE_DIV10|macro|RCC_RTCCLKSOURCE_HSE_DIV10
DECL|RCC_RTCCLKSOURCE_HSE_DIV11|macro|RCC_RTCCLKSOURCE_HSE_DIV11
DECL|RCC_RTCCLKSOURCE_HSE_DIV12|macro|RCC_RTCCLKSOURCE_HSE_DIV12
DECL|RCC_RTCCLKSOURCE_HSE_DIV13|macro|RCC_RTCCLKSOURCE_HSE_DIV13
DECL|RCC_RTCCLKSOURCE_HSE_DIV14|macro|RCC_RTCCLKSOURCE_HSE_DIV14
DECL|RCC_RTCCLKSOURCE_HSE_DIV15|macro|RCC_RTCCLKSOURCE_HSE_DIV15
DECL|RCC_RTCCLKSOURCE_HSE_DIV16|macro|RCC_RTCCLKSOURCE_HSE_DIV16
DECL|RCC_RTCCLKSOURCE_HSE_DIV17|macro|RCC_RTCCLKSOURCE_HSE_DIV17
DECL|RCC_RTCCLKSOURCE_HSE_DIV18|macro|RCC_RTCCLKSOURCE_HSE_DIV18
DECL|RCC_RTCCLKSOURCE_HSE_DIV19|macro|RCC_RTCCLKSOURCE_HSE_DIV19
DECL|RCC_RTCCLKSOURCE_HSE_DIV20|macro|RCC_RTCCLKSOURCE_HSE_DIV20
DECL|RCC_RTCCLKSOURCE_HSE_DIV21|macro|RCC_RTCCLKSOURCE_HSE_DIV21
DECL|RCC_RTCCLKSOURCE_HSE_DIV22|macro|RCC_RTCCLKSOURCE_HSE_DIV22
DECL|RCC_RTCCLKSOURCE_HSE_DIV23|macro|RCC_RTCCLKSOURCE_HSE_DIV23
DECL|RCC_RTCCLKSOURCE_HSE_DIV24|macro|RCC_RTCCLKSOURCE_HSE_DIV24
DECL|RCC_RTCCLKSOURCE_HSE_DIV25|macro|RCC_RTCCLKSOURCE_HSE_DIV25
DECL|RCC_RTCCLKSOURCE_HSE_DIV26|macro|RCC_RTCCLKSOURCE_HSE_DIV26
DECL|RCC_RTCCLKSOURCE_HSE_DIV27|macro|RCC_RTCCLKSOURCE_HSE_DIV27
DECL|RCC_RTCCLKSOURCE_HSE_DIV28|macro|RCC_RTCCLKSOURCE_HSE_DIV28
DECL|RCC_RTCCLKSOURCE_HSE_DIV29|macro|RCC_RTCCLKSOURCE_HSE_DIV29
DECL|RCC_RTCCLKSOURCE_HSE_DIV2|macro|RCC_RTCCLKSOURCE_HSE_DIV2
DECL|RCC_RTCCLKSOURCE_HSE_DIV30|macro|RCC_RTCCLKSOURCE_HSE_DIV30
DECL|RCC_RTCCLKSOURCE_HSE_DIV31|macro|RCC_RTCCLKSOURCE_HSE_DIV31
DECL|RCC_RTCCLKSOURCE_HSE_DIV3|macro|RCC_RTCCLKSOURCE_HSE_DIV3
DECL|RCC_RTCCLKSOURCE_HSE_DIV4|macro|RCC_RTCCLKSOURCE_HSE_DIV4
DECL|RCC_RTCCLKSOURCE_HSE_DIV5|macro|RCC_RTCCLKSOURCE_HSE_DIV5
DECL|RCC_RTCCLKSOURCE_HSE_DIV6|macro|RCC_RTCCLKSOURCE_HSE_DIV6
DECL|RCC_RTCCLKSOURCE_HSE_DIV7|macro|RCC_RTCCLKSOURCE_HSE_DIV7
DECL|RCC_RTCCLKSOURCE_HSE_DIV8|macro|RCC_RTCCLKSOURCE_HSE_DIV8
DECL|RCC_RTCCLKSOURCE_HSE_DIV9|macro|RCC_RTCCLKSOURCE_HSE_DIV9
DECL|RCC_RTCCLKSOURCE_HSE_DIVX|macro|RCC_RTCCLKSOURCE_HSE_DIVX
DECL|RCC_RTCCLKSOURCE_LSE|macro|RCC_RTCCLKSOURCE_LSE
DECL|RCC_RTCCLKSOURCE_LSI|macro|RCC_RTCCLKSOURCE_LSI
DECL|RCC_RTCCLKSOURCE_NO_CLK|macro|RCC_RTCCLKSOURCE_NO_CLK
DECL|RCC_RTCEN_BIT_NUMBER|macro|RCC_RTCEN_BIT_NUMBER
DECL|RCC_SYSCLKSOURCE_HSE|macro|RCC_SYSCLKSOURCE_HSE
DECL|RCC_SYSCLKSOURCE_HSI|macro|RCC_SYSCLKSOURCE_HSI
DECL|RCC_SYSCLKSOURCE_PLLCLK|macro|RCC_SYSCLKSOURCE_PLLCLK
DECL|RCC_SYSCLKSOURCE_PLLRCLK|macro|RCC_SYSCLKSOURCE_PLLRCLK
DECL|RCC_SYSCLKSOURCE_STATUS_HSE|macro|RCC_SYSCLKSOURCE_STATUS_HSE
DECL|RCC_SYSCLKSOURCE_STATUS_HSI|macro|RCC_SYSCLKSOURCE_STATUS_HSI
DECL|RCC_SYSCLKSOURCE_STATUS_PLLCLK|macro|RCC_SYSCLKSOURCE_STATUS_PLLCLK
DECL|RCC_SYSCLKSOURCE_STATUS_PLLRCLK|macro|RCC_SYSCLKSOURCE_STATUS_PLLRCLK
DECL|RCC_SYSCLK_DIV128|macro|RCC_SYSCLK_DIV128
DECL|RCC_SYSCLK_DIV16|macro|RCC_SYSCLK_DIV16
DECL|RCC_SYSCLK_DIV1|macro|RCC_SYSCLK_DIV1
DECL|RCC_SYSCLK_DIV256|macro|RCC_SYSCLK_DIV256
DECL|RCC_SYSCLK_DIV2|macro|RCC_SYSCLK_DIV2
DECL|RCC_SYSCLK_DIV4|macro|RCC_SYSCLK_DIV4
DECL|RCC_SYSCLK_DIV512|macro|RCC_SYSCLK_DIV512
DECL|RCC_SYSCLK_DIV64|macro|RCC_SYSCLK_DIV64
DECL|RCC_SYSCLK_DIV8|macro|RCC_SYSCLK_DIV8
DECL|SYSCLKSource|member|uint32_t SYSCLKSource; /*!< The clock source (SYSCLKS) used as system clock.
DECL|__HAL_RCC_ADC1_CLK_DISABLE|macro|__HAL_RCC_ADC1_CLK_DISABLE
DECL|__HAL_RCC_ADC1_CLK_ENABLE|macro|__HAL_RCC_ADC1_CLK_ENABLE
DECL|__HAL_RCC_ADC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC1_IS_CLK_DISABLED|macro|__HAL_RCC_ADC1_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC1_IS_CLK_ENABLED|macro|__HAL_RCC_ADC1_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC_FORCE_RESET|macro|__HAL_RCC_ADC_FORCE_RESET
DECL|__HAL_RCC_ADC_RELEASE_RESET|macro|__HAL_RCC_ADC_RELEASE_RESET
DECL|__HAL_RCC_AHB1_FORCE_RESET|macro|__HAL_RCC_AHB1_FORCE_RESET
DECL|__HAL_RCC_AHB1_RELEASE_RESET|macro|__HAL_RCC_AHB1_RELEASE_RESET
DECL|__HAL_RCC_APB1_FORCE_RESET|macro|__HAL_RCC_APB1_FORCE_RESET
DECL|__HAL_RCC_APB1_RELEASE_RESET|macro|__HAL_RCC_APB1_RELEASE_RESET
DECL|__HAL_RCC_APB2_FORCE_RESET|macro|__HAL_RCC_APB2_FORCE_RESET
DECL|__HAL_RCC_APB2_RELEASE_RESET|macro|__HAL_RCC_APB2_RELEASE_RESET
DECL|__HAL_RCC_BACKUPRESET_FORCE|macro|__HAL_RCC_BACKUPRESET_FORCE
DECL|__HAL_RCC_BACKUPRESET_RELEASE|macro|__HAL_RCC_BACKUPRESET_RELEASE
DECL|__HAL_RCC_CLEAR_IT|macro|__HAL_RCC_CLEAR_IT
DECL|__HAL_RCC_CLEAR_RESET_FLAGS|macro|__HAL_RCC_CLEAR_RESET_FLAGS
DECL|__HAL_RCC_DISABLE_IT|macro|__HAL_RCC_DISABLE_IT
DECL|__HAL_RCC_DMA1_CLK_DISABLE|macro|__HAL_RCC_DMA1_CLK_DISABLE
DECL|__HAL_RCC_DMA1_CLK_ENABLE|macro|__HAL_RCC_DMA1_CLK_ENABLE
DECL|__HAL_RCC_DMA1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA1_FORCE_RESET|macro|__HAL_RCC_DMA1_FORCE_RESET
DECL|__HAL_RCC_DMA1_IS_CLK_DISABLED|macro|__HAL_RCC_DMA1_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA1_IS_CLK_ENABLED|macro|__HAL_RCC_DMA1_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA1_RELEASE_RESET|macro|__HAL_RCC_DMA1_RELEASE_RESET
DECL|__HAL_RCC_DMA2_CLK_DISABLE|macro|__HAL_RCC_DMA2_CLK_DISABLE
DECL|__HAL_RCC_DMA2_CLK_ENABLE|macro|__HAL_RCC_DMA2_CLK_ENABLE
DECL|__HAL_RCC_DMA2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA2_FORCE_RESET|macro|__HAL_RCC_DMA2_FORCE_RESET
DECL|__HAL_RCC_DMA2_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA2_RELEASE_RESET|macro|__HAL_RCC_DMA2_RELEASE_RESET
DECL|__HAL_RCC_ENABLE_IT|macro|__HAL_RCC_ENABLE_IT
DECL|__HAL_RCC_GET_FLAG|macro|__HAL_RCC_GET_FLAG
DECL|__HAL_RCC_GET_IT|macro|__HAL_RCC_GET_IT
DECL|__HAL_RCC_GET_PLL_OSCSOURCE|macro|__HAL_RCC_GET_PLL_OSCSOURCE
DECL|__HAL_RCC_GET_RTC_HSE_PRESCALER|macro|__HAL_RCC_GET_RTC_HSE_PRESCALER
DECL|__HAL_RCC_GET_RTC_SOURCE|macro|__HAL_RCC_GET_RTC_SOURCE
DECL|__HAL_RCC_GET_SYSCLK_SOURCE|macro|__HAL_RCC_GET_SYSCLK_SOURCE
DECL|__HAL_RCC_GPIOA_CLK_DISABLE|macro|__HAL_RCC_GPIOA_CLK_DISABLE
DECL|__HAL_RCC_GPIOA_CLK_ENABLE|macro|__HAL_RCC_GPIOA_CLK_ENABLE
DECL|__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOA_FORCE_RESET|macro|__HAL_RCC_GPIOA_FORCE_RESET
DECL|__HAL_RCC_GPIOA_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOA_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOA_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOA_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOA_RELEASE_RESET|macro|__HAL_RCC_GPIOA_RELEASE_RESET
DECL|__HAL_RCC_GPIOB_CLK_DISABLE|macro|__HAL_RCC_GPIOB_CLK_DISABLE
DECL|__HAL_RCC_GPIOB_CLK_ENABLE|macro|__HAL_RCC_GPIOB_CLK_ENABLE
DECL|__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOB_FORCE_RESET|macro|__HAL_RCC_GPIOB_FORCE_RESET
DECL|__HAL_RCC_GPIOB_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOB_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOB_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOB_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOB_RELEASE_RESET|macro|__HAL_RCC_GPIOB_RELEASE_RESET
DECL|__HAL_RCC_GPIOC_CLK_DISABLE|macro|__HAL_RCC_GPIOC_CLK_DISABLE
DECL|__HAL_RCC_GPIOC_CLK_ENABLE|macro|__HAL_RCC_GPIOC_CLK_ENABLE
DECL|__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOC_FORCE_RESET|macro|__HAL_RCC_GPIOC_FORCE_RESET
DECL|__HAL_RCC_GPIOC_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOC_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOC_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOC_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOC_RELEASE_RESET|macro|__HAL_RCC_GPIOC_RELEASE_RESET
DECL|__HAL_RCC_GPIOH_CLK_DISABLE|macro|__HAL_RCC_GPIOH_CLK_DISABLE
DECL|__HAL_RCC_GPIOH_CLK_ENABLE|macro|__HAL_RCC_GPIOH_CLK_ENABLE
DECL|__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOH_FORCE_RESET|macro|__HAL_RCC_GPIOH_FORCE_RESET
DECL|__HAL_RCC_GPIOH_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOH_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOH_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOH_RELEASE_RESET|macro|__HAL_RCC_GPIOH_RELEASE_RESET
DECL|__HAL_RCC_HSE_CONFIG|macro|__HAL_RCC_HSE_CONFIG
DECL|__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST|macro|__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
DECL|__HAL_RCC_HSI_DISABLE|macro|__HAL_RCC_HSI_DISABLE
DECL|__HAL_RCC_HSI_ENABLE|macro|__HAL_RCC_HSI_ENABLE
DECL|__HAL_RCC_I2C1_CLK_DISABLE|macro|__HAL_RCC_I2C1_CLK_DISABLE
DECL|__HAL_RCC_I2C1_CLK_ENABLE|macro|__HAL_RCC_I2C1_CLK_ENABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C1_FORCE_RESET|macro|__HAL_RCC_I2C1_FORCE_RESET
DECL|__HAL_RCC_I2C1_IS_CLK_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C1_RELEASE_RESET|macro|__HAL_RCC_I2C1_RELEASE_RESET
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_LSE_CONFIG|macro|__HAL_RCC_LSE_CONFIG
DECL|__HAL_RCC_LSI_DISABLE|macro|__HAL_RCC_LSI_DISABLE
DECL|__HAL_RCC_LSI_ENABLE|macro|__HAL_RCC_LSI_ENABLE
DECL|__HAL_RCC_MCO1_CONFIG|macro|__HAL_RCC_MCO1_CONFIG
DECL|__HAL_RCC_MCO2_CONFIG|macro|__HAL_RCC_MCO2_CONFIG
DECL|__HAL_RCC_PLL_DISABLE|macro|__HAL_RCC_PLL_DISABLE
DECL|__HAL_RCC_PLL_ENABLE|macro|__HAL_RCC_PLL_ENABLE
DECL|__HAL_RCC_PLL_PLLM_CONFIG|macro|__HAL_RCC_PLL_PLLM_CONFIG
DECL|__HAL_RCC_PLL_PLLSOURCE_CONFIG|macro|__HAL_RCC_PLL_PLLSOURCE_CONFIG
DECL|__HAL_RCC_PWR_CLK_DISABLE|macro|__HAL_RCC_PWR_CLK_DISABLE
DECL|__HAL_RCC_PWR_CLK_ENABLE|macro|__HAL_RCC_PWR_CLK_ENABLE
DECL|__HAL_RCC_PWR_CLK_SLEEP_DISABLE|macro|__HAL_RCC_PWR_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_PWR_CLK_SLEEP_ENABLE|macro|__HAL_RCC_PWR_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_PWR_FORCE_RESET|macro|__HAL_RCC_PWR_FORCE_RESET
DECL|__HAL_RCC_PWR_IS_CLK_DISABLED|macro|__HAL_RCC_PWR_IS_CLK_DISABLED
DECL|__HAL_RCC_PWR_IS_CLK_ENABLED|macro|__HAL_RCC_PWR_IS_CLK_ENABLED
DECL|__HAL_RCC_PWR_RELEASE_RESET|macro|__HAL_RCC_PWR_RELEASE_RESET
DECL|__HAL_RCC_RTC_CLKPRESCALER|macro|__HAL_RCC_RTC_CLKPRESCALER
DECL|__HAL_RCC_RTC_CONFIG|macro|__HAL_RCC_RTC_CONFIG
DECL|__HAL_RCC_RTC_DISABLE|macro|__HAL_RCC_RTC_DISABLE
DECL|__HAL_RCC_RTC_ENABLE|macro|__HAL_RCC_RTC_ENABLE
DECL|__HAL_RCC_SPI1_CLK_DISABLE|macro|__HAL_RCC_SPI1_CLK_DISABLE
DECL|__HAL_RCC_SPI1_CLK_ENABLE|macro|__HAL_RCC_SPI1_CLK_ENABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_IS_CLK_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SYSCFG_CLK_DISABLE|macro|__HAL_RCC_SYSCFG_CLK_DISABLE
DECL|__HAL_RCC_SYSCFG_CLK_ENABLE|macro|__HAL_RCC_SYSCFG_CLK_ENABLE
DECL|__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SYSCFG_FORCE_RESET|macro|__HAL_RCC_SYSCFG_FORCE_RESET
DECL|__HAL_RCC_SYSCFG_IS_CLK_DISABLED|macro|__HAL_RCC_SYSCFG_IS_CLK_DISABLED
DECL|__HAL_RCC_SYSCFG_IS_CLK_ENABLED|macro|__HAL_RCC_SYSCFG_IS_CLK_ENABLED
DECL|__HAL_RCC_SYSCFG_RELEASE_RESET|macro|__HAL_RCC_SYSCFG_RELEASE_RESET
DECL|__HAL_RCC_SYSCLK_CONFIG|macro|__HAL_RCC_SYSCLK_CONFIG
DECL|__HAL_RCC_TIM11_CLK_DISABLE|macro|__HAL_RCC_TIM11_CLK_DISABLE
DECL|__HAL_RCC_TIM11_CLK_ENABLE|macro|__HAL_RCC_TIM11_CLK_ENABLE
DECL|__HAL_RCC_TIM11_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM11_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM11_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM11_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM11_FORCE_RESET|macro|__HAL_RCC_TIM11_FORCE_RESET
DECL|__HAL_RCC_TIM11_IS_CLK_DISABLED|macro|__HAL_RCC_TIM11_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM11_IS_CLK_ENABLED|macro|__HAL_RCC_TIM11_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM11_RELEASE_RESET|macro|__HAL_RCC_TIM11_RELEASE_RESET
DECL|__HAL_RCC_TIM1_CLK_DISABLE|macro|__HAL_RCC_TIM1_CLK_DISABLE
DECL|__HAL_RCC_TIM1_CLK_ENABLE|macro|__HAL_RCC_TIM1_CLK_ENABLE
DECL|__HAL_RCC_TIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM1_FORCE_RESET|macro|__HAL_RCC_TIM1_FORCE_RESET
DECL|__HAL_RCC_TIM1_IS_CLK_DISABLED|macro|__HAL_RCC_TIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM1_IS_CLK_ENABLED|macro|__HAL_RCC_TIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM1_RELEASE_RESET|macro|__HAL_RCC_TIM1_RELEASE_RESET
DECL|__HAL_RCC_TIM5_CLK_DISABLE|macro|__HAL_RCC_TIM5_CLK_DISABLE
DECL|__HAL_RCC_TIM5_CLK_ENABLE|macro|__HAL_RCC_TIM5_CLK_ENABLE
DECL|__HAL_RCC_TIM5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM5_FORCE_RESET|macro|__HAL_RCC_TIM5_FORCE_RESET
DECL|__HAL_RCC_TIM5_IS_CLK_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM5_RELEASE_RESET|macro|__HAL_RCC_TIM5_RELEASE_RESET
DECL|__HAL_RCC_TIM9_CLK_DISABLE|macro|__HAL_RCC_TIM9_CLK_DISABLE
DECL|__HAL_RCC_TIM9_CLK_ENABLE|macro|__HAL_RCC_TIM9_CLK_ENABLE
DECL|__HAL_RCC_TIM9_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM9_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM9_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM9_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM9_FORCE_RESET|macro|__HAL_RCC_TIM9_FORCE_RESET
DECL|__HAL_RCC_TIM9_IS_CLK_DISABLED|macro|__HAL_RCC_TIM9_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM9_IS_CLK_ENABLED|macro|__HAL_RCC_TIM9_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM9_RELEASE_RESET|macro|__HAL_RCC_TIM9_RELEASE_RESET
DECL|__HAL_RCC_USART1_CLK_DISABLE|macro|__HAL_RCC_USART1_CLK_DISABLE
DECL|__HAL_RCC_USART1_CLK_ENABLE|macro|__HAL_RCC_USART1_CLK_ENABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART1_FORCE_RESET|macro|__HAL_RCC_USART1_FORCE_RESET
DECL|__HAL_RCC_USART1_IS_CLK_DISABLED|macro|__HAL_RCC_USART1_IS_CLK_DISABLED
DECL|__HAL_RCC_USART1_IS_CLK_ENABLED|macro|__HAL_RCC_USART1_IS_CLK_ENABLED
DECL|__HAL_RCC_USART1_RELEASE_RESET|macro|__HAL_RCC_USART1_RELEASE_RESET
DECL|__HAL_RCC_USART2_CLK_DISABLE|macro|__HAL_RCC_USART2_CLK_DISABLE
DECL|__HAL_RCC_USART2_CLK_ENABLE|macro|__HAL_RCC_USART2_CLK_ENABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART2_FORCE_RESET|macro|__HAL_RCC_USART2_FORCE_RESET
DECL|__HAL_RCC_USART2_IS_CLK_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_ENABLED
DECL|__HAL_RCC_USART2_RELEASE_RESET|macro|__HAL_RCC_USART2_RELEASE_RESET
DECL|__HAL_RCC_USART6_CLK_DISABLE|macro|__HAL_RCC_USART6_CLK_DISABLE
DECL|__HAL_RCC_USART6_CLK_ENABLE|macro|__HAL_RCC_USART6_CLK_ENABLE
DECL|__HAL_RCC_USART6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART6_FORCE_RESET|macro|__HAL_RCC_USART6_FORCE_RESET
DECL|__HAL_RCC_USART6_IS_CLK_DISABLED|macro|__HAL_RCC_USART6_IS_CLK_DISABLED
DECL|__HAL_RCC_USART6_IS_CLK_ENABLED|macro|__HAL_RCC_USART6_IS_CLK_ENABLED
DECL|__HAL_RCC_USART6_RELEASE_RESET|macro|__HAL_RCC_USART6_RELEASE_RESET
DECL|__HAL_RCC_WWDG_CLK_DISABLE|macro|__HAL_RCC_WWDG_CLK_DISABLE
DECL|__HAL_RCC_WWDG_CLK_ENABLE|macro|__HAL_RCC_WWDG_CLK_ENABLE
DECL|__HAL_RCC_WWDG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_WWDG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_WWDG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_WWDG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_WWDG_FORCE_RESET|macro|__HAL_RCC_WWDG_FORCE_RESET
DECL|__HAL_RCC_WWDG_IS_CLK_DISABLED|macro|__HAL_RCC_WWDG_IS_CLK_DISABLED
DECL|__HAL_RCC_WWDG_IS_CLK_ENABLED|macro|__HAL_RCC_WWDG_IS_CLK_ENABLED
DECL|__HAL_RCC_WWDG_RELEASE_RESET|macro|__HAL_RCC_WWDG_RELEASE_RESET
DECL|__STM32F4xx_HAL_RCC_H|macro|__STM32F4xx_HAL_RCC_H
