// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2023 Lothar Waßmann <LW@KARO-electronics.de>
 */

/dts-v1/;

#include "imx93-karo.dtsi"

/ {
	model = "Ka-Ro electronics GmbH TX93-5210 (NXP i.MX93) module";
	compatible = "karo,tx93-5210", "fsl,imx93";
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos_rmii &pinctrl_ethphy0_rst>;
	assigned-clock-rates = <0 50000000>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&buck4>;
	phy-reset-gpios = <&gpio4 13 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <25000>; /* µs */
	phy-reset-post-delay = <10>; /* µs */
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <2500000>;

		ethphy0: ethernet-phy@0 {
			reg = <0>;
			clocks = <&clk IMX93_CLK_ENET>;
			smsc,disable-energy-detect;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec_rgmii>;
	phy-supply = <&buck4>;
	status = "disabled";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <2500000>;
	};
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi>;
	status = "okay";

	flash0: flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <80000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <1>;
	};
};

&lpspi3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi3 &pinctrl_lpspi3_cs>;
	spi-max-frequency = <25000000>;
};

&lpuart1 { /* console */
	pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_rtscts>;
	uart-has-rtscts;
};

&lpuart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "disabled";
};

&lpuart3 {
	pinctrl-0 = <&pinctrl_uart3 &pinctrl_uart3_rtscts>;
	uart-has-rtscts;
};

&iomuxc {
	pinctrl-names = "default";
	status = "okay";

	pinctrl_eqos_rmii: eqos-rmiigrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x57e
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x17e
			MX93_PAD_ENET1_TD2__CCM_ENET_QOS_CLOCK_GENERATE_REF_CLK	0x4000017e
			/* SMSC LAN8710 Strap pins: MODE0 */
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x37e
			/* MODE1 */
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x37e
			/* MODE2 (external Pullup) */
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x37e
			/* PHYAD0 */
			MX93_PAD_ENET1_RXC__ENET_QOS_RX_ER			0x57e

			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x57e
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
		>;
	};

	pinctrl_ethphy0_rst: ethphy0-rstgrp {
		fsl,pins = <
			MX93_PAD_ENET1_RD3__GPIO4_IO13				0x4000017e
		>;
	};

	pinctrl_fec_rgmii: fec-rgmiigrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__ENET1_MDC				0x57e
			MX93_PAD_ENET2_MDIO__ENET1_MDIO				0x17e
			/* KSZ9031 Strap pins: MODE0 */
			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0			0x37e
			/* MODE1 */
			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1			0x37e
			/* MODE2 */
			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2			0x37e
			/* MODE3 */
			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3			0x37e
			/* CLK125_EN */
			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL		0x57e

			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC			0x5fe
			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0			0x57e
			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1			0x57e
			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2			0x57e
			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3			0x57e
			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC			0x5fe
			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL		0x57e
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO25__CAN2_TX				0x139e
			MX93_PAD_GPIO_IO27__CAN2_RX				0x139e
		>;
	};

	pinctrl_flexspi: flexspigrp {
		fsl,pins = <
			MX93_PAD_SD3_CMD__FLEXSPI1_A_SS0_B			0x3fe
			MX93_PAD_SD1_DATA3__FLEXSPI1_A_SS1_B			0x3fe
			MX93_PAD_SD3_CLK__FLEXSPI1_A_SCLK			0x3fe
			MX93_PAD_SD1_STROBE__FLEXSPI1_A_DQS			0x3fe
			MX93_PAD_SD3_DATA0__FLEXSPI1_A_DATA00			0x3fe
			MX93_PAD_SD3_DATA1__FLEXSPI1_A_DATA01			0x3fe
			MX93_PAD_SD3_DATA2__FLEXSPI1_A_DATA02			0x3fe
			MX93_PAD_SD3_DATA3__FLEXSPI1_A_DATA03			0x3fe
			MX93_PAD_SD1_DATA4__FLEXSPI1_A_DATA04			0x3fe
			MX93_PAD_SD1_DATA5__FLEXSPI1_A_DATA05			0x3fe
			MX93_PAD_SD1_DATA6__FLEXSPI1_A_DATA06			0x3fe
			MX93_PAD_SD1_DATA7__FLEXSPI1_A_DATA07			0x3fe
		>;
	};

	pinctrl_lpspi3: lpspi3-grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO09__LPSPI3_SIN				0x131e
			MX93_PAD_GPIO_IO10__LPSPI3_SOUT				0x011e
			MX93_PAD_GPIO_IO11__LPSPI3_SCK				0x011e
		>;
	};

	pinctrl_lpspi3_cs: lpspi3-csgrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO08__GPIO2_IO08				0x4000121e
		>;
	};

	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX93_PAD_WDOG_ANY__GPIO1_IO15				0x31e
		>;
	};

	pinctrl_uart1_rtscts: uart1-rtsctsgrp {
		fsl,pins = <
			MX93_PAD_UART2_RXD__LPUART1_CTS_B			0x31e
			MX93_PAD_UART2_TXD__LPUART1_RTS_B			0x31e
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX93_PAD_UART2_TXD__LPUART2_TX				0x31e
			MX93_PAD_UART2_RXD__LPUART2_RX				0x31e
		>;
	};

	pinctrl_uart3_rtscts: uart3-rtsctsgrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO16__LPUART3_CTS_B			0x31e
			MX93_PAD_GPIO_IO17__LPUART3_RTS_B			0x31e
		>;
	};
};
