INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_back_rom/sim/mai_back_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_back_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_forward_rom/sim/mai_forward_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_forward_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_stand_rom/sim/mai_stand_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_stand_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/scene_rom/sim/scene_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scene_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_0/sim/mb_block_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.ip_user_files/bd/mb_block/sim/mb_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1TK4492
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_UT2LJ
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1ST4AV9
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1VI1NO
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1SCR8U8
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_2FAMHT
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1QRRYF7
INFO: [VRFC 10-311] analyzing module mb_block
INFO: [VRFC 10-311] analyzing module mb_block_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_G5BFEQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_5YIJ0K
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6.2_provided/design_source/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6.2_provided/design_source/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6.2_provided/design_source/hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.srcs/sources_1/imports/mai_back/mai_back_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/mai_back/mai_back_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_back_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.srcs/sources_1/imports/mai_forward/mai_forward_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/mai_forward/mai_forward_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_forward_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.srcs/sources_1/imports/mai_stand/mai_stand_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_stand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/mai_stand/mai_stand_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mai_stand_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.srcs/sources_1/imports/scene/scene_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scene_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6_1.srcs/sources_1/imports/scene/scene_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scene_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yunxuan5/KOF-94/lab6_1/lab6.2_provided/design_source/mb_usb_hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_top
