Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    FIRAS-AIRTOP
Date:        Thu Nov 25 14:43:36 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro tens_syn.prj
ProductType: synplify_pro




log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Thu Nov 25 14:43:36 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Thu Nov 25 14:43:36 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Thu Nov 25 14:43:36 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Thu Nov 25 14:43:36 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Thu Nov 25 14:43:40 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Thu Nov 25 14:43:40 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Thu Nov 25 14:43:40 2021
compiler exited with errors
Job failed on: tens_syn|tens_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synlog\tens_compiler.srr"
# Thu Nov 25 14:43:40 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on tens_syn|tens_Implmnt
Complete: Compile on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Opening object source file c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\tens\tens_implmnt\tens.srr
Opening object source file c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\counter.vhd
Opening object source file c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\counter.vhd
Opening object source file c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\top.vhd
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Thu Nov 25 14:47:53 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Thu Nov 25 14:47:53 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Thu Nov 25 14:47:53 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Thu Nov 25 14:47:55 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Thu Nov 25 14:47:55 2021

multi_srs_gen completed
# Thu Nov 25 14:47:55 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Thu Nov 25 14:47:55 2021

premap completed with warnings
# Thu Nov 25 14:47:56 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Thu Nov 25 14:47:56 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Thu Nov 25 14:47:56 2021
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Thu Nov 25 14:48:04 2021

Return Code: 1
Run Time:00h:00m:08s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=12
@N Implementation 'C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_syn.prj|tens_Implmnt' design hierarchy loaded from database
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:25 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:25 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:25 2021

compiler completed
# Thu Nov 25 14:50:25 2021

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:25 2021
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:26 2021
Up-To-Date: premap. No run necessary
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:26 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:26 2021
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:34 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:34 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:34 2021

compiler completed
# Thu Nov 25 14:50:34 2021

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:34 2021
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:34 2021
Up-To-Date: premap. No run necessary
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:34 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Thu Nov 25 14:50:34 2021
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
exit status=2
