Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 21:25:09 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_12_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 Delay1No2_instance/Y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Product_3_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 2.198ns (67.197%)  route 1.073ns (32.803%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 6.368 - 4.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.104ns (routing 0.921ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.836ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=47335, routed)       2.104     3.041    Delay1No2_instance/clk_IBUF_BUFG
    SLICE_X158Y326       FDCE                                         r  Delay1No2_instance/Y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y326       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.121 f  Delay1No2_instance/Y_reg[13]/Q
                         net (fo=1, routed)           1.059     4.180    Product_3_impl_instance/SignificandMultiplication/RR/B[13]
    DSP48E2_X16Y132      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     4.331 r  Product_3_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     4.331    Product_3_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X16Y132      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     4.404 r  Product_3_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     4.404    Product_3_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X16Y132      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     5.013 f  Product_3_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     5.013    Product_3_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.V<41>
    DSP48E2_X16Y132      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     5.059 r  Product_3_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     5.059    Product_3_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.V_DATA<41>
    DSP48E2_X16Y132      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     5.630 f  Product_3_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.630    Product_3_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y132      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.752 r  Product_3_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.766    Product_3_impl_instance/SignificandMultiplication/RR__0/PCIN[47]
    DSP48E2_X16Y133      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.312 r  Product_3_impl_instance/SignificandMultiplication/RR__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.312    Product_3_impl_instance/SignificandMultiplication/RR__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X16Y133      DSP_OUTPUT                                   r  Product_3_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=47335, routed)       1.721     6.368    Product_3_impl_instance/SignificandMultiplication/RR__0/CLK
    DSP48E2_X16Y133      DSP_OUTPUT                                   r  Product_3_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.429     6.796    
                         clock uncertainty           -0.035     6.761    
    DSP48E2_X16Y133      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     6.776    Product_3_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.776    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  0.464    




