<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>DoxygenADC: io_uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">DoxygenADC
   &#160;<span id="projectnumber">0.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">io_uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;inttypes.h&gt;</code><br />
</div>
<p><a href="io__uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__options__t.html">uart_options_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a36b08a2623a7c2c8862071efe1a3ca61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a36b08a2623a7c2c8862071efe1a3ca61">UART_CR</a>&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#a56e3dd29f98c855c41922eaa1980192a">p_UART_CR</a>)</td></tr>
<tr class="separator:a36b08a2623a7c2c8862071efe1a3ca61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418f88e1aada647acf39f1d1076e9e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a418f88e1aada647acf39f1d1076e9e30">UART_MR</a>&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#ae0f3c16dad675a4caff8c68074b1860b">p_UART_MR</a>)</td></tr>
<tr class="separator:a418f88e1aada647acf39f1d1076e9e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88135060cd7c85ef5c49d605ea9b4cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a88135060cd7c85ef5c49d605ea9b4cae">UART_SR</a>&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#aa680e72191a3d5117deb50ee5ef347ce">p_UART_SR</a>)</td></tr>
<tr class="separator:a88135060cd7c85ef5c49d605ea9b4cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1d9e511e1020db09f787660371e927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a6b1d9e511e1020db09f787660371e927">UART_RHR</a>&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#aae9c8411650abd421a68e1713de7957e">p_UART_RHR</a>)</td></tr>
<tr class="separator:a6b1d9e511e1020db09f787660371e927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a676f075475e46d27eb878977b867ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a7a676f075475e46d27eb878977b867ec">UART_THR</a>&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#aff17cb9f3054561b51a1bf630c0b8e14">p_UART_THR</a>)</td></tr>
<tr class="separator:a7a676f075475e46d27eb878977b867ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2673da4a056a3a6c5a4cc5eda70224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a3e2673da4a056a3a6c5a4cc5eda70224">UART_BRGR</a>&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#a436973cf8ed314408efb63d21f25c3a7">p_UART_BRGR</a>)</td></tr>
<tr class="separator:a3e2673da4a056a3a6c5a4cc5eda70224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2193c2bb327b5df1c99da7956a07031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ab2193c2bb327b5df1c99da7956a07031">UART_CR_RSTRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ab2193c2bb327b5df1c99da7956a07031"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Receiver  <a href="#ab2193c2bb327b5df1c99da7956a07031">More...</a><br /></td></tr>
<tr class="separator:ab2193c2bb327b5df1c99da7956a07031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb048d2ffec0172e0845678f564a1b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#adb048d2ffec0172e0845678f564a1b4a">UART_CR_RSTTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:adb048d2ffec0172e0845678f564a1b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Transmitter  <a href="#adb048d2ffec0172e0845678f564a1b4a">More...</a><br /></td></tr>
<tr class="separator:adb048d2ffec0172e0845678f564a1b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c00b17618413c54bda1d45350afb693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a5c00b17618413c54bda1d45350afb693">UART_CR_RXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5c00b17618413c54bda1d45350afb693"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Receiver Enable  <a href="#a5c00b17618413c54bda1d45350afb693">More...</a><br /></td></tr>
<tr class="separator:a5c00b17618413c54bda1d45350afb693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc6e9b08440c7c0c79312f16b66b5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a8fc6e9b08440c7c0c79312f16b66b5a8">UART_CR_RXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a8fc6e9b08440c7c0c79312f16b66b5a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Receiver Disable  <a href="#a8fc6e9b08440c7c0c79312f16b66b5a8">More...</a><br /></td></tr>
<tr class="separator:a8fc6e9b08440c7c0c79312f16b66b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a305762b980c740221e6ead8d8aee87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a8a305762b980c740221e6ead8d8aee87">UART_CR_TXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a8a305762b980c740221e6ead8d8aee87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Transmitter Enable  <a href="#a8a305762b980c740221e6ead8d8aee87">More...</a><br /></td></tr>
<tr class="separator:a8a305762b980c740221e6ead8d8aee87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab822b68f656ad659006963366cd63ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ab822b68f656ad659006963366cd63ce1">UART_CR_TXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ab822b68f656ad659006963366cd63ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Transmitter Disable  <a href="#ab822b68f656ad659006963366cd63ce1">More...</a><br /></td></tr>
<tr class="separator:ab822b68f656ad659006963366cd63ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3208ecbd03dcec5be5637b0b4e117ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ac3208ecbd03dcec5be5637b0b4e117ab">UART_CR_RSTSTA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ac3208ecbd03dcec5be5637b0b4e117ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Status Bits  <a href="#ac3208ecbd03dcec5be5637b0b4e117ab">More...</a><br /></td></tr>
<tr class="separator:ac3208ecbd03dcec5be5637b0b4e117ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb97930851d207741b391ee435edf0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#adb97930851d207741b391ee435edf0de">UART_MR_PAR_Pos</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:adb97930851d207741b391ee435edf0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6472604aeb31778a318a83233c4d8608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a6472604aeb31778a318a83233c4d8608">UART_MR_PAR_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; UART_MR_PAR_Pos)</td></tr>
<tr class="memdesc:a6472604aeb31778a318a83233c4d8608"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Parity Type  <a href="#a6472604aeb31778a318a83233c4d8608">More...</a><br /></td></tr>
<tr class="separator:a6472604aeb31778a318a83233c4d8608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e1dbcc23c373c5f04c6ab379358667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a58e1dbcc23c373c5f04c6ab379358667">UART_MR_PAR_EVEN</a>&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a58e1dbcc23c373c5f04c6ab379358667"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Even Parity  <a href="#a58e1dbcc23c373c5f04c6ab379358667">More...</a><br /></td></tr>
<tr class="separator:a58e1dbcc23c373c5f04c6ab379358667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a8c07ddf3d0b3b5ff6a5da3deb16305c1">UART_MR_PAR_ODD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Odd Parity  <a href="#a8c07ddf3d0b3b5ff6a5da3deb16305c1">More...</a><br /></td></tr>
<tr class="separator:a8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317b78316846e62f55091f9efd658ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a317b78316846e62f55091f9efd658ba7">UART_MR_PAR_SPACE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a317b78316846e62f55091f9efd658ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Space: parity forced to 0  <a href="#a317b78316846e62f55091f9efd658ba7">More...</a><br /></td></tr>
<tr class="separator:a317b78316846e62f55091f9efd658ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad544c514b6bd05c616ea9d470b96a72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad544c514b6bd05c616ea9d470b96a72f">UART_MR_PAR_MARK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ad544c514b6bd05c616ea9d470b96a72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Mark: parity forced to 1  <a href="#ad544c514b6bd05c616ea9d470b96a72f">More...</a><br /></td></tr>
<tr class="separator:ad544c514b6bd05c616ea9d470b96a72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af355d1f016ec0085bc24f4ad2b31bd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#af355d1f016ec0085bc24f4ad2b31bd30">UART_MR_PAR_NO</a>&#160;&#160;&#160;(0x4u &lt;&lt; 9)</td></tr>
<tr class="memdesc:af355d1f016ec0085bc24f4ad2b31bd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) No Parity  <a href="#af355d1f016ec0085bc24f4ad2b31bd30">More...</a><br /></td></tr>
<tr class="separator:af355d1f016ec0085bc24f4ad2b31bd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe17e107662fa9f0d34d964911eb4bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#adbe17e107662fa9f0d34d964911eb4bb">UART_MR_CHMODE_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:adbe17e107662fa9f0d34d964911eb4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4c24ca9b88ad0fcc45c6525705d23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aae4c24ca9b88ad0fcc45c6525705d23c">UART_MR_CHMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; UART_MR_CHMODE_Pos)</td></tr>
<tr class="memdesc:aae4c24ca9b88ad0fcc45c6525705d23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Channel Mode  <a href="#aae4c24ca9b88ad0fcc45c6525705d23c">More...</a><br /></td></tr>
<tr class="separator:aae4c24ca9b88ad0fcc45c6525705d23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2761793c6a7ac89444965deb9147b9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a2761793c6a7ac89444965deb9147b9c7">UART_MR_CHMODE_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a2761793c6a7ac89444965deb9147b9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Normal Mode  <a href="#a2761793c6a7ac89444965deb9147b9c7">More...</a><br /></td></tr>
<tr class="separator:a2761793c6a7ac89444965deb9147b9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a3e7e86c1dbd250fe7a0edd0a0bf712d1">UART_MR_CHMODE_AUTOMATIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Automatic Echo  <a href="#a3e7e86c1dbd250fe7a0edd0a0bf712d1">More...</a><br /></td></tr>
<tr class="separator:a3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdee7be5b1c4193e9b5db7a4470af3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#accdee7be5b1c4193e9b5db7a4470af3d">UART_MR_CHMODE_LOCAL_LOOPBACK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td></tr>
<tr class="memdesc:accdee7be5b1c4193e9b5db7a4470af3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Local Loopback  <a href="#accdee7be5b1c4193e9b5db7a4470af3d">More...</a><br /></td></tr>
<tr class="separator:accdee7be5b1c4193e9b5db7a4470af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8418adfee235ea37e74a0d9222724c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a8418adfee235ea37e74a0d9222724c13">UART_MR_CHMODE_REMOTE_LOOPBACK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a8418adfee235ea37e74a0d9222724c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Remote Loopback  <a href="#a8418adfee235ea37e74a0d9222724c13">More...</a><br /></td></tr>
<tr class="separator:a8418adfee235ea37e74a0d9222724c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91205d0a3bd44a7b29497c1035725f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ae91205d0a3bd44a7b29497c1035725f5">UART_IER_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae91205d0a3bd44a7b29497c1035725f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable RXRDY Interrupt  <a href="#ae91205d0a3bd44a7b29497c1035725f5">More...</a><br /></td></tr>
<tr class="separator:ae91205d0a3bd44a7b29497c1035725f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7442c681ca6f58db5bfa79fa74942bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a7442c681ca6f58db5bfa79fa74942bc1">UART_IER_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a7442c681ca6f58db5bfa79fa74942bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable TXRDY Interrupt  <a href="#a7442c681ca6f58db5bfa79fa74942bc1">More...</a><br /></td></tr>
<tr class="separator:a7442c681ca6f58db5bfa79fa74942bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0035b86bd77cd0773d14164fb030828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad0035b86bd77cd0773d14164fb030828">UART_IER_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ad0035b86bd77cd0773d14164fb030828"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable End of Receive Transfer Interrupt  <a href="#ad0035b86bd77cd0773d14164fb030828">More...</a><br /></td></tr>
<tr class="separator:ad0035b86bd77cd0773d14164fb030828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69cf2f4ded77a2f01f0d8fd60931477e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a69cf2f4ded77a2f01f0d8fd60931477e">UART_IER_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a69cf2f4ded77a2f01f0d8fd60931477e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable End of Transmit Interrupt  <a href="#a69cf2f4ded77a2f01f0d8fd60931477e">More...</a><br /></td></tr>
<tr class="separator:a69cf2f4ded77a2f01f0d8fd60931477e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173a502ba67a72b18825ac86c9d4ab2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a173a502ba67a72b18825ac86c9d4ab2d">UART_IER_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a173a502ba67a72b18825ac86c9d4ab2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Overrun Error Interrupt  <a href="#a173a502ba67a72b18825ac86c9d4ab2d">More...</a><br /></td></tr>
<tr class="separator:a173a502ba67a72b18825ac86c9d4ab2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b48d18e45d9044a4b3f05a4cafa2f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a7b48d18e45d9044a4b3f05a4cafa2f47">UART_IER_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a7b48d18e45d9044a4b3f05a4cafa2f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Framing Error Interrupt  <a href="#a7b48d18e45d9044a4b3f05a4cafa2f47">More...</a><br /></td></tr>
<tr class="separator:a7b48d18e45d9044a4b3f05a4cafa2f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#acc9ba611c50f7b0bfe1cc1ce07abdbc7">UART_IER_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:acc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Parity Error Interrupt  <a href="#acc9ba611c50f7b0bfe1cc1ce07abdbc7">More...</a><br /></td></tr>
<tr class="separator:acc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb01f4aeae498bfbf583c41acfbd778a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#afb01f4aeae498bfbf583c41acfbd778a">UART_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:afb01f4aeae498bfbf583c41acfbd778a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable TXEMPTY Interrupt  <a href="#afb01f4aeae498bfbf583c41acfbd778a">More...</a><br /></td></tr>
<tr class="separator:afb01f4aeae498bfbf583c41acfbd778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d77269c182d6f711a41ba4cdb4358e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a76d77269c182d6f711a41ba4cdb4358e">UART_IER_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a76d77269c182d6f711a41ba4cdb4358e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Buffer Empty Interrupt  <a href="#a76d77269c182d6f711a41ba4cdb4358e">More...</a><br /></td></tr>
<tr class="separator:a76d77269c182d6f711a41ba4cdb4358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a595ad6957b1c916ce5da3a3e74c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aa2a595ad6957b1c916ce5da3a3e74c56">UART_IER_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aa2a595ad6957b1c916ce5da3a3e74c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Buffer Full Interrupt  <a href="#aa2a595ad6957b1c916ce5da3a3e74c56">More...</a><br /></td></tr>
<tr class="separator:aa2a595ad6957b1c916ce5da3a3e74c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444de2ead3afe527844d4f09a5f261d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a444de2ead3afe527844d4f09a5f261d7">UART_IDR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a444de2ead3afe527844d4f09a5f261d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable RXRDY Interrupt  <a href="#a444de2ead3afe527844d4f09a5f261d7">More...</a><br /></td></tr>
<tr class="separator:a444de2ead3afe527844d4f09a5f261d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d2b444a3c078333a81dc83eb3858fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ab9d2b444a3c078333a81dc83eb3858fa">UART_IDR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ab9d2b444a3c078333a81dc83eb3858fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable TXRDY Interrupt  <a href="#ab9d2b444a3c078333a81dc83eb3858fa">More...</a><br /></td></tr>
<tr class="separator:ab9d2b444a3c078333a81dc83eb3858fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefac3374b2ccfce6c16b4b2188225c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#abefac3374b2ccfce6c16b4b2188225c2">UART_IDR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:abefac3374b2ccfce6c16b4b2188225c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable End of Receive Transfer Interrupt  <a href="#abefac3374b2ccfce6c16b4b2188225c2">More...</a><br /></td></tr>
<tr class="separator:abefac3374b2ccfce6c16b4b2188225c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a66ff73c9177d8997b72f9554c6d51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a5a66ff73c9177d8997b72f9554c6d51f">UART_IDR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5a66ff73c9177d8997b72f9554c6d51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable End of Transmit Interrupt  <a href="#a5a66ff73c9177d8997b72f9554c6d51f">More...</a><br /></td></tr>
<tr class="separator:a5a66ff73c9177d8997b72f9554c6d51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2a8e703f4c639df2f6f9dce347f75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a7a2a8e703f4c639df2f6f9dce347f75d">UART_IDR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7a2a8e703f4c639df2f6f9dce347f75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Overrun Error Interrupt  <a href="#a7a2a8e703f4c639df2f6f9dce347f75d">More...</a><br /></td></tr>
<tr class="separator:a7a2a8e703f4c639df2f6f9dce347f75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad215eb6408b38155430ac6698bfb52ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad215eb6408b38155430ac6698bfb52ff">UART_IDR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad215eb6408b38155430ac6698bfb52ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Framing Error Interrupt  <a href="#ad215eb6408b38155430ac6698bfb52ff">More...</a><br /></td></tr>
<tr class="separator:ad215eb6408b38155430ac6698bfb52ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ea9f957abb40e20caf13095c4b76fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a57ea9f957abb40e20caf13095c4b76fe">UART_IDR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a57ea9f957abb40e20caf13095c4b76fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Parity Error Interrupt  <a href="#a57ea9f957abb40e20caf13095c4b76fe">More...</a><br /></td></tr>
<tr class="separator:a57ea9f957abb40e20caf13095c4b76fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ed1f29d4531264d6986ed673b09445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a94ed1f29d4531264d6986ed673b09445">UART_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a94ed1f29d4531264d6986ed673b09445"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable TXEMPTY Interrupt  <a href="#a94ed1f29d4531264d6986ed673b09445">More...</a><br /></td></tr>
<tr class="separator:a94ed1f29d4531264d6986ed673b09445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff146cf4c6bf37df6c52a1968fe387f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#afff146cf4c6bf37df6c52a1968fe387f">UART_IDR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:afff146cf4c6bf37df6c52a1968fe387f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Buffer Empty Interrupt  <a href="#afff146cf4c6bf37df6c52a1968fe387f">More...</a><br /></td></tr>
<tr class="separator:afff146cf4c6bf37df6c52a1968fe387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564b4ee1b0ad6a4f131fd88604b0754b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a564b4ee1b0ad6a4f131fd88604b0754b">UART_IDR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a564b4ee1b0ad6a4f131fd88604b0754b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Buffer Full Interrupt  <a href="#a564b4ee1b0ad6a4f131fd88604b0754b">More...</a><br /></td></tr>
<tr class="separator:a564b4ee1b0ad6a4f131fd88604b0754b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add034049fe946b9f5c0621371cb3d679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#add034049fe946b9f5c0621371cb3d679">UART_IMR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:add034049fe946b9f5c0621371cb3d679"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask RXRDY Interrupt  <a href="#add034049fe946b9f5c0621371cb3d679">More...</a><br /></td></tr>
<tr class="separator:add034049fe946b9f5c0621371cb3d679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e5fea302bac49877aec951e51e9b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aa2e5fea302bac49877aec951e51e9b0c">UART_IMR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aa2e5fea302bac49877aec951e51e9b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Disable TXRDY Interrupt  <a href="#aa2e5fea302bac49877aec951e51e9b0c">More...</a><br /></td></tr>
<tr class="separator:aa2e5fea302bac49877aec951e51e9b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47198ddadf0afd8e33b5348a18811692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a47198ddadf0afd8e33b5348a18811692">UART_IMR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a47198ddadf0afd8e33b5348a18811692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask End of Receive Transfer Interrupt  <a href="#a47198ddadf0afd8e33b5348a18811692">More...</a><br /></td></tr>
<tr class="separator:a47198ddadf0afd8e33b5348a18811692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ad630ad82e95b994e08cd7196df7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ae3ad630ad82e95b994e08cd7196df7a3">UART_IMR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae3ad630ad82e95b994e08cd7196df7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask End of Transmit Interrupt  <a href="#ae3ad630ad82e95b994e08cd7196df7a3">More...</a><br /></td></tr>
<tr class="separator:ae3ad630ad82e95b994e08cd7196df7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aa82ecc6b26ab61b19a3429c3c6e5db9d">UART_IMR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Overrun Error Interrupt  <a href="#aa82ecc6b26ab61b19a3429c3c6e5db9d">More...</a><br /></td></tr>
<tr class="separator:aa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e344ba0f5ba7b6260231fd76e930139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a8e344ba0f5ba7b6260231fd76e930139">UART_IMR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a8e344ba0f5ba7b6260231fd76e930139"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Framing Error Interrupt  <a href="#a8e344ba0f5ba7b6260231fd76e930139">More...</a><br /></td></tr>
<tr class="separator:a8e344ba0f5ba7b6260231fd76e930139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e99651b173e6d5068be7926e28f446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aa0e99651b173e6d5068be7926e28f446">UART_IMR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa0e99651b173e6d5068be7926e28f446"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Parity Error Interrupt  <a href="#aa0e99651b173e6d5068be7926e28f446">More...</a><br /></td></tr>
<tr class="separator:aa0e99651b173e6d5068be7926e28f446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab691d22dc36d8eb128e61dd8fbc10bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ab691d22dc36d8eb128e61dd8fbc10bd4">UART_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ab691d22dc36d8eb128e61dd8fbc10bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask TXEMPTY Interrupt  <a href="#ab691d22dc36d8eb128e61dd8fbc10bd4">More...</a><br /></td></tr>
<tr class="separator:ab691d22dc36d8eb128e61dd8fbc10bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485c739b8d0ae4ecc45f7318e32fd4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a485c739b8d0ae4ecc45f7318e32fd4be">UART_IMR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a485c739b8d0ae4ecc45f7318e32fd4be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask TXBUFE Interrupt  <a href="#a485c739b8d0ae4ecc45f7318e32fd4be">More...</a><br /></td></tr>
<tr class="separator:a485c739b8d0ae4ecc45f7318e32fd4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4475be35b13fa457a582185baf7784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#acf4475be35b13fa457a582185baf7784">UART_IMR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:acf4475be35b13fa457a582185baf7784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask RXBUFF Interrupt  <a href="#acf4475be35b13fa457a582185baf7784">More...</a><br /></td></tr>
<tr class="separator:acf4475be35b13fa457a582185baf7784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144517d950871c354322cafadf8a656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a144517d950871c354322cafadf8a656e">UART_SR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a144517d950871c354322cafadf8a656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Receiver Ready  <a href="#a144517d950871c354322cafadf8a656e">More...</a><br /></td></tr>
<tr class="separator:a144517d950871c354322cafadf8a656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce32ca7b40e0f97c1c9893069aeba09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a3ce32ca7b40e0f97c1c9893069aeba09">UART_SR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a3ce32ca7b40e0f97c1c9893069aeba09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmitter Ready  <a href="#a3ce32ca7b40e0f97c1c9893069aeba09">More...</a><br /></td></tr>
<tr class="separator:a3ce32ca7b40e0f97c1c9893069aeba09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d01c682edb834347d17b048a8560a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ac7d01c682edb834347d17b048a8560a9">UART_SR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac7d01c682edb834347d17b048a8560a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) End of Receiver Transfer  <a href="#ac7d01c682edb834347d17b048a8560a9">More...</a><br /></td></tr>
<tr class="separator:ac7d01c682edb834347d17b048a8560a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866882a28b167c7836f1dd4891de1348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a866882a28b167c7836f1dd4891de1348">UART_SR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a866882a28b167c7836f1dd4891de1348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) End of Transmitter Transfer  <a href="#a866882a28b167c7836f1dd4891de1348">More...</a><br /></td></tr>
<tr class="separator:a866882a28b167c7836f1dd4891de1348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dea3a99cae075ae43e33867451246f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a0dea3a99cae075ae43e33867451246f3">UART_SR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a0dea3a99cae075ae43e33867451246f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Overrun Error  <a href="#a0dea3a99cae075ae43e33867451246f3">More...</a><br /></td></tr>
<tr class="separator:a0dea3a99cae075ae43e33867451246f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41ad9c2fa5c5be16c53b845917b48e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad41ad9c2fa5c5be16c53b845917b48e0">UART_SR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad41ad9c2fa5c5be16c53b845917b48e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Framing Error  <a href="#ad41ad9c2fa5c5be16c53b845917b48e0">More...</a><br /></td></tr>
<tr class="separator:ad41ad9c2fa5c5be16c53b845917b48e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937c55851deda799bb2f2ee96e6fd81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a937c55851deda799bb2f2ee96e6fd81b">UART_SR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a937c55851deda799bb2f2ee96e6fd81b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Parity Error  <a href="#a937c55851deda799bb2f2ee96e6fd81b">More...</a><br /></td></tr>
<tr class="separator:a937c55851deda799bb2f2ee96e6fd81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c2d147ce2624a3f11c45d2051828af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ab3c2d147ce2624a3f11c45d2051828af">UART_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ab3c2d147ce2624a3f11c45d2051828af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmitter Empty  <a href="#ab3c2d147ce2624a3f11c45d2051828af">More...</a><br /></td></tr>
<tr class="separator:ab3c2d147ce2624a3f11c45d2051828af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c5eb0ac470b0f7f443e73644dfb1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a09c5eb0ac470b0f7f443e73644dfb1ab">UART_SR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a09c5eb0ac470b0f7f443e73644dfb1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmission Buffer Empty  <a href="#a09c5eb0ac470b0f7f443e73644dfb1ab">More...</a><br /></td></tr>
<tr class="separator:a09c5eb0ac470b0f7f443e73644dfb1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1276ea3454fbdd33fcf99436db93506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad1276ea3454fbdd33fcf99436db93506">UART_SR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ad1276ea3454fbdd33fcf99436db93506"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Receive Buffer Full  <a href="#ad1276ea3454fbdd33fcf99436db93506">More...</a><br /></td></tr>
<tr class="separator:ad1276ea3454fbdd33fcf99436db93506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f6c82f55b0652c7200494c2ab2b271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a28f6c82f55b0652c7200494c2ab2b271">UART_RHR_RXCHR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a28f6c82f55b0652c7200494c2ab2b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba17d1d8d32862be836e832b08b8a269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aba17d1d8d32862be836e832b08b8a269">UART_RHR_RXCHR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; UART_RHR_RXCHR_Pos)</td></tr>
<tr class="memdesc:aba17d1d8d32862be836e832b08b8a269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RHR) Received Character  <a href="#aba17d1d8d32862be836e832b08b8a269">More...</a><br /></td></tr>
<tr class="separator:aba17d1d8d32862be836e832b08b8a269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576a896cd32287d9b6c3b8d19a70b6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a576a896cd32287d9b6c3b8d19a70b6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81879da01aac4e5cf429e9707ab48983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; UART_THR_TXCHR_Pos)</td></tr>
<tr class="memdesc:a81879da01aac4e5cf429e9707ab48983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_THR) Character to be Transmitted  <a href="#a81879da01aac4e5cf429e9707ab48983">More...</a><br /></td></tr>
<tr class="separator:a81879da01aac4e5cf429e9707ab48983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2234b30af6b81e5870b59df7c2de935d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a2234b30af6b81e5870b59df7c2de935d">UART_THR_TXCHR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)))</td></tr>
<tr class="separator:a2234b30af6b81e5870b59df7c2de935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3a466943beb76f450710c221602c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abe3a466943beb76f450710c221602c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b3dd57455736468a4feb1ac356ccf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_BRGR_CD_Pos)</td></tr>
<tr class="memdesc:a73b3dd57455736468a4feb1ac356ccf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_BRGR) Clock Divisor  <a href="#a73b3dd57455736468a4feb1ac356ccf5">More...</a><br /></td></tr>
<tr class="separator:a73b3dd57455736468a4feb1ac356ccf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dea7b4cd4fbe4efc6c09f21aff1b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ac9dea7b4cd4fbe4efc6c09f21aff1b9d">UART_BRGR_CD</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)))</td></tr>
<tr class="separator:ac9dea7b4cd4fbe4efc6c09f21aff1b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4162346ca936e9a8da1aacd3844667c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a4162346ca936e9a8da1aacd3844667c0">UART_RPR_RXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4162346ca936e9a8da1aacd3844667c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61736cc8caca3ca62cf04b1daf4844e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a61736cc8caca3ca62cf04b1daf4844e3">UART_RPR_RXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RPR_RXPTR_Pos)</td></tr>
<tr class="memdesc:a61736cc8caca3ca62cf04b1daf4844e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RPR) Receive Pointer Register  <a href="#a61736cc8caca3ca62cf04b1daf4844e3">More...</a><br /></td></tr>
<tr class="separator:a61736cc8caca3ca62cf04b1daf4844e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f88020eadb0b472ff7b31a5863d203e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a3f88020eadb0b472ff7b31a5863d203e">UART_RPR_RXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a61736cc8caca3ca62cf04b1daf4844e3">UART_RPR_RXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a4162346ca936e9a8da1aacd3844667c0">UART_RPR_RXPTR_Pos</a>)))</td></tr>
<tr class="separator:a3f88020eadb0b472ff7b31a5863d203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1642bc4ca748d6abddb0a102d0706f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a1642bc4ca748d6abddb0a102d0706f6c">UART_RCR_RXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1642bc4ca748d6abddb0a102d0706f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14117f3fa1e47be3e415cac06ea04faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a14117f3fa1e47be3e415cac06ea04faf">UART_RCR_RXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RCR_RXCTR_Pos)</td></tr>
<tr class="memdesc:a14117f3fa1e47be3e415cac06ea04faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RCR) Receive Counter Register  <a href="#a14117f3fa1e47be3e415cac06ea04faf">More...</a><br /></td></tr>
<tr class="separator:a14117f3fa1e47be3e415cac06ea04faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77e664271427805b86193077bd93263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad77e664271427805b86193077bd93263">UART_RCR_RXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a14117f3fa1e47be3e415cac06ea04faf">UART_RCR_RXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a1642bc4ca748d6abddb0a102d0706f6c">UART_RCR_RXCTR_Pos</a>)))</td></tr>
<tr class="separator:ad77e664271427805b86193077bd93263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4d43620b9379a6e91878565e8be0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#acd4d43620b9379a6e91878565e8be0a7">UART_TPR_TXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acd4d43620b9379a6e91878565e8be0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11efe6a1b83cdf43dfcc8fdd8fd117a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a11efe6a1b83cdf43dfcc8fdd8fd117a3">UART_TPR_TXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TPR_TXPTR_Pos)</td></tr>
<tr class="memdesc:a11efe6a1b83cdf43dfcc8fdd8fd117a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TPR) Transmit Counter Register  <a href="#a11efe6a1b83cdf43dfcc8fdd8fd117a3">More...</a><br /></td></tr>
<tr class="separator:a11efe6a1b83cdf43dfcc8fdd8fd117a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f3827174563b214fbfc435767ba182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a40f3827174563b214fbfc435767ba182">UART_TPR_TXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a11efe6a1b83cdf43dfcc8fdd8fd117a3">UART_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#acd4d43620b9379a6e91878565e8be0a7">UART_TPR_TXPTR_Pos</a>)))</td></tr>
<tr class="separator:a40f3827174563b214fbfc435767ba182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7128ff6e67c05afe575cb533c317c605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a7128ff6e67c05afe575cb533c317c605">UART_TCR_TXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7128ff6e67c05afe575cb533c317c605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06dbb650815afa9d208190e5e41ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ac06dbb650815afa9d208190e5e41ed5f">UART_TCR_TXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TCR_TXCTR_Pos)</td></tr>
<tr class="memdesc:ac06dbb650815afa9d208190e5e41ed5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TCR) Transmit Counter Register  <a href="#ac06dbb650815afa9d208190e5e41ed5f">More...</a><br /></td></tr>
<tr class="separator:ac06dbb650815afa9d208190e5e41ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f1a81f7ba3149c5d17715f1c318d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#af4f1a81f7ba3149c5d17715f1c318d87">UART_TCR_TXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#ac06dbb650815afa9d208190e5e41ed5f">UART_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a7128ff6e67c05afe575cb533c317c605">UART_TCR_TXCTR_Pos</a>)))</td></tr>
<tr class="separator:af4f1a81f7ba3149c5d17715f1c318d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a27bfb453d98db01c6fe8ad3712c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ab1a27bfb453d98db01c6fe8ad3712c97">UART_RNPR_RXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab1a27bfb453d98db01c6fe8ad3712c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d44378f4c04ddec54733ce9ccc03345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a1d44378f4c04ddec54733ce9ccc03345">UART_RNPR_RXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RNPR_RXNPTR_Pos)</td></tr>
<tr class="memdesc:a1d44378f4c04ddec54733ce9ccc03345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RNPR) Receive Next Pointer  <a href="#a1d44378f4c04ddec54733ce9ccc03345">More...</a><br /></td></tr>
<tr class="separator:a1d44378f4c04ddec54733ce9ccc03345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0357a9690a38bb7f3ee6f77cffb85f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a0357a9690a38bb7f3ee6f77cffb85f2a">UART_RNPR_RXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a1d44378f4c04ddec54733ce9ccc03345">UART_RNPR_RXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#ab1a27bfb453d98db01c6fe8ad3712c97">UART_RNPR_RXNPTR_Pos</a>)))</td></tr>
<tr class="separator:a0357a9690a38bb7f3ee6f77cffb85f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33de79f8e69df1932679185607b89e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a33de79f8e69df1932679185607b89e17">UART_RNCR_RXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a33de79f8e69df1932679185607b89e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae370f2040348b800f11fe8da029773bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ae370f2040348b800f11fe8da029773bf">UART_RNCR_RXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RNCR_RXNCTR_Pos)</td></tr>
<tr class="memdesc:ae370f2040348b800f11fe8da029773bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RNCR) Receive Next Counter  <a href="#ae370f2040348b800f11fe8da029773bf">More...</a><br /></td></tr>
<tr class="separator:ae370f2040348b800f11fe8da029773bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc1a3ca612cc05bf6c9a4e2d8591341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a2dc1a3ca612cc05bf6c9a4e2d8591341">UART_RNCR_RXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#ae370f2040348b800f11fe8da029773bf">UART_RNCR_RXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a33de79f8e69df1932679185607b89e17">UART_RNCR_RXNCTR_Pos</a>)))</td></tr>
<tr class="separator:a2dc1a3ca612cc05bf6c9a4e2d8591341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f72a0f47fe171f112e12790f268799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a93f72a0f47fe171f112e12790f268799">UART_TNPR_TXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a93f72a0f47fe171f112e12790f268799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e196ab1a1fccb34028e5c4824580dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a0e196ab1a1fccb34028e5c4824580dcf">UART_TNPR_TXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TNPR_TXNPTR_Pos)</td></tr>
<tr class="memdesc:a0e196ab1a1fccb34028e5c4824580dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TNPR) Transmit Next Pointer  <a href="#a0e196ab1a1fccb34028e5c4824580dcf">More...</a><br /></td></tr>
<tr class="separator:a0e196ab1a1fccb34028e5c4824580dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb62102866f95b63c793978c2fd22dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#acfb62102866f95b63c793978c2fd22dc">UART_TNPR_TXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a0e196ab1a1fccb34028e5c4824580dcf">UART_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a93f72a0f47fe171f112e12790f268799">UART_TNPR_TXNPTR_Pos</a>)))</td></tr>
<tr class="separator:acfb62102866f95b63c793978c2fd22dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0ee098f115ea0323ccf0fe8389b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a6d0ee098f115ea0323ccf0fe8389b31b">UART_TNCR_TXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6d0ee098f115ea0323ccf0fe8389b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2f8b16148ae4d79e143c64d0daa2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a4a2f8b16148ae4d79e143c64d0daa2fa">UART_TNCR_TXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TNCR_TXNCTR_Pos)</td></tr>
<tr class="memdesc:a4a2f8b16148ae4d79e143c64d0daa2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TNCR) Transmit Counter Next  <a href="#a4a2f8b16148ae4d79e143c64d0daa2fa">More...</a><br /></td></tr>
<tr class="separator:a4a2f8b16148ae4d79e143c64d0daa2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee76f75779c4ef18ff43265e0a9528b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aee76f75779c4ef18ff43265e0a9528b1">UART_TNCR_TXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a4a2f8b16148ae4d79e143c64d0daa2fa">UART_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a6d0ee098f115ea0323ccf0fe8389b31b">UART_TNCR_TXNCTR_Pos</a>)))</td></tr>
<tr class="separator:aee76f75779c4ef18ff43265e0a9528b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e9f41bf67a90347e33909715720986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ac4e9f41bf67a90347e33909715720986">UART_PTCR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac4e9f41bf67a90347e33909715720986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Receiver Transfer Enable  <a href="#ac4e9f41bf67a90347e33909715720986">More...</a><br /></td></tr>
<tr class="separator:ac4e9f41bf67a90347e33909715720986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad809d6c8796ff338c61986ffd58c6445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad809d6c8796ff338c61986ffd58c6445">UART_PTCR_RXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ad809d6c8796ff338c61986ffd58c6445"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Receiver Transfer Disable  <a href="#ad809d6c8796ff338c61986ffd58c6445">More...</a><br /></td></tr>
<tr class="separator:ad809d6c8796ff338c61986ffd58c6445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b149ffd78a365de3bf2b9a78a10fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a79b149ffd78a365de3bf2b9a78a10fb2">UART_PTCR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a79b149ffd78a365de3bf2b9a78a10fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Transmitter Transfer Enable  <a href="#a79b149ffd78a365de3bf2b9a78a10fb2">More...</a><br /></td></tr>
<tr class="separator:a79b149ffd78a365de3bf2b9a78a10fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa541f12bfd596546020041a1484f8b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aa541f12bfd596546020041a1484f8b1e">UART_PTCR_TXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aa541f12bfd596546020041a1484f8b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Transmitter Transfer Disable  <a href="#aa541f12bfd596546020041a1484f8b1e">More...</a><br /></td></tr>
<tr class="separator:aa541f12bfd596546020041a1484f8b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672d84723fb23f00efcb0fc359f9e18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a672d84723fb23f00efcb0fc359f9e18b">UART_PTCR_RXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a672d84723fb23f00efcb0fc359f9e18b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Receiver Circular Buffer Enable  <a href="#a672d84723fb23f00efcb0fc359f9e18b">More...</a><br /></td></tr>
<tr class="separator:a672d84723fb23f00efcb0fc359f9e18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7333208255aa267bd04b0e8cfbc33070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a7333208255aa267bd04b0e8cfbc33070">UART_PTCR_RXCBDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7333208255aa267bd04b0e8cfbc33070"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Receiver Circular Buffer Disable  <a href="#a7333208255aa267bd04b0e8cfbc33070">More...</a><br /></td></tr>
<tr class="separator:a7333208255aa267bd04b0e8cfbc33070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7023d70542cf7b2d42f75d5278ce78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a2a7023d70542cf7b2d42f75d5278ce78">UART_PTCR_TXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a2a7023d70542cf7b2d42f75d5278ce78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Transmitter Circular Buffer Enable  <a href="#a2a7023d70542cf7b2d42f75d5278ce78">More...</a><br /></td></tr>
<tr class="separator:a2a7023d70542cf7b2d42f75d5278ce78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d26c663b906bc0c8840e6bd11e4d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a49d26c663b906bc0c8840e6bd11e4d56">UART_PTCR_TXCBDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a49d26c663b906bc0c8840e6bd11e4d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Transmitter Circular Buffer Disable  <a href="#a49d26c663b906bc0c8840e6bd11e4d56">More...</a><br /></td></tr>
<tr class="separator:a49d26c663b906bc0c8840e6bd11e4d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e02e1a874341a5af7ee83f0ed3b6c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a8e02e1a874341a5af7ee83f0ed3b6c0a">UART_PTCR_ERRCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a8e02e1a874341a5af7ee83f0ed3b6c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Transfer Bus Error Clear  <a href="#a8e02e1a874341a5af7ee83f0ed3b6c0a">More...</a><br /></td></tr>
<tr class="separator:a8e02e1a874341a5af7ee83f0ed3b6c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18450feaedc7a783b2be2a6e20dbf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad18450feaedc7a783b2be2a6e20dbf79">UART_PTSR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ad18450feaedc7a783b2be2a6e20dbf79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTSR) Receiver Transfer Enable  <a href="#ad18450feaedc7a783b2be2a6e20dbf79">More...</a><br /></td></tr>
<tr class="separator:ad18450feaedc7a783b2be2a6e20dbf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046421319483d432fa5f5d07ced37dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a046421319483d432fa5f5d07ced37dc1">UART_PTSR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a046421319483d432fa5f5d07ced37dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTSR) Transmitter Transfer Enable  <a href="#a046421319483d432fa5f5d07ced37dc1">More...</a><br /></td></tr>
<tr class="separator:a046421319483d432fa5f5d07ced37dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedfd7a1e9670069a121a7e784410bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aaedfd7a1e9670069a121a7e784410bda">UART_PTSR_RXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aaedfd7a1e9670069a121a7e784410bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTSR) Receiver Transfer Enable  <a href="#aaedfd7a1e9670069a121a7e784410bda">More...</a><br /></td></tr>
<tr class="separator:aaedfd7a1e9670069a121a7e784410bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46480376d8de0a08f94d2cea6b9344fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a46480376d8de0a08f94d2cea6b9344fd">UART_PTSR_TXCBEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a46480376d8de0a08f94d2cea6b9344fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTSR) Transmitter Transfer Enable  <a href="#a46480376d8de0a08f94d2cea6b9344fd">More...</a><br /></td></tr>
<tr class="separator:a46480376d8de0a08f94d2cea6b9344fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d8900c821837e2094858dc360894d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a73d8900c821837e2094858dc360894d0">UART_PTSR_ERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a73d8900c821837e2094858dc360894d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTSR) Transfer Bus Error  <a href="#a73d8900c821837e2094858dc360894d0">More...</a><br /></td></tr>
<tr class="separator:a73d8900c821837e2094858dc360894d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad9bd9fb3df313947872ed27a4ef4376c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ad9bd9fb3df313947872ed27a4ef4376c">uart_config</a> (const <a class="el" href="structuart__options__t.html">uart_options_t</a> *)</td></tr>
<tr class="separator:ad9bd9fb3df313947872ed27a4ef4376c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e5d8221b459525ac31408e018e82be"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#ac1e5d8221b459525ac31408e018e82be">uart_transmitter_ready</a> (void)</td></tr>
<tr class="separator:ac1e5d8221b459525ac31408e018e82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27313608358d11649f1b82141d7980c9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#a27313608358d11649f1b82141d7980c9">uart_receiver_ready</a> (void)</td></tr>
<tr class="separator:a27313608358d11649f1b82141d7980c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1baff813ee373557226763ba592f461"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aa1baff813ee373557226763ba592f461">uart_send_char</a> (uint8_t)</td></tr>
<tr class="separator:aa1baff813ee373557226763ba592f461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae50a2a971d95d845a2c5c4ef59542b5"><td class="memItemLeft" align="right" valign="top">char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="io__uart_8h.html#aae50a2a971d95d845a2c5c4ef59542b5">uart_receive_char</a> (void)</td></tr>
<tr class="separator:aae50a2a971d95d845a2c5c4ef59542b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a3e2673da4a056a3a6c5a4cc5eda70224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#a436973cf8ed314408efb63d21f25c3a7">p_UART_BRGR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9dea7b4cd4fbe4efc6c09f21aff1b9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#abe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73b3dd57455736468a4feb1ac356ccf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_BRGR_CD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_BRGR) Clock Divisor </p>

</div>
</div>
<a class="anchor" id="abe3a466943beb76f450710c221602c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36b08a2623a7c2c8862071efe1a3ca61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#a56e3dd29f98c855c41922eaa1980192a">p_UART_CR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2193c2bb327b5df1c99da7956a07031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTRX&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Receiver </p>

</div>
</div>
<a class="anchor" id="ac3208ecbd03dcec5be5637b0b4e117ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTSTA&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Status Bits </p>

</div>
</div>
<a class="anchor" id="adb048d2ffec0172e0845678f564a1b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTTX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Transmitter </p>

</div>
</div>
<a class="anchor" id="a8fc6e9b08440c7c0c79312f16b66b5a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Receiver Disable </p>

</div>
</div>
<a class="anchor" id="a5c00b17618413c54bda1d45350afb693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXEN&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Receiver Enable </p>

</div>
</div>
<a class="anchor" id="ab822b68f656ad659006963366cd63ce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Transmitter Disable </p>

</div>
</div>
<a class="anchor" id="a8a305762b980c740221e6ead8d8aee87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXEN&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Transmitter Enable </p>

</div>
</div>
<a class="anchor" id="abefac3374b2ccfce6c16b4b2188225c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable End of Receive Transfer Interrupt </p>

</div>
</div>
<a class="anchor" id="a5a66ff73c9177d8997b72f9554c6d51f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable End of Transmit Interrupt </p>

</div>
</div>
<a class="anchor" id="ad215eb6408b38155430ac6698bfb52ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Framing Error Interrupt </p>

</div>
</div>
<a class="anchor" id="a7a2a8e703f4c639df2f6f9dce347f75d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Overrun Error Interrupt </p>

</div>
</div>
<a class="anchor" id="a57ea9f957abb40e20caf13095c4b76fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Parity Error Interrupt </p>

</div>
</div>
<a class="anchor" id="a564b4ee1b0ad6a4f131fd88604b0754b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Buffer Full Interrupt </p>

</div>
</div>
<a class="anchor" id="a444de2ead3afe527844d4f09a5f261d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable RXRDY Interrupt </p>

</div>
</div>
<a class="anchor" id="afff146cf4c6bf37df6c52a1968fe387f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Buffer Empty Interrupt </p>

</div>
</div>
<a class="anchor" id="a94ed1f29d4531264d6986ed673b09445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable TXEMPTY Interrupt </p>

</div>
</div>
<a class="anchor" id="ab9d2b444a3c078333a81dc83eb3858fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable TXRDY Interrupt </p>

</div>
</div>
<a class="anchor" id="ad0035b86bd77cd0773d14164fb030828"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable End of Receive Transfer Interrupt </p>

</div>
</div>
<a class="anchor" id="a69cf2f4ded77a2f01f0d8fd60931477e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable End of Transmit Interrupt </p>

</div>
</div>
<a class="anchor" id="a7b48d18e45d9044a4b3f05a4cafa2f47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Framing Error Interrupt </p>

</div>
</div>
<a class="anchor" id="a173a502ba67a72b18825ac86c9d4ab2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Overrun Error Interrupt </p>

</div>
</div>
<a class="anchor" id="acc9ba611c50f7b0bfe1cc1ce07abdbc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Parity Error Interrupt </p>

</div>
</div>
<a class="anchor" id="aa2a595ad6957b1c916ce5da3a3e74c56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Buffer Full Interrupt </p>

</div>
</div>
<a class="anchor" id="ae91205d0a3bd44a7b29497c1035725f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable RXRDY Interrupt </p>

</div>
</div>
<a class="anchor" id="a76d77269c182d6f711a41ba4cdb4358e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Buffer Empty Interrupt </p>

</div>
</div>
<a class="anchor" id="afb01f4aeae498bfbf583c41acfbd778a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable TXEMPTY Interrupt </p>

</div>
</div>
<a class="anchor" id="a7442c681ca6f58db5bfa79fa74942bc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable TXRDY Interrupt </p>

</div>
</div>
<a class="anchor" id="a47198ddadf0afd8e33b5348a18811692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask End of Receive Transfer Interrupt </p>

</div>
</div>
<a class="anchor" id="ae3ad630ad82e95b994e08cd7196df7a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask End of Transmit Interrupt </p>

</div>
</div>
<a class="anchor" id="a8e344ba0f5ba7b6260231fd76e930139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Framing Error Interrupt </p>

</div>
</div>
<a class="anchor" id="aa82ecc6b26ab61b19a3429c3c6e5db9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Overrun Error Interrupt </p>

</div>
</div>
<a class="anchor" id="aa0e99651b173e6d5068be7926e28f446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Parity Error Interrupt </p>

</div>
</div>
<a class="anchor" id="acf4475be35b13fa457a582185baf7784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask RXBUFF Interrupt </p>

</div>
</div>
<a class="anchor" id="add034049fe946b9f5c0621371cb3d679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask RXRDY Interrupt </p>

</div>
</div>
<a class="anchor" id="a485c739b8d0ae4ecc45f7318e32fd4be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask TXBUFE Interrupt </p>

</div>
</div>
<a class="anchor" id="ab691d22dc36d8eb128e61dd8fbc10bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask TXEMPTY Interrupt </p>

</div>
</div>
<a class="anchor" id="aa2e5fea302bac49877aec951e51e9b0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Disable TXRDY Interrupt </p>

</div>
</div>
<a class="anchor" id="a418f88e1aada647acf39f1d1076e9e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#ae0f3c16dad675a4caff8c68074b1860b">p_UART_MR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e7e86c1dbd250fe7a0edd0a0bf712d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_AUTOMATIC&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Automatic Echo </p>

</div>
</div>
<a class="anchor" id="accdee7be5b1c4193e9b5db7a4470af3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_LOCAL_LOOPBACK&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Local Loopback </p>

</div>
</div>
<a class="anchor" id="aae4c24ca9b88ad0fcc45c6525705d23c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; UART_MR_CHMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Channel Mode </p>

</div>
</div>
<a class="anchor" id="a2761793c6a7ac89444965deb9147b9c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_NORMAL&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Normal Mode </p>

</div>
</div>
<a class="anchor" id="adbe17e107662fa9f0d34d964911eb4bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_Pos&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8418adfee235ea37e74a0d9222724c13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_REMOTE_LOOPBACK&#160;&#160;&#160;(0x3u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Remote Loopback </p>

</div>
</div>
<a class="anchor" id="a58e1dbcc23c373c5f04c6ab379358667"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_EVEN&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Even Parity </p>

</div>
</div>
<a class="anchor" id="ad544c514b6bd05c616ea9d470b96a72f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_MARK&#160;&#160;&#160;(0x3u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Mark: parity forced to 1 </p>

</div>
</div>
<a class="anchor" id="a6472604aeb31778a318a83233c4d8608"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_Msk&#160;&#160;&#160;(0x7u &lt;&lt; UART_MR_PAR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Parity Type </p>

</div>
</div>
<a class="anchor" id="af355d1f016ec0085bc24f4ad2b31bd30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_NO&#160;&#160;&#160;(0x4u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) No Parity </p>

</div>
</div>
<a class="anchor" id="a8c07ddf3d0b3b5ff6a5da3deb16305c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_ODD&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Odd Parity </p>

</div>
</div>
<a class="anchor" id="adb97930851d207741b391ee435edf0de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_Pos&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a317b78316846e62f55091f9efd658ba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_SPACE&#160;&#160;&#160;(0x2u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Space: parity forced to 0 </p>

</div>
</div>
<a class="anchor" id="a8e02e1a874341a5af7ee83f0ed3b6c0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_ERRCLR&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Transfer Bus Error Clear </p>

</div>
</div>
<a class="anchor" id="a7333208255aa267bd04b0e8cfbc33070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_RXCBDIS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Receiver Circular Buffer Disable </p>

</div>
</div>
<a class="anchor" id="a672d84723fb23f00efcb0fc359f9e18b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_RXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Receiver Circular Buffer Enable </p>

</div>
</div>
<a class="anchor" id="ad809d6c8796ff338c61986ffd58c6445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_RXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Receiver Transfer Disable </p>

</div>
</div>
<a class="anchor" id="ac4e9f41bf67a90347e33909715720986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Receiver Transfer Enable </p>

</div>
</div>
<a class="anchor" id="a49d26c663b906bc0c8840e6bd11e4d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_TXCBDIS&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Transmitter Circular Buffer Disable </p>

</div>
</div>
<a class="anchor" id="a2a7023d70542cf7b2d42f75d5278ce78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_TXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Transmitter Circular Buffer Enable </p>

</div>
</div>
<a class="anchor" id="aa541f12bfd596546020041a1484f8b1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_TXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Transmitter Transfer Disable </p>

</div>
</div>
<a class="anchor" id="a79b149ffd78a365de3bf2b9a78a10fb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Transmitter Transfer Enable </p>

</div>
</div>
<a class="anchor" id="a73d8900c821837e2094858dc360894d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_ERR&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTSR) Transfer Bus Error </p>

</div>
</div>
<a class="anchor" id="aaedfd7a1e9670069a121a7e784410bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_RXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTSR) Receiver Transfer Enable </p>

</div>
</div>
<a class="anchor" id="ad18450feaedc7a783b2be2a6e20dbf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTSR) Receiver Transfer Enable </p>

</div>
</div>
<a class="anchor" id="a46480376d8de0a08f94d2cea6b9344fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_TXCBEN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTSR) Transmitter Transfer Enable </p>

</div>
</div>
<a class="anchor" id="a046421319483d432fa5f5d07ced37dc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTSR) Transmitter Transfer Enable </p>

</div>
</div>
<a class="anchor" id="ad77e664271427805b86193077bd93263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCR_RXCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a14117f3fa1e47be3e415cac06ea04faf">UART_RCR_RXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a1642bc4ca748d6abddb0a102d0706f6c">UART_RCR_RXCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14117f3fa1e47be3e415cac06ea04faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCR_RXCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RCR_RXCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RCR) Receive Counter Register </p>

</div>
</div>
<a class="anchor" id="a1642bc4ca748d6abddb0a102d0706f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCR_RXCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b1d9e511e1020db09f787660371e927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#aae9c8411650abd421a68e1713de7957e">p_UART_RHR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba17d1d8d32862be836e832b08b8a269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_RXCHR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; UART_RHR_RXCHR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RHR) Received Character </p>

</div>
</div>
<a class="anchor" id="a28f6c82f55b0652c7200494c2ab2b271"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_RXCHR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dc1a3ca612cc05bf6c9a4e2d8591341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNCR_RXNCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#ae370f2040348b800f11fe8da029773bf">UART_RNCR_RXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a33de79f8e69df1932679185607b89e17">UART_RNCR_RXNCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae370f2040348b800f11fe8da029773bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNCR_RXNCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RNCR_RXNCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RNCR) Receive Next Counter </p>

</div>
</div>
<a class="anchor" id="a33de79f8e69df1932679185607b89e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNCR_RXNCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0357a9690a38bb7f3ee6f77cffb85f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNPR_RXNPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a1d44378f4c04ddec54733ce9ccc03345">UART_RNPR_RXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#ab1a27bfb453d98db01c6fe8ad3712c97">UART_RNPR_RXNPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d44378f4c04ddec54733ce9ccc03345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNPR_RXNPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RNPR_RXNPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RNPR) Receive Next Pointer </p>

</div>
</div>
<a class="anchor" id="ab1a27bfb453d98db01c6fe8ad3712c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNPR_RXNPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f88020eadb0b472ff7b31a5863d203e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPR_RXPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a61736cc8caca3ca62cf04b1daf4844e3">UART_RPR_RXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a4162346ca936e9a8da1aacd3844667c0">UART_RPR_RXPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61736cc8caca3ca62cf04b1daf4844e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPR_RXPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RPR_RXPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RPR) Receive Pointer Register </p>

</div>
</div>
<a class="anchor" id="a4162346ca936e9a8da1aacd3844667c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPR_RXPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88135060cd7c85ef5c49d605ea9b4cae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#aa680e72191a3d5117deb50ee5ef347ce">p_UART_SR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7d01c682edb834347d17b048a8560a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) End of Receiver Transfer </p>

</div>
</div>
<a class="anchor" id="a866882a28b167c7836f1dd4891de1348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) End of Transmitter Transfer </p>

</div>
</div>
<a class="anchor" id="ad41ad9c2fa5c5be16c53b845917b48e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Framing Error </p>

</div>
</div>
<a class="anchor" id="a0dea3a99cae075ae43e33867451246f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Overrun Error </p>

</div>
</div>
<a class="anchor" id="a937c55851deda799bb2f2ee96e6fd81b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Parity Error </p>

</div>
</div>
<a class="anchor" id="ad1276ea3454fbdd33fcf99436db93506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Receive Buffer Full </p>

</div>
</div>
<a class="anchor" id="a144517d950871c354322cafadf8a656e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Receiver Ready </p>

</div>
</div>
<a class="anchor" id="a09c5eb0ac470b0f7f443e73644dfb1ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmission Buffer Empty </p>

</div>
</div>
<a class="anchor" id="ab3c2d147ce2624a3f11c45d2051828af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmitter Empty </p>

</div>
</div>
<a class="anchor" id="a3ce32ca7b40e0f97c1c9893069aeba09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmitter Ready </p>

</div>
</div>
<a class="anchor" id="af4f1a81f7ba3149c5d17715f1c318d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCR_TXCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#ac06dbb650815afa9d208190e5e41ed5f">UART_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a7128ff6e67c05afe575cb533c317c605">UART_TCR_TXCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac06dbb650815afa9d208190e5e41ed5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCR_TXCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TCR_TXCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TCR) Transmit Counter Register </p>

</div>
</div>
<a class="anchor" id="a7128ff6e67c05afe575cb533c317c605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCR_TXCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a676f075475e46d27eb878977b867ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR&#160;&#160;&#160;(*<a class="el" href="io__uart_8c.html#aff17cb9f3054561b51a1bf630c0b8e14">p_UART_THR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2234b30af6b81e5870b59df7c2de935d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81879da01aac4e5cf429e9707ab48983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; UART_THR_TXCHR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_THR) Character to be Transmitted </p>

</div>
</div>
<a class="anchor" id="a576a896cd32287d9b6c3b8d19a70b6f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee76f75779c4ef18ff43265e0a9528b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNCR_TXNCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a4a2f8b16148ae4d79e143c64d0daa2fa">UART_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a6d0ee098f115ea0323ccf0fe8389b31b">UART_TNCR_TXNCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a2f8b16148ae4d79e143c64d0daa2fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNCR_TXNCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TNCR_TXNCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TNCR) Transmit Counter Next </p>

</div>
</div>
<a class="anchor" id="a6d0ee098f115ea0323ccf0fe8389b31b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNCR_TXNCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfb62102866f95b63c793978c2fd22dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNPR_TXNPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a0e196ab1a1fccb34028e5c4824580dcf">UART_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#a93f72a0f47fe171f112e12790f268799">UART_TNPR_TXNPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e196ab1a1fccb34028e5c4824580dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNPR_TXNPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TNPR_TXNPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TNPR) Transmit Next Pointer </p>

</div>
</div>
<a class="anchor" id="a93f72a0f47fe171f112e12790f268799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNPR_TXNPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40f3827174563b214fbfc435767ba182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPR_TXPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="io__uart_8h.html#a11efe6a1b83cdf43dfcc8fdd8fd117a3">UART_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="io__uart_8h.html#acd4d43620b9379a6e91878565e8be0a7">UART_TPR_TXPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11efe6a1b83cdf43dfcc8fdd8fd117a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPR_TXPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TPR_TXPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TPR) Transmit Counter Register </p>

</div>
</div>
<a class="anchor" id="acd4d43620b9379a6e91878565e8be0a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPR_TXPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ad9bd9fb3df313947872ed27a4ef4376c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_config </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structuart__options__t.html">uart_options_t</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae50a2a971d95d845a2c5c4ef59542b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char uart_receive_char </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27313608358d11649f1b82141d7980c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_receiver_ready </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1baff813ee373557226763ba592f461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_send_char </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1e5d8221b459525ac31408e018e82be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_transmitter_ready </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Sep 19 2014 03:02:50 for DoxygenADC by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.8
</small></address>
</body>
</html>
