[01/20 14:55:13      0s] 
[01/20 14:55:13      0s] Cadence Tempus(TM) Timing Solution.
[01/20 14:55:13      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/20 14:55:13      0s] 
[01/20 14:55:13      0s] Version:	v23.11-s111_1, built Thu May 16 09:07:16 PDT 2024
[01/20 14:55:13      0s] Options:	
[01/20 14:55:13      0s] Date:		Mon Jan 20 14:55:13 2025
[01/20 14:55:13      0s] Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
[01/20 14:55:13      0s] OS:		Oracle Linux Server 8.10
[01/20 14:55:13      0s] 
[01/20 14:55:13      0s] License:
[01/20 14:55:13      0s] 		[14:55:13.483228] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[01/20 14:55:13      0s] 		tpsxl	Tempus Timing Signoff Solution XL	23.1	checkout succeeded
[01/20 14:55:13      0s] 		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[01/20 14:55:15      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[01/20 14:55:38     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Tempus Timing Solution v23.11-s111_1 (64bit) 05/16/2024 09:07 (Linux 3.10.0-693.el7.x86_64)
[01/20 14:55:40     16s] @(#)CDS: NanoRoute 23.11-s111_1 NR240401-0735/23_11-UB (database version 18.20.622) {superthreading v2.20}
[01/20 14:55:40     16s] @(#)CDS: AAE 23.11-s031 (64bit) 05/16/2024 (Linux 3.10.0-693.el7.x86_64)
[01/20 14:55:40     16s] @(#)CDS: CTE 23.11-s025_1 () May 16 2024 01:47:36 ( )
[01/20 14:55:40     16s] @(#)CDS: SYNTECH 23.11-s010_1 () Apr  5 2024 04:21:08 ( )
[01/20 14:55:40     16s] @(#)CDS: CPE v23.11-s059
[01/20 14:55:40     16s] @(#)CDS: OA 22.61-p011 Thu Nov 30 12:26:13 2023
[01/20 14:55:40     16s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[01/20 14:55:40     16s] @(#)CDS: RCDB 11.15.0
[01/20 14:55:40     16s] @(#)CDS: STYLUS 23.10-a010_1 (02/06/2024 03:59 PST)
[01/20 14:55:40     16s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[01/20 14:55:40     16s] **INFO: (TMPDIR-1001): Create and set the environment variable TMPDIR to '/tmp/ssv_tmpdir_2219223_UYm7C3'.
environment variable TMPDIR is '/tmp/ssv_tmpdir_2219223_UYm7C3'.
[01/20 14:55:42     17s] <CMD> ::stop_gui -keepDgui
[01/20 14:55:42     17s] Has not load the powerDB, will keep enalbed
[01/20 14:55:42     17s] Has not load the powerDB, will keep enalbed
[01/20 14:56:12     19s] <CMD> read_lib -max ../PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib
[01/20 14:56:12     19s] <CMD> read_lib -min ../PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib
[01/20 14:56:12     20s] <CMD> read_lib ../PNR/auto_3x3_sky_scl/lib/sky130_tt_1.8_25_nldm.lib
[01/20 14:56:13     20s] <CMD> read_verilog SRC/fabric_netlists.v
[01/20 14:57:24     24s] <CMD> set_top_module fpga_top -ignore_undefined_cell
[01/20 14:57:24     24s] #% Begin Load MMMC data ... (date=01/20 14:57:24, mem=1718.2M)
[01/20 14:57:25     24s] Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
[01/20 14:57:25     24s] #% End Load MMMC data ... (date=01/20 14:57:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=1719.3M, current mem=1719.3M)
[01/20 14:57:25     24s] Loading view definition file from .ssv_emulate_view_definition_2219223_e344b60c-5f05-4dbf-baa9-de5a220ea2c6.tcl
[01/20 14:57:25     24s] Reading default_emulate_libset_max timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[01/20 14:57:25     24s] Read 109 cells in library 'sky130_ss_1.62_125' 
[01/20 14:57:25     24s] Reading default_emulate_libset_max timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_tt_1.8_25_nldm.lib' ...
[01/20 14:57:25     24s] Read 109 cells in library 'sky130_tt_1.8_25' 
[01/20 14:57:25     24s] Reading default_emulate_libset_min timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[01/20 14:57:25     25s] Read 109 cells in library 'sky130_ff_1.98_0' 
[01/20 14:57:25     25s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:00.0, peak res=1779.2M, current mem=1726.8M)
[01/20 14:57:25     25s] *** End library_loading (cpu=0.01min, real=0.00min, mem=39.0M, fe_cpu=0.42min, fe_real=2.20min, fe_mem=1691.5M) ***
[01/20 14:57:25     25s] #% Begin Load netlist data ... (date=01/20 14:57:25, mem=1726.8M)
[01/20 14:57:25     25s] *** Begin netlist parsing (mem=1691.5M) ***
[01/20 14:57:25     25s] Reading verilog netlist 'SRC/fabric_netlists.v'
[01/20 14:57:25     25s] Module sky130_fd_io__top_gpio_ovtv2 is not defined and will be treated as an empty module.
[01/20 14:57:25     25s] Undeclared bus IB_MODE_SEL in module sky130_fd_io__top_gpio_ovtv2 ... created as [1:0].
[01/20 14:57:25     25s] Undeclared bus DM in module sky130_fd_io__top_gpio_ovtv2 ... created as [2:0].
[01/20 14:57:25     25s] 
[01/20 14:57:25     25s] *** Memory Usage v#2 (Current mem = 2079.477M, initial mem = 840.258M) ***
[01/20 14:57:25     25s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2079.5M) ***
[01/20 14:57:25     25s] #% End Load netlist data ... (date=01/20 14:57:25, total cpu=0:00:00.4, real=0:00:00.0, peak res=1881.6M, current mem=1873.6M)
[01/20 14:57:25     25s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'sky130_fd_io__top_gpio_ovtv2' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[01/20 14:57:25     25s] Cell 'sky130_fd_io__top_gpio_ovtv2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'IN' of cell 'sky130_fd_io__top_gpio_ovtv2' as output for net 'Y' in module 'GPIO_IN'.
[01/20 14:57:25     25s] Cell 'sky130_fd_io__top_gpio_ovtv2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'TIE_HI_ESD' of cell 'sky130_fd_io__top_gpio_ovtv2' as output for net 'tie_hi_esd' in module 'GPIO_OUT'.
[01/20 14:57:25     25s] Cell 'sky130_fd_io__top_gpio_ovtv2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'VTRIP_SEL' of cell 'sky130_fd_io__top_gpio_ovtv2' as output for net 'tie_lo_esd' in module 'GPIO_OUT'.
[01/20 14:57:25     25s] **WARN: (UI-418):	Undefined cells that are instantiated in the netlist are allowed because load_netlist_ignore_undefined_cell is true. Unexpected results may occur due to missing library data or missing netlist data. For accurate results, provide a consistent library and netlist.
[01/20 14:57:25     25s] Set top cell to fpga_top.
[01/20 14:57:25     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:25     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:26     25s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[01/20 14:57:26     25s] late library set: default_emulate_libset_max
[01/20 14:57:26     25s] early library set: default_emulate_libset_min
[01/20 14:57:26     25s] Completed consistency checks. Status: Successful
[01/20 14:57:26     25s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[01/20 14:57:26     25s] late library set: default_emulate_libset_max
[01/20 14:57:26     25s] early library set: default_emulate_libset_min
[01/20 14:57:26     25s] Completed consistency checks. Status: Successful
[01/20 14:57:26     25s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1909.1M, current mem=1909.1M)
[01/20 14:57:26     25s] *** Estimate the number of flat objects and h-objects before Flatten ***
[01/20 14:57:26     25s] 	flat insts : 12572
[01/20 14:57:26     25s] 	flat terms : 39949
[01/20 14:57:26     25s] 	HNets : 28889
[01/20 14:57:26     25s] 	HInsts : 1319
[01/20 14:57:26     25s] 	HTerms : 15124
[01/20 14:57:26     25s] 1 empty module found.
[01/20 14:57:26     25s] Building hierarchical netlist for Cell fpga_top ...
[01/20 14:57:26     25s] ***** UseNewTieNetMode *****.
[01/20 14:57:26     25s] *** Netlist is NOT unique.
[01/20 14:57:26     25s] ** info: there are 370 modules.
[01/20 14:57:26     25s] ** info: there are 11566 stdCell insts.
[01/20 14:57:26     25s] ** info: there are 11566 stdCell insts with at least one signal pin.
[01/20 14:57:26     25s] 
[01/20 14:57:26     25s] *** Memory Usage v#2 (Current mem = 2534.430M, initial mem = 840.258M) ***
[01/20 14:57:26     25s] Set Default Input Pin Transition as 0.1 ps.
[01/20 14:57:26     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:26     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:26     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:26     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:26     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:26     25s] Has not load the powerDB, will keep enalbed
[01/20 14:57:26     26s] Extraction setup Started for TopCell fpga_top 
[01/20 14:57:26     26s] Summary of Active RC-Corners : 
[01/20 14:57:26     26s]  
[01/20 14:57:26     26s]  Analysis View: default_emulate_view
[01/20 14:57:26     26s]     RC-Corner Name        : default_emulate_rc_corner
[01/20 14:57:26     26s]     RC-Corner Index       : 0
[01/20 14:57:26     26s]     RC-Corner Temperature : 25 Celsius
[01/20 14:57:26     26s]     RC-Corner Cap Table   : ''
[01/20 14:57:26     26s]     RC-Corner PostRoute Res Factor        : 1
[01/20 14:57:26     26s]     RC-Corner PostRoute Cap Factor        : 1
[01/20 14:57:26     26s]     RC-Corner PostRoute XCap Factor       : 1
[01/20 14:57:26     26s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[01/20 14:57:26     26s] late library set: default_emulate_libset_max
[01/20 14:57:26     26s] early library set: default_emulate_libset_min
[01/20 14:57:26     26s] Completed consistency checks. Status: Successful
[01/20 14:57:26     26s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2494.4M, current mem=2250.6M)
[01/20 14:57:26     26s] Reading timing constraints file '/dev/null' ...
[01/20 14:57:26     26s] Current (total cpu=0:00:26.5, real=0:02:13, peak res=2615.7M, current mem=2576.8M)
[01/20 14:57:26     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/20 14:57:26     26s] 
[01/20 14:57:26     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/20 14:57:26     26s] Summary for sequential cells identification: 
[01/20 14:57:26     26s]   Identified SBFF number: 16
[01/20 14:57:26     26s]   Identified MBFF number: 0
[01/20 14:57:26     26s]   Identified SB Latch number: 2
[01/20 14:57:26     26s]   Identified MB Latch number: 0
[01/20 14:57:26     26s]   Not identified SBFF number: 0
[01/20 14:57:26     26s]   Not identified MBFF number: 0
[01/20 14:57:26     26s]   Not identified SB Latch number: 0
[01/20 14:57:26     26s]   Not identified MB Latch number: 0
[01/20 14:57:26     26s]   Number of sequential cells which are not FFs: 1
[01/20 14:57:26     26s] Total number of combinational cells: 87
[01/20 14:57:26     26s] Total number of sequential cells: 19
[01/20 14:57:26     26s] Total number of tristate cells: 3
[01/20 14:57:26     26s] Total number of level shifter cells: 0
[01/20 14:57:26     26s] Total number of power gating cells: 0
[01/20 14:57:26     26s] Total number of isolation cells: 0
[01/20 14:57:26     26s] Total number of power switch cells: 0
[01/20 14:57:26     26s] Total number of pulse generator cells: 0
[01/20 14:57:26     26s] Total number of always on buffers: 0
[01/20 14:57:26     26s] Total number of retention cells: 0
[01/20 14:57:26     26s] Total number of physical cells: 0
[01/20 14:57:26     26s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[01/20 14:57:26     26s] Total number of usable buffers: 7
[01/20 14:57:26     26s] List of unusable buffers:
[01/20 14:57:26     26s] Total number of unusable buffers: 0
[01/20 14:57:26     26s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX8 INVX4
[01/20 14:57:26     26s] Total number of usable inverters: 9
[01/20 14:57:26     26s] List of unusable inverters:
[01/20 14:57:26     26s] Total number of unusable inverters: 0
[01/20 14:57:26     26s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY4X4 DLY2X4
[01/20 14:57:26     26s] Total number of identified usable delay cells: 4
[01/20 14:57:26     26s] List of identified unusable delay cells:
[01/20 14:57:26     26s] Total number of identified unusable delay cells: 0
[01/20 14:57:26     26s] 
[01/20 14:57:26     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/20 14:57:26     26s] 
[01/20 14:57:26     26s] TimeStamp Deleting Cell Server Begin ...
[01/20 14:57:26     26s] 
[01/20 14:57:26     26s] TimeStamp Deleting Cell Server End ...
[01/20 14:57:27     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2605.2M, current mem=2605.2M)
[01/20 14:57:27     26s] 
[01/20 14:57:27     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 14:57:27     26s] Summary for sequential cells identification: 
[01/20 14:57:27     26s]   Identified SBFF number: 16
[01/20 14:57:27     26s]   Identified MBFF number: 0
[01/20 14:57:27     26s]   Identified SB Latch number: 2
[01/20 14:57:27     26s]   Identified MB Latch number: 0
[01/20 14:57:27     26s]   Not identified SBFF number: 0
[01/20 14:57:27     26s]   Not identified MBFF number: 0
[01/20 14:57:27     26s]   Not identified SB Latch number: 0
[01/20 14:57:27     26s]   Not identified MB Latch number: 0
[01/20 14:57:27     26s]   Number of sequential cells which are not FFs: 1
[01/20 14:57:27     26s]  Visiting view : default_emulate_view
[01/20 14:57:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = 0
[01/20 14:57:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/20 14:57:27     26s]  Visiting view : default_emulate_view
[01/20 14:57:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = 0
[01/20 14:57:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[01/20 14:57:27     26s] TLC MultiMap info (StdDelay):
[01/20 14:57:27     26s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 48ps
[01/20 14:57:27     26s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 48ps
[01/20 14:57:27     26s]  Setting StdDelay to: 48ps
[01/20 14:57:27     26s] 
[01/20 14:57:27     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 14:57:27     26s] 
[01/20 14:57:27     26s] TimeStamp Deleting Cell Server Begin ...
[01/20 14:57:27     26s] 
[01/20 14:57:27     26s] TimeStamp Deleting Cell Server End ...
[01/20 14:57:27     26s] **ERROR: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Extraction setup Started for TopCell fpga_top 
[01/20 14:57:27     26s] Summary of Active RC-Corners : 
[01/20 14:57:27     26s]  
[01/20 14:57:27     26s]  Analysis View: default_emulate_view
[01/20 14:57:27     26s]     RC-Corner Name        : default_emulate_rc_corner
[01/20 14:57:27     26s]     RC-Corner Index       : 0
[01/20 14:57:27     26s]     RC-Corner Temperature : 125 Celsius
[01/20 14:57:27     26s]     RC-Corner Cap Table   : ''
[01/20 14:57:27     26s]     RC-Corner PostRoute Res Factor        : 1
[01/20 14:57:27     26s]     RC-Corner PostRoute Cap Factor        : 1
[01/20 14:57:27     26s]     RC-Corner PostRoute XCap Factor       : 1
[01/20 14:57:27     26s] Extraction setup Started for TopCell fpga_top 
[01/20 14:57:27     26s] Summary of Active RC-Corners : 
[01/20 14:57:27     26s]  
[01/20 14:57:27     26s]  Analysis View: default_emulate_view
[01/20 14:57:27     26s]     RC-Corner Name        : default_emulate_rc_corner
[01/20 14:57:27     26s]     RC-Corner Index       : 0
[01/20 14:57:27     26s]     RC-Corner Temperature : 125 Celsius
[01/20 14:57:27     26s]     RC-Corner Cap Table   : ''
[01/20 14:57:27     26s]     RC-Corner PostRoute Res Factor        : 1
[01/20 14:57:27     26s]     RC-Corner PostRoute Cap Factor        : 1
[01/20 14:57:27     26s]     RC-Corner PostRoute XCap Factor       : 1
[01/20 14:57:27     26s] Extraction setup Started for TopCell fpga_top 
[01/20 14:57:27     26s] Summary of Active RC-Corners : 
[01/20 14:57:27     26s]  
[01/20 14:57:27     26s]  Analysis View: default_emulate_view
[01/20 14:57:27     26s]     RC-Corner Name        : default_emulate_rc_corner
[01/20 14:57:27     26s]     RC-Corner Index       : 0
[01/20 14:57:27     26s]     RC-Corner Temperature : 125 Celsius
[01/20 14:57:27     26s]     RC-Corner Cap Table   : ''
[01/20 14:57:27     26s]     RC-Corner PostRoute Res Factor        : 1
[01/20 14:57:27     26s]     RC-Corner PostRoute Cap Factor        : 1
[01/20 14:57:27     26s]     RC-Corner PostRoute XCap Factor       : 1
[01/20 14:57:27     26s] **ERROR: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Loading  (fpga_top)
[01/20 14:57:27     26s] Traverse HInst (fpga_top)
[01/20 14:58:20     29s] <CMD> report_timing
[01/20 14:58:20     29s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 14:58:21     30s] AAE DB initialization (MEM=2938.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/20 14:58:21     30s] #################################################################################
[01/20 14:58:21     30s] # Design Name: fpga_top
[01/20 14:58:21     30s] # Design Mode: 65nm
[01/20 14:58:21     30s] # Analysis Mode: MMMC OCV 
[01/20 14:58:21     30s] # Parasitics Mode: No SPEF/RCDB 
[01/20 14:58:21     30s] # Signoff Settings: SI Off 
[01/20 14:58:21     30s] #################################################################################
[01/20 14:58:21     30s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[01/20 14:58:22     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 3028.6M, InitMEM = 3026.6M)
[01/20 14:58:22     30s] Start delay calculation (fullDC) (1 T). (MEM=2474.26)
[01/20 14:58:22     30s] Start AAE Lib Loading. (MEM=3038.16)
[01/20 14:58:22     30s] End AAE Lib Loading. (MEM=3258.24 CPU=0:00:00.0 Real=0:00:00.0)
[01/20 14:58:22     30s] End AAE Lib Interpolated Model. (MEM=3258.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 14:58:25     33s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/20 14:58:25     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 14:58:25     33s] End delay calculation. (MEM=2580.32 CPU=0:00:02.7 REAL=0:00:02.0)
[01/20 14:58:26     33s] Begin loading slews from CTE ...
[01/20 14:58:26     33s] Loading slews from CTE completed...
[01/20 14:58:26     33s] End delay calculation (fullDC). (MEM=2578.05 CPU=0:00:03.0 REAL=0:00:04.0)
[01/20 14:58:26     33s] *** CDM Built up (cpu=0:00:03.9  real=0:00:05.0  mem= 3424.8M) ***
[01/20 14:58:26     33s] Has not load the powerDB, will keep enalbed
[01/20 14:58:26     33s] Has not load the powerDB, will keep enalbed
[01/20 15:06:18     58s] <CMD> selectObject Net {cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]}
[01/20 15:06:38     59s] <CMD> exit
[01/20 15:06:38     59s] 
[01/20 15:06:38     59s] *** Memory Usage v#2 (Current mem = 3425.594M, initial mem = 840.258M) ***
[01/20 15:06:38     59s] 
[01/20 15:06:38     59s] *** Summary of all messages that are not suppressed in this session:
[01/20 15:06:38     59s] Severity  ID               Count  Summary                                  
[01/20 15:06:38     59s] WARNING   UI-418               1  Undefined cells that are instantiated in...
[01/20 15:06:38     59s] ERROR     IMPSYC-2             2  Timing information is not defined for ce...
[01/20 15:06:38     59s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[01/20 15:06:38     59s] WARNING   TA-112              20  A timing loop was found in the design. T...
[01/20 15:06:38     59s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[01/20 15:06:38     59s] *** Message Summary: 23 warning(s), 2 error(s)
[01/20 15:06:38     59s] 
[01/20 15:06:38     59s] --- Ending "Tempus Timing Solution" (totcpu=0:00:59.5, real=0:11:25, mem=3425.6M) ---
