#
# Synplify QuickLogic Technology Mapper, version 7.3, Build 223R
# Copyright (C) 1994-1995, Synplicity Inc.  All Rights Reserved
#
# File written on: Sat Aug 14 16:02:42 2004
QDIF 3
file ql3012
package pl84
tools
  design 3000
  logic optimizer 0
    option IgnorePack boolean false
  delay modeler 0
    option SpeedGrade string 0
end
library QDIF
 gates 45
 terms 295
 ports 1153
 gate Q_BUF1 cell LOGIC
   term A port A5 end
   term Z port AZ end
   term VCC port A3 port A1 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_HINPAD cell INPUT
   term P port IP end
   term Q port IZ end
   term QN port IN end
   term VCC end
   term GND end
 end
 gate Q_CKPAD cell CLOCK
   term P port IP end
   term CK port IC end
   term Q port IZ end
   term QN port IN end
   term VCC end
   term GND end
 end
 gate Q_DFF cell LOGIC
   term QC port QC end
   term QD port E1 end
   term QR port QR end
   term QS port QS end
   term QZ port QZ end
   term VCC port F5 port F3 port F1 port D2 port C2 port B2 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port E2 port D1 port C1 port B1 port A6 port A4 port A2 end
 end
 gate Q_MUX4 cell LOGIC
   term A port B1 end
   term B port C1 end
   term C port D1 end
   term D port E1 end
   term S0 port F5 end
   term S1 port A5 end
   term Q port OZ end
   term VCC port F3 port F1 port A3 port A1 end
   term GND port F6 port F4 port F2 port E2 port D2 port C2 port B2 port A6 port A4 port A2 end
 end
 gate Q_XLATR cell LOGIC
   term FB port D1 end
   term QC port F1 end
   term QD port E1 end
   term QR port E2 port D2 end
   term QZ port NZ end
   term VCC port F5 port F3 end
   term GND port F6 port F4 port F2 port C2 port C1 port B2 port B1 port A6 port A5 port A4 port A3 port A2 port A1 end
 end
 gate Q_INV cell LOGIC
   term A port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND port A4 port A2 end
 end
 gate Q_OR4I4 cell LOGIC
   term A port E2 end
   term B port F1 end
   term C port F3 end
   term D port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_AND4I4 cell LOGIC
   term A port E2 end
   term B port F2 end
   term C port F4 end
   term D port F6 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port D2 port C1 port B1 port F5 port F3 port F1 end
   term GND port A6 port A4 port A2 port D1 port C2 port B2 end
 end
 gate Q_AND5I4 cell LOGIC
   term A port F1 end
   term B port E2 end
   term C port F2 end
   term D port F4 end
   term E port F6 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port D2 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port D1 port C2 port B2 end
 end
 gate Q_AND3I1 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A6 end
   term Q port AZ end
   term VCC port A5 end
   term GND port A4 port A2 end
 end
 gate Q_OR6I2 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port E1 end
   term E port F3 end
   term F port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port D1 port C1 port B1 port F1 end
   term GND port A6 port A4 port A2 port E2 port D2 port C2 port B2 end
 end
 gate Q_OR5I2 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port F3 end
   term E port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 end
 end
 gate Q_AND5I0 cell LOGIC
   term A port F1 end
   term B port F3 end
   term C port F5 end
   term D port A1 end
   term E port A3 end
   term Q port OZ end
   term VCC port E1 port D2 port C2 port B2 port A5 end
   term GND port E2 port D1 port C1 port B1 port F6 port F4 port F2 port A6 port A4 port A2 end
 end
 gate Q_OR2I1 cell LOGIC
   term A port F2 end
   term B port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 end
 end
 gate Q_MUX2X2 cell LOGIC
   term A port D1 end
   term B port E2 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX2X1 cell LOGIC
   term A port D2 end
   term B port E1 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port D1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port E2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX2X3 cell LOGIC
   term A port D2 end
   term B port E2 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port D1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX2X0 cell LOGIC
   term A port D1 end
   term B port E1 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port E2 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX4X0 cell LOGIC
   term A port B1 end
   term B port C1 end
   term C port D1 end
   term D port E1 end
   term S0 port F1 end
   term S1 port A1 end
   term Q port OZ end
   term VCC port F5 port F3 port A5 port A3 end
   term GND port E2 port D2 port C2 port B2 port F6 port F4 port F2 port A6 port A4 port A2 end
 end
 gate Q_AND6I6 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port A2 end
   term E port A4 end
   term F port A6 end
   term Q port OZ end
   term VCC port E1 port D2 port C2 port B2 port F5 port F3 port F1 port A5 port A3 port A1 end
   term GND port E2 port D1 port C1 port B1 end
 end
 gate Q_XNOR2I0 cell LOGIC
   term A port F1 end
   term B port E1 port D2 end
   term Q port NZ end
   term VCC port F5 port F3 port D1 port C1 port B1 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port E2 port C2 port B2 port A6 port A4 port A2 end
 end
 gate Q_OR3I1 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F3 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 end
 end
 gate Q_OR3I0 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F3 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 end
 end
 gate Q_OR4I1 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 end
 end
 gate Q_OR6I3 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port F1 end
   term E port F3 end
   term F port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 end
 end
 gate Q_OR5I3 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F5 end
   term D port F1 end
   term E port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 end
 end
 gate Q_XOR2I0 cell LOGIC
   term A port F1 end
   term B port E2 port D1 end
   term Q port NZ end
   term VCC port F5 port F3 port E1 port C1 port B1 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port D2 port C2 port B2 port A6 port A4 port A2 end
 end
 gate Q_OR4I3 cell LOGIC
   term A port F2 end
   term B port F3 end
   term C port F5 end
   term D port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 end
 end
 gate Q_OR3I3 cell LOGIC
   term A port F1 end
   term B port F3 end
   term C port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_AND3I3 cell LOGIC
   term A port A2 end
   term B port A4 end
   term C port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND end
 end
 gate Q_AND6I3 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A5 end
   term D port A2 end
   term E port A4 end
   term F port A6 end
   term Q port AZ end
   term VCC end
   term GND end
 end
 gate Q_AND3I0 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A5 end
   term Q port AZ end
   term VCC end
   term GND port A6 port A4 port A2 end
 end
 gate Q_AND2I2 cell LOGIC
   term A port A4 end
   term B port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND port A2 end
 end
 gate Q_AND4I3 cell LOGIC
   term A port A1 end
   term B port A4 end
   term C port A6 end
   term D port A2 end
   term Q port AZ end
   term VCC port A5 port A3 end
   term GND end
 end
 gate Q_AND2I0 cell LOGIC
   term A port A1 end
   term B port A3 end
   term Q port AZ end
   term VCC port A5 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_AND2I1 cell LOGIC
   term A port A1 end
   term B port A6 end
   term Q port AZ end
   term VCC port A5 port A3 end
   term GND port A4 port A2 end
 end
 gate Q_OR2I2 cell LOGIC
   term A port F1 end
   term B port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_OUTPAD cell BIDIR
   term A port I2 end
   term P port IP end
   term VCC port I1 port IE end
   term GND end
 end
 gate Q_INPAD cell BIDIR
   term P port IP end
   term Q port IZ end
   term VCC port I2 end
   term GND port I1 port IE end
 end
 gate Q_IOPAD cell BIDIR
   term P port IP end
   term Q port IZ end
   term E port IE end
   term D port I2 end
   term VCC port I1 end
   term GND end
 end
 gate Q_INCX cell LOGIC
   term A port E2 port D1 end
   term E1 port F1 end
   term E2 port F3 end
   term E3 port F5 end
   term NE4 port F2 end
   term NE5 port F4 end
   term S port NZ end
   term VCC port E1 end
   term GND port F6 port D2 port C2 port C1 port B2 port B1 port A6 port A5 port A4 port A3 port A2 port A1 end
 end
 gate Q_AND2 cell LOGIC
   term A port A1 end
   term B port A3 end
   term Q port AZ end
   term VCC port A5 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_INCSKIP cell LOGIC
   term CI port E1 end
   term A0 port F1 end
   term A1 port F3 end
   term A2 port F5 end
   term CO port NZ end
   term VCC port C1 port B1 end
   term GND port F6 port F4 port F2 port E2 port D2 port D1 port C2 port B2 port A6 port A5 port A4 port A3 port A2 port A1 end
 end
 gate Q_INCSKIP2 cell LOGIC
   term CI port E1 end
   term A0 port F1 end
   term A1 port F3 end
   term A2 port F5 end
   term CO3 port NZ end
   term A3 port A1 end
   term A4 port A3 end
   term A5 port A5 end
   term CO6 port OZ end
   term VCC end
   term GND port F6 port F4 port F2 port E2 port D2 port D1 port C2 port C1 port B2 port B1 port A6 port A4 port A2 end
 end
end
logical QDIF
  gates 1564
  nets 1641
  # instances
  gate V0_ctr.un6_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate V0_ctr.un6_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate V0_ctr.un6_ctr_reg_1.CO15 master Q_INCSKIP pack end
  gate V0_ctr.un6_ctr_reg_1.CO1 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO2 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO4 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO5 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO7 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO8 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO10 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO11 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO13 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO14 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.SUM0 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM1 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM2 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM3 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM4 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM5 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM6 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM7 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM8 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM9 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM10 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM11 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM12 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM13 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM14 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM15 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM16 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate I1_ctr.un6_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate I1_ctr.un6_ctr_reg_1.CO15 master Q_INCSKIP pack end
  gate I1_ctr.un6_ctr_reg_1.CO1 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO2 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO4 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO5 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO7 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO8 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO10 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO11 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO13 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO14 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.SUM0 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM1 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM2 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM3 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM4 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM5 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM6 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM7 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM8 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM9 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM10 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM11 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM12 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM13 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM14 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM15 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM16 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate I2_ctr.un6_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate I2_ctr.un6_ctr_reg_1.CO15 master Q_INCSKIP pack end
  gate I2_ctr.un6_ctr_reg_1.CO1 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO2 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO4 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO5 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO7 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO8 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO10 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO11 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO13 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO14 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.SUM0 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM1 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM2 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM3 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM4 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM5 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM6 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM7 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM8 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM9 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM10 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM11 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM12 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM13 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM14 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM15 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM16 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO18 master Q_INCSKIP2 pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO21 master Q_INCSKIP pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO1 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO2 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO4 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO5 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO7 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO8 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO10 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO11 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO13 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO14 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO16 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO17 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO19 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO20 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.SUM0 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM1 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM2 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM3 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM4 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM5 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM6 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM7 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM8 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM9 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM10 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM11 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM12 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM13 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM14 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM15 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM16 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM17 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM18 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM19 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM20 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM21 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM22 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO18 master Q_INCSKIP2 pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO21 master Q_INCSKIP pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO1 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO2 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO4 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO5 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO7 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO8 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO10 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO11 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO13 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO14 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO16 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO17 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO19 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO20 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO22 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM0 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM1 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM2 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM3 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM4 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM5 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM6 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM7 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM8 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM9 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM10 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM11 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM12 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM13 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM14 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM15 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM16 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM17 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM18 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM19 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM20 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM21 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM22 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM23 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO1 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO2 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO4 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO5 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO7 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO8 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO10 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO11 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO13 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.CO14 master Q_AND2 end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 master Q_INCX end
  gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO1 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO2 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO4 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO5 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO7 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO8 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO10 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO11 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO13 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.CO14 master Q_AND2 end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 master Q_INCX end
  gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 master Q_INCX end
  gate un3_freq_div_ctr_1.CO6 master Q_INCSKIP2 pack end
  gate un3_freq_div_ctr_1.CO1 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO2 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO4 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO5 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO7 master Q_AND2 end
  gate un3_freq_div_ctr_1.SUM0 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM1 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM2 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM3 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM4 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM5 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM6 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM7 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM8 master Q_INCX end
  gate BI_port0_p[0] master Q_IOPAD cell io69 end
  gate BI_port0_p[1] master Q_IOPAD cell io71 end
  gate BI_port0_p[2] master Q_IOPAD cell io62 end
  gate BI_port0_p[3] master Q_IOPAD cell io70 end
  gate BI_port0_p[4] master Q_IOPAD cell io68 end
  gate BI_port0_p[5] master Q_IOPAD cell io60 end
  gate BI_port0_p[6] master Q_IOPAD cell io59 end
  gate BI_port0_p[7] master Q_IOPAD cell io58 end
  gate IN_wr_p master Q_INPAD cell io72 end
  gate IN_rd_p master Q_INPAD cell io56 end
  gate IN_psen_p master Q_INPAD cell io81 end
  gate I_port2_p[0] master Q_INPAD cell io48 end
  gate I_port2_p[1] master Q_INPAD cell io43 end
  gate I_port2_p[2] master Q_INPAD cell io44 end
  gate I_port2_p[3] master Q_INPAD cell io55 end
  gate I_port2_p[4] master Q_INPAD cell io57 end
  gate I_port2_p[5] master Q_INPAD cell io51 end
  gate I_port2_p[6] master Q_INPAD cell io47 end
  gate I_port2_p[7] master Q_INPAD cell io45 end
  gate I_monitors_p[0] master Q_INPAD cell io84 end
  gate I_monitors_p[1] master Q_INPAD cell io18 end
  gate I_monitors_p[2] master Q_INPAD cell io15 end
  gate I_monitors_p[3] master Q_INPAD cell io28 end
  gate I_monitors_p[4] master Q_INPAD cell io42 end
  gate I_monitors_p[5] master Q_INPAD cell io9 end
  gate I_monitors_p[6] master Q_INPAD cell io12 end
  gate I_monitors_p[7] master Q_INPAD cell io14 end
  gate I_monitors_p[8] master Q_INPAD cell io7 end
  gate I_monitors_p[9] master Q_INPAD cell io54 end
  gate I_monitors_p[10] master Q_INPAD cell io41 end
  gate N_211_i_p master Q_OUTPAD cell io83 end
  gate N_212_i_p master Q_OUTPAD cell io3 end
  gate I_main_blower_mon_p master Q_INPAD cell io27 end
  gate I_V0_mon_p master Q_INPAD cell io17 end
  gate I_I1_mon_p master Q_INPAD cell io16 end
  gate I_I2_mon_p master Q_INPAD cell io13 end
  gate I_maint_mon_p master Q_INPAD cell io8 end
  gate I_SMC_MON_DC90_OUTPUT_FAULT_p master Q_INPAD cell io6 end
  gate I_SMC_MON_DC90_AC_PWR_FAULT_p master Q_INPAD cell io1 end
  gate I_SMC_MON_DC90_OVR_TMP_p master Q_INPAD cell io2 end
  gate I_SMC_MON_DC90_48V_ON_p master Q_INPAD cell io20 end
  gate I_SMC_MON_BC_OUTPUT_FAULT_p master Q_INPAD cell io32 end
  gate I_SMC_MON_BC_AC_PWR_FAULT_p master Q_INPAD cell io29 end
  gate I_SMC_MON_BC_OVR_TMP_p master Q_INPAD cell io30 end
  gate I_SMC_MON_BC_PHASE_LOSS_p master Q_INPAD cell io34 end
  gate I_SMC_MON_BC_AC_ON_p master Q_INPAD cell io78 end
  gate I_SMC_MON_PDU_JAG_THERMAL_FAULT_p master Q_INPAD cell io74 end
  gate I_SMC_MON_BC_FAN0_STATE_p master Q_INPAD cell io38 end
  gate I_SMC_MON_PDU_JAG_48V_GOOD_p master Q_INPAD cell io73 end
  gate I_SMC_MON_BC_FAN1_STATE_p master Q_INPAD cell io39 end
  gate I_SMC_MON_BC_FAN0_TACH_p master Q_INPAD cell io35 end
  gate I_SMC_MON_BC_FAN1_TACH_p master Q_INPAD cell io37 end
  gate B_CNTRL_BC_48VDC_DC90_i_p master Q_OUTPAD cell io5 end
  gate B_CNTRL_BC_48VDC_i_p master Q_OUTPAD cell io31 end
  gate SMC_CNTRL_JAG_SWITCHED_AC_i_p master Q_OUTPAD cell io49 end
  gate SMC_CNTRL_JAG_48VDC_ON_i_p master Q_OUTPAD cell io50 end
  gate B_SMC_CNTRL_BC_SWITCHED_AC_i_p master Q_OUTPAD cell io80 end
  gate un45_noalloc_rdata[0] master Q_OR2I2 end
  gate idl_regs.G_527 master Q_AND2I1 end
  gate idl_regs.G_519 master Q_AND2I1 end
  gate idl_regs.G_524 master Q_AND2I0 end
  gate idl_regs.G_536 master Q_AND2I0 end
  gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate un37_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_29_0_491 master Q_AND4I3 end
  gate un13_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_29_0_482 master Q_AND2I2 end
  gate idl_regs.G_532 master Q_AND2I0 end
  gate idl_regs.G_556 master Q_AND2I0 end
  gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un61_noalloc_rdata[0] master Q_OR2I2 end
  gate idl_regs.G_534 master Q_AND2I0 end
  gate idl_regs.G_546 master Q_AND2I0 end
  gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2_445 master Q_AND2I0 end
  gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un25_noalloc_rdata[0] master Q_AND2I0 end
  gate un53_noalloc_rdata[0] master Q_AND2I0 end
  gate un29_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_29_0_486 master Q_AND6I3 end
  gate un5_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_29_0_485 master Q_AND2I2 end
  gate un41_noalloc_rdata[0] master Q_AND2I0 end
  gate un21_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_29_i[0] master Q_AND6I3 end
  gate idl_regs.G_528 master Q_AND2I0 end
  gate un192_noalloc_rdata_0_and2_0_428 master Q_AND2I0 end
  gate N_290_i master Q_AND3I0 end
  gate idl_regs.O_SMC_MON_PDU_JAG_48V_GOOD_rstb_0_and2_0_and2_1 master Q_AND2I0 end
  gate un210_noalloc_rdata_0_and2_0_421 master Q_AND2I0 end
  gate N_292_i master Q_AND3I0 end
  gate idl_regs.N_756_i master Q_AND2I2 end
  gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un216_noalloc_rdata_0_and2[0] master Q_AND2I0 end
  gate noalloc_rdata_i_and2_0_602 master Q_AND3I3 end
  gate idl_regs.G_559 master Q_AND2I0 end
  gate G_140 master Q_OR3I3 end
  gate idl_regs.G_558 master Q_AND2I0 end
  gate N_291_i master Q_OR3I3 end
  gate idl_regs.G_540 master Q_AND2I0 end
  gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2_435 master Q_AND2I0 end
  gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate N_289_i master Q_AND2I0 end
  gate noalloc_rdata_i_and2_0_606 master Q_OR4I3 end
  gate G_139 master Q_AND3I0 end
  gate idl_regs.G_535 master Q_AND2I0 end
  gate idl_regs.G_545 master Q_AND2I0 end
  gate un198_noalloc_rdata_0_437 master Q_AND2I0 end
  gate un198_noalloc_rdata_i[0] master Q_AND3I0 end
  gate noalloc_rdata_i_and2_0_607 master Q_AND3I3 end
  gate idl_regs.G_557 master Q_AND2I0 end
  gate un229_noalloc_rdata_i[0] master Q_OR3I3 end
  gate un241_noalloc_rdata[0] master Q_OR3I3 end
  gate un247_noalloc_rdata[0] master Q_AND3I0 end
  gate un253_noalloc_rdata[0] master Q_AND3I0 end
  gate un235_noalloc_rdata[0] master Q_AND3I0 end
  gate noalloc_rdata_24[0] master Q_AND4I3 end
  gate idl_regs.BC_TACH0_LOCK_OUT_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate v0_sr.edgesrout master Q_XOR2I0 end
  gate un79_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.G_530 master Q_AND2I0 end
  gate un132_noalloc_rdata[0] master Q_AND3I0 end
  gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un138_noalloc_rdata_0_and2[0] master Q_AND2I0 end
  gate noalloc_rdata_i_and2_0_611 master Q_AND6I3 end
  gate idl_regs.G_542 master Q_AND2I0 end
  gate idl_regs.G_560 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_6[0] master Q_OR2I2 end
  gate idl_regs.G_537 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_2[0] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_1[0] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_5[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_3[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_0[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_0_627 master Q_AND6I3 end
  gate idl_regs.G_547 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2[0] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_7[0] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_4[0] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_9[0] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_8[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_0_628 master Q_OR4I3 end
  gate idl_regs.r_data_0_0[0] master Q_OR5I3 end
  gate i1_sr.edgesrout master Q_XOR2I0 end
  gate un85_noalloc_rdata_i[1] master Q_OR2I2 end
  gate N_284_i master Q_AND2I0 end
  gate N_286_i master Q_AND2I0 end
  gate un171_noalloc_rdata_0_and2[1] master Q_AND2I0 end
  gate noalloc_rdata_i_and2_1_614 master Q_AND4I3 end
  gate idl_regs.r_data_0_0_and2[1] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_5[1] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_4[1] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_1_619 master Q_AND3I3 end
  gate idl_regs.r_data_0_0_and2_1[1] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_3[1] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_1_615 master Q_AND2I2 end
  gate un45_noalloc_rdata[1] master Q_OR2I2 end
  gate un37_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_18_1_505 master Q_AND4I3 end
  gate un13_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_18_1_496 master Q_AND2I2 end
  gate un61_noalloc_rdata[1] master Q_OR2I2 end
  gate un25_noalloc_rdata[1] master Q_AND2I0 end
  gate un53_noalloc_rdata[1] master Q_AND2I0 end
  gate un29_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_18_1_500 master Q_AND6I3 end
  gate un5_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_18_1_499 master Q_AND2I2 end
  gate un41_noalloc_rdata[1] master Q_AND2I0 end
  gate un21_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_18[1] master Q_OR6I3 end
  gate idl_regs.r_data_0_0_and2_2[1] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_0[1] master Q_AND3I0 end
  gate idl_regs.r_data_0_0[1] master Q_OR6I3 end
  gate i2_sr.edgesrout master Q_XOR2I0 end
  gate un92_noalloc_rdata[2] master Q_AND2I0 end
  gate un5_noalloc_rdata[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_2_595 master Q_AND3I3 end
  gate un45_noalloc_rdata[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_2_597 master Q_AND2I2 end
  gate un41_noalloc_rdata[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_2_596 master Q_AND3I3 end
  gate un37_noalloc_rdata[2] master Q_AND2I0 end
  gate un13_noalloc_rdata[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_0[2] master Q_AND2I0 end
  gate un21_noalloc_rdata[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_2_590 master Q_OR4I1 end
  gate idl_regs.r_data_0_0_and2[2] master Q_AND2I0 end
  gate un151_noalloc_rdata[2] master Q_AND2I0 end
  gate un29_noalloc_rdata[2] master Q_AND2I0 end
  gate un25_noalloc_rdata[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_2_584 master Q_AND3I3 end
  gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate un178_noalloc_rdata[2] master Q_AND2I0 end
  gate un53_noalloc_rdata[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_2_586 master Q_OR4I1 end
  gate idl_regs.r_data_0_0_2_591 master Q_OR3I0 end
  gate idl_regs.r_data_0_0[2] master Q_OR6I3 end
  gate main_sr.edgesrout master Q_XOR2I0 end
  gate un99_noalloc_rdata[3] master Q_AND2I0 end
  gate un5_noalloc_rdata[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_3_576 master Q_AND3I3 end
  gate un45_noalloc_rdata[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_3_578 master Q_AND2I2 end
  gate un41_noalloc_rdata[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_3_577 master Q_AND3I3 end
  gate un37_noalloc_rdata[3] master Q_AND2I0 end
  gate un13_noalloc_rdata[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_0[3] master Q_AND2I0 end
  gate un21_noalloc_rdata[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_3_571 master Q_OR4I1 end
  gate idl_regs.r_data_0_0_and2[3] master Q_AND2I0 end
  gate un185_noalloc_rdata[3] master Q_AND2I0 end
  gate un53_noalloc_rdata[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_3_564 master Q_AND2I2 end
  gate un158_noalloc_rdata[3] master Q_AND2I0 end
  gate un29_noalloc_rdata[3] master Q_AND2I0 end
  gate un25_noalloc_rdata[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_3_567 master Q_OR4I1 end
  gate idl_regs.r_data_0_0_3_572 master Q_OR3I0 end
  gate idl_regs.r_data_0_0[3] master Q_OR6I3 end
  gate gen_freq_sr.edgesrout master Q_XOR2I0 end
  gate un106_noalloc_rdata[4] master Q_AND2I0 end
  gate un5_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_557 master Q_AND3I3 end
  gate un45_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_559 master Q_AND2I2 end
  gate un41_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_558 master Q_AND3I3 end
  gate un37_noalloc_rdata[4] master Q_AND2I0 end
  gate un25_noalloc_rdata[4] master Q_AND2I0 end
  gate un53_noalloc_rdata[4] master Q_AND2I0 end
  gate un29_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_548 master Q_OR3I0 end
  gate idl_regs.r_data_0_0_4_549 master Q_AND2I2 end
  gate un13_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_552 master Q_OR3I1 end
  gate idl_regs.r_data_0_0_and2[4] master Q_AND2I0 end
  gate un21_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_553 master Q_OR3I0 end
  gate idl_regs.r_data_0_0[4] master Q_OR6I3 end
  gate un45_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata_5_543 master Q_AND2I2 end
  gate tach0_sr.edgesrout master Q_XOR2I0 end
  gate un113_noalloc_rdata[5] master Q_AND2I0 end
  gate un5_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata_5_545 master Q_AND4I3 end
  gate un37_noalloc_rdata[5] master Q_AND2I0 end
  gate un13_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata_5_537 master Q_OR3I0 end
  gate noalloc_rdata_5_544 master Q_AND3I3 end
  gate un41_noalloc_rdata[5] master Q_AND2I0 end
  gate un25_noalloc_rdata[5] master Q_AND2I0 end
  gate un53_noalloc_rdata[5] master Q_AND2I0 end
  gate un29_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata_5_534 master Q_OR3I0 end
  gate un21_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata[5] master Q_OR6I3 end
  gate un45_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate noalloc_rdata_6_529 master Q_AND2I2 end
  gate tach1_sr.edgesrout master Q_XNOR2I0 end
  gate un120_noalloc_rdata[6] master Q_AND2I1 end
  gate un5_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate noalloc_rdata_6_531 master Q_AND4I3 end
  gate un37_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate un25_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate un53_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate un29_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate noalloc_rdata_6_519 master Q_OR3I0 end
  gate un13_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate noalloc_rdata_6_530 master Q_AND6I6 end
  gate un41_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate un21_noalloc_rdata_0_and2[6] master Q_AND2I0 end
  gate noalloc_rdata[6] master Q_OR6I3 end
  gate wstb_0_and2 master Q_AND2I1 end
  gate idl_regs.G_555 master Q_AND2I0 end
  gate idl_regs.O_SMC_CNTRL_JAG_48VDC_ON_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2_277 master Q_AND2I0 end
  gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.O_B_SMC_CNTRL_BC_SWITCHED_AC_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.O_B_CNTRL_BC_48VDC_DC90_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2_268 master Q_AND2I0 end
  gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.O_BC_TACH1_CTR_HI_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate BC_TACH1_CTR_LO_rstb_i master Q_OR3I3 end
  gate idl_regs.O_BC_TACH0_CTR_HI_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate BC_TACH0_CTR_LO_rstb_i master Q_OR2I2 end
  gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate GEN_FREQ_CTR_LO_rstb_i master Q_OR2I2 end
  gate idl_regs.G_554 master Q_AND2I0 end
  gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate I2_LO_rstb_i master Q_OR2I2 end
  gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate I1_LO_rstb_i master Q_OR2I2 end
  gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate V0_LO_rstb_i master Q_OR2I2 end
  gate idl_regs.G_563 master Q_AND2I0 end
  gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.G_565 master Q_AND2I0 end
  gate idl_regs.O_K1_ON_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.O_V48_ON_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate G_50 master Q_MUX4X0 end
  gate mon_freq_ctr_in_0 master Q_MUX2X0 end
  gate mon_freq_ctr_in_4 master Q_MUX2X0 end
  gate mon_freq_ctr_in_5 master Q_MUX2X3 end
  gate mon_freq_ctr_in_3 master Q_MUX2X3 end
  gate mon_freq_ctr_in_7 master Q_MUX2X1 end
  gate G_51 master Q_MUX2X0 end
  gate mon_freq_ctr_in_8 master Q_MUX2X2 end
  gate mon_freq_ctr_in_u master Q_MUX2X3 end
  gate gen_freq_ctr_in_0_and2_0 master Q_AND2I1 end
  gate gen_freq_ctr_in_0 master Q_OR2I1 end
  gate G_150 master Q_OR4I3 end
  gate G_147 master Q_OR2I1 end
  gate G_9_0_or2 master Q_OR2I2 end
  gate r15khz_clk_0 master Q_XOR2I0 end
  gate valid_read_0_and2_417 master Q_OR3I3 end
  gate G_91 master Q_AND2I1 end
  gate noalloc_rdata_i_and2_7_563 master Q_AND2I2 end
  gate G_72 master Q_AND2I0 end
  gate G_71 master Q_AND2I0 end
  gate G_76 master Q_AND2I0 end
  gate G_87_516 master Q_AND6I6 end
  gate G_79 master Q_AND2I0 end
  gate G_87_515 master Q_AND2I2 end
  gate G_78 master Q_OR2I2 end
  gate G_77 master Q_AND2I0 end
  gate G_81 master Q_AND2I0 end
  gate G_80 master Q_AND2I0 end
  gate G_87_508 master Q_OR4I1 end
  gate G_74 master Q_AND2I0 end
  gate N_110_i master Q_OR6I3 end
  gate freq_div_ctr_6_0_and2[1] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[4] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[5] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[6] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[8] master Q_AND2I0 end
  gate N_252_i master Q_OR2I1 end
  gate N_253_i master Q_OR2I2 end
  gate N_254_i master Q_OR2I2 end
  gate N_255_i master Q_OR2I2 end
  gate tach1_freq_ctr.un1_shft_reg_1_i master Q_OR2I1 end
  gate tach1_freq_ctr.G_38 master Q_OR2I1 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_389 master Q_AND2I0 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_393 master Q_AND3I0 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_391 master Q_AND2I0 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_392 master Q_OR3I3 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_385 master Q_AND2I0 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_395 master Q_OR3I3 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_387 master Q_AND2I0 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_394 master Q_OR3I3 end
  gate tach1_freq_ctr.un1_I_clr_regs_0 master Q_OR3I0 end
  gate tach1_freq_ctr.O_data_0[0] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[1] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[2] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[3] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[4] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[5] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[6] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[7] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[8] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[9] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[10] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[11] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[12] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[13] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[14] master Q_MUX2X0 end
  gate tach1_freq_ctr.O_data_0[15] master Q_MUX2X0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate tach1_freq_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate tach0_freq_ctr.un1_shft_reg_1_i master Q_OR2I1 end
  gate tach0_freq_ctr.G_38 master Q_OR2I1 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_404 master Q_AND2I0 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_408 master Q_AND3I0 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_406 master Q_AND2I0 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_407 master Q_OR3I3 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_400 master Q_AND2I0 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_410 master Q_OR3I3 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_402 master Q_AND2I0 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_409 master Q_OR3I3 end
  gate tach0_freq_ctr.un1_I_clr_regs_0 master Q_OR3I0 end
  gate tach0_freq_ctr.O_data_0[0] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[1] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[2] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[3] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[4] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[5] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[6] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[7] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[8] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[9] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[10] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[11] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[12] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[13] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[14] master Q_MUX2X0 end
  gate tach0_freq_ctr.O_data_0[15] master Q_MUX2X0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate tach0_freq_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate maint_mon.O_rising_data_0 master Q_MUX2X1 end
  gate maint_mon.O_falling_data_0 master Q_MUX2X1 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_370 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_374 master Q_AND3I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_381 master Q_AND5I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_376 master Q_AND3I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_368 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_375 master Q_OR3I3 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_378 master Q_OR3I3 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_364 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_377 master Q_OR3I3 end
  gate gen_freq_ctr.G_54 master Q_OR2I1 end
  gate gen_freq_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate gen_freq_ctr.O_data_0[0] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[1] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[2] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[3] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[4] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[5] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[6] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[7] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[8] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[9] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[10] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[11] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[12] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[13] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[14] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[15] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[16] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[17] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[18] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[19] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[20] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[21] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[22] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[23] master Q_MUX2X0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[0] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[1] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[2] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[3] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[4] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[5] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[6] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[7] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[8] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[9] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[10] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[11] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[12] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[13] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[14] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[15] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[16] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[17] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[18] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[19] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[20] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[21] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[22] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[23] master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_350 master Q_AND3I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_358 master Q_AND5I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_344 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_353 master Q_AND3I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_346 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_352 master Q_OR3I3 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_340 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_355 master Q_OR3I3 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_342 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_354 master Q_OR3I3 end
  gate MAIN_ctr.G_52 master Q_OR2I1 end
  gate MAIN_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate MAIN_ctr.O_data_0[7] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[8] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[9] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[10] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[11] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[12] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[13] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[14] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[15] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[16] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[17] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[18] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[19] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[20] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[21] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[22] master Q_MUX2X0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[0] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[1] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[2] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[3] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[4] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[5] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[6] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[7] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[8] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[9] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[10] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[11] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[12] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[13] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[14] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[15] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[16] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[17] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[18] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[19] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[20] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[21] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[22] master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_315 master Q_AND3I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_309 master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_318 master Q_AND3I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_319 master Q_AND3I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_311 master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_317 master Q_OR3I3 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_313 master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_316 master Q_OR3I3 end
  gate I2_ctr.G_40 master Q_OR2I1 end
  gate I2_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate I2_ctr.O_data_0[1] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[2] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[3] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[4] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[5] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[6] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[7] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[8] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[9] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[10] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[11] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[12] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[13] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[14] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[15] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[16] master Q_MUX2X0 end
  gate I2_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[16] master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_299 master Q_AND3I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_293 master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_302 master Q_AND3I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_303 master Q_AND3I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_295 master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_301 master Q_OR3I3 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_297 master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_300 master Q_OR3I3 end
  gate I1_ctr.G_40 master Q_OR2I1 end
  gate I1_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate I1_ctr.O_data_0[1] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[2] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[3] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[4] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[5] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[6] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[7] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[8] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[9] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[10] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[11] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[12] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[13] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[14] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[15] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[16] master Q_MUX2X0 end
  gate I1_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[16] master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_331 master Q_AND3I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_325 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_334 master Q_AND3I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_335 master Q_AND3I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_327 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_333 master Q_OR3I3 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_329 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_332 master Q_OR3I3 end
  gate V0_ctr.G_40 master Q_OR2I1 end
  gate V0_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate V0_ctr.O_data_0[1] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[2] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[3] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[4] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[5] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[6] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[7] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[8] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[9] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[10] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[11] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[12] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[13] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[14] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[15] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[16] master Q_MUX2X0 end
  gate V0_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[16] master Q_AND2I0 end
  gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_2 master Q_AND2I0 end
  gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.BC_TACH0_CTL_2_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.G_544 master Q_AND2I0 end
  gate idl_regs.AUX_3_CTL_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate idl_regs.AUX_2_CTL_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate idl_regs.AUX_1_CTL_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate idl_regs.AUX_0_CTL_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate idl_regs.AUX_FAN_CTL_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate idl_regs.CTR_CTL_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.CLR_LOCK_OUT_wstb_0_and3_0_and2 master Q_AND3I0 end
  gate idl_regs.B_DC90_48V_Enable_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate idl_regs.K1_ENABLE_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate idl_regs.V48_ENABLE_wstb_0_and3_0_and2 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2 master Q_AND2I2 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0 master Q_OR5I2 end
  gate I1_ctr.un1_I_clr_regs_0_and2 master Q_AND2I2 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0 master Q_OR5I2 end
  gate I2_ctr.un1_I_clr_regs_0_and2 master Q_AND2I2 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0 master Q_OR5I2 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2 master Q_AND2I2 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0 master Q_OR6I2 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2 master Q_AND2I2 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 master Q_OR6I2 end
  gate maint_mon.un1_O_falling_data_0_and2 master Q_AND2I1 end
  gate maint_mon.O_falling_data_8_0_and2 master Q_OR3I1 end
  gate maint_mon.un1_O_rising_data_0_and2 master Q_AND2I1 end
  gate maint_mon.O_rising_data_8_0_and2 master Q_OR3I1 end
  gate V0_ctr.G_39 master Q_AND3I1 end
  gate I1_ctr.G_39 master Q_AND3I1 end
  gate I2_ctr.G_39 master Q_AND3I1 end
  gate MAIN_ctr.G_50 master Q_AND3I1 end
  gate gen_freq_ctr.G_52 master Q_AND3I1 end
  gate tach0_freq_ctr.G_37 master Q_AND3I1 end
  gate tach1_freq_ctr.G_37 master Q_AND3I1 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0 master Q_AND5I4 end
  gate tach0_freq_ctr.un1_I_clr_regs_0_and2 master Q_AND2I2 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0 master Q_AND5I4 end
  gate tach1_freq_ctr.un1_I_clr_regs_0_and2 master Q_AND2I2 end
  gate V0_ctr.holding_reg_6_0_and2[16] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[16] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[16] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[22] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[21] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[20] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[19] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[18] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[17] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[16] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[15] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[14] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[13] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[12] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[11] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[10] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[9] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[8] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[7] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[23] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[22] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[21] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[20] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[19] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[18] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[17] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[16] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[15] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[14] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[13] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[12] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[11] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[10] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[9] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[8] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[7] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[6] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[5] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[4] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[3] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[2] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[1] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[0] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate tach0_freq_ctr.holding_reg_6_0_and2[0] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate tach1_freq_ctr.holding_reg_6_0_and2[0] master Q_AND2I1 end
  gate N_212_i master Q_OR2I1 end
  gate N_211_i master Q_OR2I1 end
  gate G_146 master Q_AND4I4 end
  gate G_12_0_and2 master Q_AND2I2 end
  gate gen_freq_ctr_in_0_and2 master Q_OR4I1 end
  gate un1_io_freq_ctr_in_2_0_and2 master Q_AND2I2 end
  gate idl_regs.G_553 master Q_AND2I1 end
  gate idl_regs.G_564 master Q_AND2I1 end
  gate idl_regs.G_531 master Q_AND2I1 end
  gate G_73 master Q_AND2I1 end
  gate un17_noalloc_rdata_0_and2[6] master Q_AND2I1 end
  gate un17_noalloc_rdata[5] master Q_AND2I1 end
  gate un17_noalloc_rdata[4] master Q_AND2I1 end
  gate un17_noalloc_rdata[3] master Q_OR2I1 end
  gate un17_noalloc_rdata[2] master Q_OR2I1 end
  gate un17_noalloc_rdata[1] master Q_AND2I1 end
  gate un17_noalloc_rdata[0] master Q_AND2I1 end
  gate G_70 master Q_AND2I1 end
  gate un33_noalloc_rdata_0_and2[6] master Q_AND2I1 end
  gate un33_noalloc_rdata[5] master Q_AND2I1 end
  gate un33_noalloc_rdata[4] master Q_AND2I1 end
  gate un33_noalloc_rdata[3] master Q_AND2I1 end
  gate un33_noalloc_rdata[2] master Q_AND2I1 end
  gate un33_noalloc_rdata[1] master Q_AND2I1 end
  gate un33_noalloc_rdata[0] master Q_AND2I1 end
  gate idl_regs.G_529 master Q_AND2I1 end
  gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 master Q_AND5I0 end
  gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_631 master Q_AND2I1 end
  gate idl_regs.G_541 master Q_AND2I1 end
  gate idl_regs.G_525 master Q_AND2I1 end
  gate idl_regs.G_543 master Q_AND2I1 end
  gate G_75 master Q_AND2I1 end
  gate un9_noalloc_rdata_0_and2[6] master Q_AND2I1 end
  gate un9_noalloc_rdata[5] master Q_AND2I1 end
  gate un9_noalloc_rdata[4] master Q_AND2I1 end
  gate un9_noalloc_rdata[3] master Q_AND2I1 end
  gate un9_noalloc_rdata[2] master Q_AND2I1 end
  gate un9_noalloc_rdata[1] master Q_AND2I1 end
  gate un9_noalloc_rdata[0] master Q_AND2I1 end
  gate un1_noalloc_rdata_0_and2[6] master Q_AND2I1 end
  gate un1_noalloc_rdata[5] master Q_AND2I1 end
  gate un1_noalloc_rdata[4] master Q_AND2I1 end
  gate un1_noalloc_rdata[3] master Q_AND2I1 end
  gate un1_noalloc_rdata[2] master Q_AND2I1 end
  gate un1_noalloc_rdata[1] master Q_OR2I1 end
  gate un1_noalloc_rdata[0] master Q_OR2I1 end
  gate G_82 master Q_AND2I1 end
  gate un49_noalloc_rdata_0_and2[6] master Q_AND2I1 end
  gate un49_noalloc_rdata[5] master Q_AND2I1 end
  gate un49_noalloc_rdata[4] master Q_AND2I1 end
  gate un49_noalloc_rdata[3] master Q_AND2I1 end
  gate un49_noalloc_rdata[2] master Q_AND2I1 end
  gate un49_noalloc_rdata[1] master Q_AND2I1 end
  gate un49_noalloc_rdata[0] master Q_AND2I1 end
  gate G_83 master Q_AND2I1 end
  gate un57_noalloc_rdata_0_and2[6] master Q_OR2I1 end
  gate un57_noalloc_rdata[5] master Q_OR2I1 end
  gate un57_noalloc_rdata[4] master Q_AND2I1 end
  gate un57_noalloc_rdata[3] master Q_AND2I1 end
  gate un57_noalloc_rdata[2] master Q_AND2I1 end
  gate un57_noalloc_rdata[1] master Q_AND2I1 end
  gate un57_noalloc_rdata[0] master Q_AND2I1 end
  gate idl_regs.G_522 master Q_AND2I2 end
  gate valid_read_0_and2 master Q_AND4I3 end
  gate idl_regs.G_526 master Q_AND2I1 end
  gate idl_regs.O_address_match_0_i_or2_290 master Q_OR4I4 end
  gate valid_read_0_and2_415 master Q_AND2I1 end
  gate valid_read_0_and2_418 master Q_OR3I1 end
  gate idl_regs.N_933_i master Q_AND6I6 end
  gate idl_regs.G_538 master Q_AND2I1 end
  gate idl_regs.G_521 master Q_AND2I1 end
  gate idl_regs.G_539 master Q_AND2I1 end
  gate idl_regs.G_523 master Q_AND2I1 end
  gate idl_regs.G_533 master Q_AND2I1 end
  gate I_635 master Q_INV end
  gate I_636 master Q_INV end
  gate I_637 master Q_INV end
  gate I_638 master Q_INV end
  gate I_639 master Q_INV end
  gate I_640 master Q_INV end
  gate I_641 master Q_INV end
  gate I_642 master Q_INV end
  gate I_643 master Q_INV end
  gate I_644 master Q_INV end
  gate I_645 master Q_INV end
  gate I_646 master Q_INV end
  gate I_647 master Q_INV end
  gate I_649 master Q_INV end
  gate I_650 master Q_INV end
  gate addr[13] master Q_XLATR pack end
  gate addr[14] master Q_XLATR pack end
  gate addr[15] master Q_XLATR pack end
  gate mon_freq_ctr_in_6 master Q_MUX4 end
  gate addr[8] master Q_XLATR pack end
  gate addr[9] master Q_XLATR pack end
  gate addr[10] master Q_XLATR pack end
  gate addr[11] master Q_XLATR pack end
  gate addr[12] master Q_XLATR pack end
  gate addr[7] master Q_XLATR pack end
  gate freq_div_ctr[0] master Q_DFF end
  gate freq_div_ctr[1] master Q_DFF end
  gate freq_div_ctr[2] master Q_DFF end
  gate freq_div_ctr[3] master Q_DFF end
  gate freq_div_ctr[4] master Q_DFF end
  gate freq_div_ctr[5] master Q_DFF end
  gate freq_div_ctr[6] master Q_DFF end
  gate freq_div_ctr[7] master Q_DFF end
  gate freq_div_ctr[8] master Q_DFF end
  gate r15khz_clk master Q_DFF end
  gate addr[0] master Q_XLATR pack end
  gate addr[1] master Q_XLATR pack end
  gate addr[2] master Q_XLATR pack end
  gate addr[3] master Q_XLATR pack end
  gate addr[4] master Q_XLATR pack end
  gate addr[5] master Q_XLATR pack end
  gate addr[6] master Q_XLATR pack end
  gate tach1_freq_ctr.O_data[15] master Q_DFF end
  gate tach1_freq_ctr.shft_reg[0] master Q_DFF end
  gate tach1_freq_ctr.shft_reg[1] master Q_DFF end
  gate tach1_freq_ctr.ctl_shft_reg[0] master Q_DFF end
  gate tach1_freq_ctr.ctl_shft_reg[1] master Q_DFF end
  gate K1_ON master Q_XLATR pack end
  gate B_SMC_CNTRL_BC_SWITCHED_AC master Q_XLATR pack end
  gate SMC_CNTRL_JAG_SWITCHED_AC master Q_XLATR pack end
  gate B_CNTRL_BC_48VDC_DC90 master Q_XLATR pack end
  gate B_CNTRL_BC_48VDC master Q_XLATR pack end
  gate SMC_CNTRL_JAG_48VDC_ON master Q_XLATR pack end
  gate V48_ON master Q_XLATR pack end
  gate tach1_freq_ctr.O_data[0] master Q_DFF end
  gate tach1_freq_ctr.O_data[1] master Q_DFF end
  gate tach1_freq_ctr.O_data[2] master Q_DFF end
  gate tach1_freq_ctr.O_data[3] master Q_DFF end
  gate tach1_freq_ctr.O_data[4] master Q_DFF end
  gate tach1_freq_ctr.O_data[5] master Q_DFF end
  gate tach1_freq_ctr.O_data[6] master Q_DFF end
  gate tach1_freq_ctr.O_data[7] master Q_DFF end
  gate tach1_freq_ctr.O_data[8] master Q_DFF end
  gate tach1_freq_ctr.O_data[9] master Q_DFF end
  gate tach1_freq_ctr.O_data[10] master Q_DFF end
  gate tach1_freq_ctr.O_data[11] master Q_DFF end
  gate tach1_freq_ctr.O_data[12] master Q_DFF end
  gate tach1_freq_ctr.O_data[13] master Q_DFF end
  gate tach1_freq_ctr.O_data[14] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[1] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[2] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[3] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[4] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[5] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[6] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[7] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[8] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[9] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[10] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[11] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[12] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[13] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[14] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[15] master Q_DFF end
  gate tach1_freq_ctr.ctr_reg[0] master Q_DFF end
  gate tach0_freq_ctr.ctl_shft_reg[1] master Q_DFF end
  gate tach0_freq_ctr.O_data[4] master Q_DFF end
  gate tach0_freq_ctr.O_data[5] master Q_DFF end
  gate tach0_freq_ctr.O_data[6] master Q_DFF end
  gate tach0_freq_ctr.O_data[7] master Q_DFF end
  gate tach0_freq_ctr.O_data[8] master Q_DFF end
  gate tach0_freq_ctr.O_data[9] master Q_DFF end
  gate tach0_freq_ctr.O_data[10] master Q_DFF end
  gate tach0_freq_ctr.O_data[11] master Q_DFF end
  gate tach0_freq_ctr.O_data[12] master Q_DFF end
  gate tach0_freq_ctr.O_data[13] master Q_DFF end
  gate tach0_freq_ctr.O_data[14] master Q_DFF end
  gate tach0_freq_ctr.O_data[15] master Q_DFF end
  gate tach0_freq_ctr.shft_reg[0] master Q_DFF end
  gate tach0_freq_ctr.shft_reg[1] master Q_DFF end
  gate tach0_freq_ctr.ctl_shft_reg[0] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[5] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[6] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[7] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[8] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[9] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[10] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[11] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[12] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[13] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[14] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[15] master Q_DFF end
  gate tach0_freq_ctr.O_data[0] master Q_DFF end
  gate tach0_freq_ctr.O_data[1] master Q_DFF end
  gate tach0_freq_ctr.O_data[2] master Q_DFF end
  gate tach0_freq_ctr.O_data[3] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[0] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[1] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[2] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[3] master Q_DFF end
  gate tach0_freq_ctr.ctr_reg[4] master Q_DFF end
  gate maint_mon.O_rising_data master Q_DFF end
  gate maint_mon.O_falling_data master Q_DFF end
  gate maint_mon.shft_reg[0] master Q_DFF end
  gate maint_mon.shft_reg[1] master Q_DFF end
  gate gen_freq_ctr.O_data[16] master Q_DFF end
  gate gen_freq_ctr.O_data[17] master Q_DFF end
  gate gen_freq_ctr.O_data[18] master Q_DFF end
  gate gen_freq_ctr.O_data[19] master Q_DFF end
  gate gen_freq_ctr.O_data[20] master Q_DFF end
  gate gen_freq_ctr.O_data[21] master Q_DFF end
  gate gen_freq_ctr.O_data[22] master Q_DFF end
  gate gen_freq_ctr.O_data[23] master Q_DFF end
  gate gen_freq_ctr.shft_reg[0] master Q_DFF end
  gate gen_freq_ctr.shft_reg[1] master Q_DFF end
  gate gen_freq_ctr.O_data[1] master Q_DFF end
  gate gen_freq_ctr.O_data[2] master Q_DFF end
  gate gen_freq_ctr.O_data[3] master Q_DFF end
  gate gen_freq_ctr.O_data[4] master Q_DFF end
  gate gen_freq_ctr.O_data[5] master Q_DFF end
  gate gen_freq_ctr.O_data[6] master Q_DFF end
  gate gen_freq_ctr.O_data[7] master Q_DFF end
  gate gen_freq_ctr.O_data[8] master Q_DFF end
  gate gen_freq_ctr.O_data[9] master Q_DFF end
  gate gen_freq_ctr.O_data[10] master Q_DFF end
  gate gen_freq_ctr.O_data[11] master Q_DFF end
  gate gen_freq_ctr.O_data[12] master Q_DFF end
  gate gen_freq_ctr.O_data[13] master Q_DFF end
  gate gen_freq_ctr.O_data[14] master Q_DFF end
  gate gen_freq_ctr.O_data[15] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[10] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[11] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[12] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[13] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[14] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[15] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[16] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[17] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[18] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[19] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[20] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[21] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[22] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[23] master Q_DFF end
  gate gen_freq_ctr.O_data[0] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[0] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[1] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[2] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[3] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[4] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[5] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[6] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[7] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[8] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[9] master Q_DFF end
  gate MAIN_ctr.O_data[16] master Q_DFF end
  gate MAIN_ctr.O_data[17] master Q_DFF end
  gate MAIN_ctr.O_data[18] master Q_DFF end
  gate MAIN_ctr.O_data[19] master Q_DFF end
  gate MAIN_ctr.O_data[20] master Q_DFF end
  gate MAIN_ctr.O_data[21] master Q_DFF end
  gate MAIN_ctr.O_data[22] master Q_DFF end
  gate MAIN_ctr.shft_reg[0] master Q_DFF end
  gate MAIN_ctr.shft_reg[1] master Q_DFF end
  gate MAIN_ctr.ctr_reg[17] master Q_DFF end
  gate MAIN_ctr.ctr_reg[18] master Q_DFF end
  gate MAIN_ctr.ctr_reg[19] master Q_DFF end
  gate MAIN_ctr.ctr_reg[20] master Q_DFF end
  gate MAIN_ctr.ctr_reg[21] master Q_DFF end
  gate MAIN_ctr.ctr_reg[22] master Q_DFF end
  gate MAIN_ctr.O_data[7] master Q_DFF end
  gate MAIN_ctr.O_data[8] master Q_DFF end
  gate MAIN_ctr.O_data[9] master Q_DFF end
  gate MAIN_ctr.O_data[10] master Q_DFF end
  gate MAIN_ctr.O_data[11] master Q_DFF end
  gate MAIN_ctr.O_data[12] master Q_DFF end
  gate MAIN_ctr.O_data[13] master Q_DFF end
  gate MAIN_ctr.O_data[14] master Q_DFF end
  gate MAIN_ctr.O_data[15] master Q_DFF end
  gate MAIN_ctr.ctr_reg[2] master Q_DFF end
  gate MAIN_ctr.ctr_reg[3] master Q_DFF end
  gate MAIN_ctr.ctr_reg[4] master Q_DFF end
  gate MAIN_ctr.ctr_reg[5] master Q_DFF end
  gate MAIN_ctr.ctr_reg[6] master Q_DFF end
  gate MAIN_ctr.ctr_reg[7] master Q_DFF end
  gate MAIN_ctr.ctr_reg[8] master Q_DFF end
  gate MAIN_ctr.ctr_reg[9] master Q_DFF end
  gate MAIN_ctr.ctr_reg[10] master Q_DFF end
  gate MAIN_ctr.ctr_reg[11] master Q_DFF end
  gate MAIN_ctr.ctr_reg[12] master Q_DFF end
  gate MAIN_ctr.ctr_reg[13] master Q_DFF end
  gate MAIN_ctr.ctr_reg[14] master Q_DFF end
  gate MAIN_ctr.ctr_reg[15] master Q_DFF end
  gate MAIN_ctr.ctr_reg[16] master Q_DFF end
  gate MAIN_ctr.ctr_reg[0] master Q_DFF end
  gate MAIN_ctr.ctr_reg[1] master Q_DFF end
  gate I2_ctr.O_data[6] master Q_DFF end
  gate I2_ctr.O_data[7] master Q_DFF end
  gate I2_ctr.O_data[8] master Q_DFF end
  gate I2_ctr.O_data[9] master Q_DFF end
  gate I2_ctr.O_data[10] master Q_DFF end
  gate I2_ctr.O_data[11] master Q_DFF end
  gate I2_ctr.O_data[12] master Q_DFF end
  gate I2_ctr.O_data[13] master Q_DFF end
  gate I2_ctr.O_data[14] master Q_DFF end
  gate I2_ctr.O_data[15] master Q_DFF end
  gate I2_ctr.O_data[16] master Q_DFF end
  gate I2_ctr.shft_reg[0] master Q_DFF end
  gate I2_ctr.shft_reg[1] master Q_DFF end
  gate I2_ctr.ctr_reg[7] master Q_DFF end
  gate I2_ctr.ctr_reg[8] master Q_DFF end
  gate I2_ctr.ctr_reg[9] master Q_DFF end
  gate I2_ctr.ctr_reg[10] master Q_DFF end
  gate I2_ctr.ctr_reg[11] master Q_DFF end
  gate I2_ctr.ctr_reg[12] master Q_DFF end
  gate I2_ctr.ctr_reg[13] master Q_DFF end
  gate I2_ctr.ctr_reg[14] master Q_DFF end
  gate I2_ctr.ctr_reg[15] master Q_DFF end
  gate I2_ctr.ctr_reg[16] master Q_DFF end
  gate I2_ctr.O_data[1] master Q_DFF end
  gate I2_ctr.O_data[2] master Q_DFF end
  gate I2_ctr.O_data[3] master Q_DFF end
  gate I2_ctr.O_data[4] master Q_DFF end
  gate I2_ctr.O_data[5] master Q_DFF end
  gate I2_ctr.ctr_reg[0] master Q_DFF end
  gate I2_ctr.ctr_reg[1] master Q_DFF end
  gate I2_ctr.ctr_reg[2] master Q_DFF end
  gate I2_ctr.ctr_reg[3] master Q_DFF end
  gate I2_ctr.ctr_reg[4] master Q_DFF end
  gate I2_ctr.ctr_reg[5] master Q_DFF end
  gate I2_ctr.ctr_reg[6] master Q_DFF end
  gate I1_ctr.O_data[11] master Q_DFF end
  gate I1_ctr.O_data[12] master Q_DFF end
  gate I1_ctr.O_data[13] master Q_DFF end
  gate I1_ctr.O_data[14] master Q_DFF end
  gate I1_ctr.O_data[15] master Q_DFF end
  gate I1_ctr.O_data[16] master Q_DFF end
  gate I1_ctr.shft_reg[0] master Q_DFF end
  gate I1_ctr.shft_reg[1] master Q_DFF end
  gate I1_ctr.ctr_reg[12] master Q_DFF end
  gate I1_ctr.ctr_reg[13] master Q_DFF end
  gate I1_ctr.ctr_reg[14] master Q_DFF end
  gate I1_ctr.ctr_reg[15] master Q_DFF end
  gate I1_ctr.ctr_reg[16] master Q_DFF end
  gate I1_ctr.O_data[1] master Q_DFF end
  gate I1_ctr.O_data[2] master Q_DFF end
  gate I1_ctr.O_data[3] master Q_DFF end
  gate I1_ctr.O_data[4] master Q_DFF end
  gate I1_ctr.O_data[5] master Q_DFF end
  gate I1_ctr.O_data[6] master Q_DFF end
  gate I1_ctr.O_data[7] master Q_DFF end
  gate I1_ctr.O_data[8] master Q_DFF end
  gate I1_ctr.O_data[9] master Q_DFF end
  gate I1_ctr.O_data[10] master Q_DFF end
  gate I1_ctr.ctr_reg[0] master Q_DFF end
  gate I1_ctr.ctr_reg[1] master Q_DFF end
  gate I1_ctr.ctr_reg[2] master Q_DFF end
  gate I1_ctr.ctr_reg[3] master Q_DFF end
  gate I1_ctr.ctr_reg[4] master Q_DFF end
  gate I1_ctr.ctr_reg[5] master Q_DFF end
  gate I1_ctr.ctr_reg[6] master Q_DFF end
  gate I1_ctr.ctr_reg[7] master Q_DFF end
  gate I1_ctr.ctr_reg[8] master Q_DFF end
  gate I1_ctr.ctr_reg[9] master Q_DFF end
  gate I1_ctr.ctr_reg[10] master Q_DFF end
  gate I1_ctr.ctr_reg[11] master Q_DFF end
  gate V0_ctr.O_data[16] master Q_DFF end
  gate V0_ctr.shft_reg[0] master Q_DFF end
  gate V0_ctr.shft_reg[1] master Q_DFF end
  gate V0_ctr.O_data[1] master Q_DFF end
  gate V0_ctr.O_data[2] master Q_DFF end
  gate V0_ctr.O_data[3] master Q_DFF end
  gate V0_ctr.O_data[4] master Q_DFF end
  gate V0_ctr.O_data[5] master Q_DFF end
  gate V0_ctr.O_data[6] master Q_DFF end
  gate V0_ctr.O_data[7] master Q_DFF end
  gate V0_ctr.O_data[8] master Q_DFF end
  gate V0_ctr.O_data[9] master Q_DFF end
  gate V0_ctr.O_data[10] master Q_DFF end
  gate V0_ctr.O_data[11] master Q_DFF end
  gate V0_ctr.O_data[12] master Q_DFF end
  gate V0_ctr.O_data[13] master Q_DFF end
  gate V0_ctr.O_data[14] master Q_DFF end
  gate V0_ctr.O_data[15] master Q_DFF end
  gate V0_ctr.ctr_reg[2] master Q_DFF end
  gate V0_ctr.ctr_reg[3] master Q_DFF end
  gate V0_ctr.ctr_reg[4] master Q_DFF end
  gate V0_ctr.ctr_reg[5] master Q_DFF end
  gate V0_ctr.ctr_reg[6] master Q_DFF end
  gate V0_ctr.ctr_reg[7] master Q_DFF end
  gate V0_ctr.ctr_reg[8] master Q_DFF end
  gate V0_ctr.ctr_reg[9] master Q_DFF end
  gate V0_ctr.ctr_reg[10] master Q_DFF end
  gate V0_ctr.ctr_reg[11] master Q_DFF end
  gate V0_ctr.ctr_reg[12] master Q_DFF end
  gate V0_ctr.ctr_reg[13] master Q_DFF end
  gate V0_ctr.ctr_reg[14] master Q_DFF end
  gate V0_ctr.ctr_reg[15] master Q_DFF end
  gate V0_ctr.ctr_reg[16] master Q_DFF end
  gate v0_sr.clkedge master Q_DFF end
  gate i1_sr.detedge master Q_DFF end
  gate i1_sr.clkedge master Q_DFF end
  gate i2_sr.detedge master Q_DFF end
  gate i2_sr.clkedge master Q_DFF end
  gate main_sr.detedge master Q_DFF end
  gate main_sr.clkedge master Q_DFF end
  gate gen_freq_sr.detedge master Q_DFF end
  gate gen_freq_sr.clkedge master Q_DFF end
  gate tach0_sr.detedge master Q_DFF end
  gate tach0_sr.clkedge master Q_DFF end
  gate tach1_sr.detedge master Q_DFF end
  gate tach1_sr.clkedge master Q_DFF end
  gate V0_ctr.ctr_reg[0] master Q_DFF end
  gate V0_ctr.ctr_reg[1] master Q_DFF end
  gate idl_regs.O_AUX_3_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_AUX_2_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_2_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_AUX_1_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_1_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_AUX_0_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_0_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_AUX_FAN_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_FAN_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[0] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[1] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[2] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[3] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[4] master Q_XLATR pack end
  gate v0_sr.detedge master Q_DFF end
  gate idl_regs.B_DC90_48V_Enable_ON master Q_DFF end
  gate idl_regs.K1_ENABLE_ON master Q_DFF end
  gate idl_regs.V48_ENABLE_ON master Q_DFF end
  gate idl_regs.O_CTR_CTL master Q_XLATR pack end
  gate idl_regs.O_CLR_LOCK_OUT master Q_XLATR pack end
  gate idl_regs.O_CLR_CTRS master Q_XLATR pack end
  gate idl_regs.O_CLR_MAINT_REG master Q_XLATR pack end
  gate idl_regs.O_B_DC90_48V_Enable master Q_XLATR pack end
  gate idl_regs.O_K1_ENABLE master Q_XLATR pack end
  gate idl_regs.O_V48_ENABLE master Q_XLATR pack end
  gate idl_regs.O_BC_TACH1_CTL master Q_DFF end
  gate idl_regs.O_BC_TACH0_CTL master Q_DFF end
  gate idl_regs.O_AUX_3_CTL[0] master Q_XLATR pack end
  gate I_alez_p master Q_CKPAD cell io66 end
  gate I_clkz_p master Q_CKPAD cell io22 end
  gate I_reset_Nz_p master Q_HINPAD cell io64 end
  gate I_651 master Q_BUF1 pack end
  gate I_654 master Q_BUF1 pack end
  gate I_648_rep1 master Q_INV end
  gate I_648_rep3 master Q_INV end
  gate I_648_rep4 master Q_INV end
  gate I_648_rep5 master Q_INV end
  gate I_648_rep6 master Q_INV end
  gate I_648_rep7 master Q_INV end
  gate I_648_rep8 master Q_INV end
  gate I_648_rep9 master Q_INV end
  gate I_648_rep10 master Q_INV end
  gate I_648_rep11 master Q_INV end
  gate I_648_rep12 master Q_INV end
  gate I_648_rep13 master Q_INV end
  gate I_648_rep14 master Q_INV end
  gate I_648_rep15 master Q_INV end
  gate I_648_rep16 master Q_INV end
  gate I_648_rep17 master Q_INV end
  gate I_648_rep18 master Q_INV end
  gate I_648_rep19 master Q_INV end
  gate I_648_rep20 master Q_INV end
  gate I_648_rep21 master Q_INV end
  gate I_655 master Q_BUF1 pack end
  gate I_658 master Q_BUF1 pack end
  gate I_659 master Q_BUF1 pack end
  gate I_662 master Q_BUF1 pack end
  gate I_663 master Q_BUF1 pack end
  gate I_666 master Q_BUF1 pack end
  gate I_667 master Q_BUF1 pack end
  gate I_670 master Q_BUF1 pack end
  gate I_671 master Q_BUF1 pack end
  gate I_674 master Q_BUF1 pack end
  gate I_675 master Q_BUF1 pack end
  gate I_678 master Q_BUF1 pack end
  gate idl_regs.O_CLR_REGS_rep2 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep3 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep4 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep5 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep6 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep7 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep8 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep9 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep1_rep2 master Q_XLATR pack end
  gate I_648_rep2_rep2 master Q_INV end
  gate I_679 master Q_BUF1 pack end
  gate I_682 master Q_BUF1 pack end
  gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 master Q_XLATR pack end
  gate I_683 master Q_BUF1 pack end
  gate I_686 master Q_BUF1 pack end
  gate I_648_rep2_rep1_rep1 master Q_INV end
  gate I_648_rep2_rep1_rep2 master Q_INV end
  # Port nets
  net I_ale direction input
    gate I_alez_p term P end
  end
  net IN_wr direction input
    gate IN_wr_p term P end
  end
  net IN_rd direction input
    gate IN_rd_p term P end
  end
  net IN_psen direction input
    gate IN_psen_p term P end
  end
  net BI_port0[0] direction bidir
    gate BI_port0_p[0] term P end
  end
  net BI_port0[1] direction bidir
    gate BI_port0_p[1] term P end
  end
  net BI_port0[2] direction bidir
    gate BI_port0_p[2] term P end
  end
  net BI_port0[3] direction bidir
    gate BI_port0_p[3] term P end
  end
  net BI_port0[4] direction bidir
    gate BI_port0_p[4] term P end
  end
  net BI_port0[5] direction bidir
    gate BI_port0_p[5] term P end
  end
  net BI_port0[6] direction bidir
    gate BI_port0_p[6] term P end
  end
  net BI_port0[7] direction bidir
    gate BI_port0_p[7] term P end
  end
  net I_port2[0] direction input
    gate I_port2_p[0] term P end
  end
  net I_port2[1] direction input
    gate I_port2_p[1] term P end
  end
  net I_port2[2] direction input
    gate I_port2_p[2] term P end
  end
  net I_port2[3] direction input
    gate I_port2_p[3] term P end
  end
  net I_port2[4] direction input
    gate I_port2_p[4] term P end
  end
  net I_port2[5] direction input
    gate I_port2_p[5] term P end
  end
  net I_port2[6] direction input
    gate I_port2_p[6] term P end
  end
  net I_port2[7] direction input
    gate I_port2_p[7] term P end
  end
  net I_clk direction input
    gate I_clkz_p term P end
  end
  net I_monitors[0] direction input
    gate I_monitors_p[0] term P end
  end
  net I_monitors[1] direction input
    gate I_monitors_p[1] term P end
  end
  net I_monitors[2] direction input
    gate I_monitors_p[2] term P end
  end
  net I_monitors[3] direction input
    gate I_monitors_p[3] term P end
  end
  net I_monitors[4] direction input
    gate I_monitors_p[4] term P end
  end
  net I_monitors[5] direction input
    gate I_monitors_p[5] term P end
  end
  net I_monitors[6] direction input
    gate I_monitors_p[6] term P end
  end
  net I_monitors[7] direction input
    gate I_monitors_p[7] term P end
  end
  net I_monitors[8] direction input
    gate I_monitors_p[8] term P end
  end
  net I_monitors[9] direction input
    gate I_monitors_p[9] term P end
  end
  net I_monitors[10] direction input
    gate I_monitors_p[10] term P end
  end
  net OC_48v_on direction output
    gate N_211_i_p term P end
  end
  net OC_k1_on direction output
    gate N_212_i_p term P end
  end
  net I_main_blower_mon direction input
    gate I_main_blower_mon_p term P end
  end
  net I_V0_mon direction input
    gate I_V0_mon_p term P end
  end
  net I_I1_mon direction input
    gate I_I1_mon_p term P end
  end
  net I_I2_mon direction input
    gate I_I2_mon_p term P end
  end
  net I_maint_mon direction input
    gate I_maint_mon_p term P end
  end
  net I_reset_N direction input
    gate I_reset_Nz_p term P end
  end
  net I_SMC_MON_DC90_OUTPUT_FAULT direction input
    gate I_SMC_MON_DC90_OUTPUT_FAULT_p term P end
  end
  net I_SMC_MON_DC90_AC_PWR_FAULT direction input
    gate I_SMC_MON_DC90_AC_PWR_FAULT_p term P end
  end
  net I_SMC_MON_DC90_OVR_TMP direction input
    gate I_SMC_MON_DC90_OVR_TMP_p term P end
  end
  net I_SMC_MON_DC90_48V_ON direction input
    gate I_SMC_MON_DC90_48V_ON_p term P end
  end
  net I_SMC_MON_BC_OUTPUT_FAULT direction input
    gate I_SMC_MON_BC_OUTPUT_FAULT_p term P end
  end
  net I_SMC_MON_BC_AC_PWR_FAULT direction input
    gate I_SMC_MON_BC_AC_PWR_FAULT_p term P end
  end
  net I_SMC_MON_BC_OVR_TMP direction input
    gate I_SMC_MON_BC_OVR_TMP_p term P end
  end
  net I_SMC_MON_BC_PHASE_LOSS direction input
    gate I_SMC_MON_BC_PHASE_LOSS_p term P end
  end
  net I_SMC_MON_BC_AC_ON direction input
    gate I_SMC_MON_BC_AC_ON_p term P end
  end
  net I_SMC_MON_PDU_JAG_THERMAL_FAULT direction input
    gate I_SMC_MON_PDU_JAG_THERMAL_FAULT_p term P end
  end
  net I_SMC_MON_BC_FAN0_STATE direction input
    gate I_SMC_MON_BC_FAN0_STATE_p term P end
  end
  net I_SMC_MON_PDU_JAG_48V_GOOD direction input
    gate I_SMC_MON_PDU_JAG_48V_GOOD_p term P end
  end
  net I_SMC_MON_BC_FAN1_STATE direction input
    gate I_SMC_MON_BC_FAN1_STATE_p term P end
  end
  net I_SMC_MON_BC_FAN0_TACH direction input
    gate I_SMC_MON_BC_FAN0_TACH_p term P end
  end
  net I_SMC_MON_BC_FAN1_TACH direction input
    gate I_SMC_MON_BC_FAN1_TACH_p term P end
  end
  net OC_B_CNTRL_BC_48VDC_DC90 direction output
    gate B_CNTRL_BC_48VDC_DC90_i_p term P end
  end
  net OC_B_CNTRL_BC_48VDC direction output
    gate B_CNTRL_BC_48VDC_i_p term P end
  end
  net OC_SMC_CNTRL_JAG_SWITCHED_AC direction output
    gate SMC_CNTRL_JAG_SWITCHED_AC_i_p term P end
  end
  net OC_SMC_CNTRL_JAG_48VDC_ON direction output
    gate SMC_CNTRL_JAG_48VDC_ON_i_p term P end
  end
  net OC_B_SMC_CNTRL_BC_SWITCHED_AC direction output
    gate B_SMC_CNTRL_BC_SWITCHED_AC_i_p term P end
  end
  # Internal nets
  net addr[0]
    gate addr[0] term QZ end
    gate addr[0] term FB end
    gate idl_regs.G_523 term A end
    gate idl_regs.G_553 term A end
    gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 term C end
    gate idl_regs.G_540 term A end
    gate idl_regs.N_756_i term A end
    gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 term C end
    gate idl_regs.G_527 term B end
  end
  net addr[1]
    gate addr[1] term QZ end
    gate addr[1] term FB end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term D end
    gate idl_regs.G_531 term B end
    gate idl_regs.G_564 term B end
    gate idl_regs.G_553 term B end
    gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 term B end
    gate BC_TACH1_CTR_LO_rstb_i term B end
    gate idl_regs.G_530 term A end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2_435 term A end
    gate idl_regs.N_756_i term B end
    gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 term B end
    gate idl_regs.G_527 term A end
  end
  net addr[2]
    gate addr[2] term QZ end
    gate addr[2] term FB end
    gate idl_regs.G_543 term B end
    gate idl_regs.G_525 term B end
    gate idl_regs.G_541 term B end
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_631 term B end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term E end
    gate idl_regs.G_535 term A end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2_445 term A end
    gate idl_regs.G_524 term A end
  end
  net addr[3]
    gate addr[3] term QZ end
    gate addr[3] term FB end
    gate idl_regs.G_533 term B end
    gate idl_regs.G_523 term B end
    gate idl_regs.G_539 term B end
    gate idl_regs.G_545 term A end
    gate idl_regs.G_540 term B end
    gate idl_regs.G_546 term A end
    gate idl_regs.G_532 term A end
  end
  net addr[4]
    gate addr[4] term QZ end
    gate addr[4] term FB end
    gate idl_regs.G_534 term A end
    gate idl_regs.G_519 term B end
  end
  net addr[5]
    gate addr[5] term QZ end
    gate addr[5] term FB end
    gate idl_regs.G_526 term A end
    gate idl_regs.G_522 term B end
    gate idl_regs.G_529 term B end
    gate idl_regs.G_563 term A end
  end
  net addr[6]
    gate addr[6] term QZ end
    gate addr[6] term FB end
    gate idl_regs.N_933_i term E end
  end
  net addr[7]
    gate addr[7] term QZ end
    gate addr[7] term FB end
    gate idl_regs.N_933_i term F end
  end
  net addr[8]
    gate addr[8] term QZ end
    gate addr[8] term FB end
    gate idl_regs.G_521 term B end
    gate idl_regs.G_538 term B end
    gate idl_regs.O_SMC_MON_PDU_JAG_48V_GOOD_rstb_0_and2_0_and2_1 term A end
    gate idl_regs.G_528 term A end
  end
  net addr[9]
    gate addr[9] term QZ end
    gate addr[9] term FB end
    gate idl_regs.O_address_match_0_i_or2_290 term A end
    gate valid_read_0_and2_417 term A end
  end
  net addr[10]
    gate addr[10] term QZ end
    gate addr[10] term FB end
    gate idl_regs.N_933_i term C end
    gate valid_read_0_and2_415 term B end
  end
  net addr[11]
    gate addr[11] term QZ end
    gate addr[11] term FB end
    gate idl_regs.N_933_i term B end
    gate valid_read_0_and2_418 term A end
  end
  net addr[12]
    gate addr[12] term QZ end
    gate addr[12] term FB end
    gate idl_regs.O_address_match_0_i_or2_290 term B end
    gate valid_read_0_and2_417 term C end
  end
  net addr[13]
    gate addr[13] term QZ end
    gate addr[13] term FB end
    gate idl_regs.O_address_match_0_i_or2_290 term D end
    gate valid_read_0_and2_417 term B end
  end
  net addr[14]
    gate addr[14] term QZ end
    gate addr[14] term FB end
    gate idl_regs.N_933_i term A end
    gate valid_read_0_and2_418 term B end
  end
  net addr[15]
    gate addr[15] term QZ end
    gate addr[15] term FB end
    gate valid_read_0_and2_415 term A end
    gate idl_regs.O_address_match_0_i_or2_290 term C end
  end
  net idl_rdata[0]
    gate idl_regs.r_data_0_0[0] term Q end
    gate BI_port0_p[0] term D end
  end
  net idl_rdata[1]
    gate idl_regs.r_data_0_0[1] term Q end
    gate BI_port0_p[1] term D end
  end
  net idl_rdata[2]
    gate idl_regs.r_data_0_0[2] term Q end
    gate BI_port0_p[2] term D end
  end
  net idl_rdata[3]
    gate idl_regs.r_data_0_0[3] term Q end
    gate BI_port0_p[3] term D end
  end
  net idl_rdata[4]
    gate idl_regs.r_data_0_0[4] term Q end
    gate BI_port0_p[4] term D end
  end
  net idl_rdata[5]
    gate noalloc_rdata[5] term Q end
    gate BI_port0_p[5] term D end
  end
  net idl_rdata[6]
    gate noalloc_rdata[6] term Q end
    gate BI_port0_p[6] term D end
  end
  net GND
    gate idl_regs.O_BC_TACH0_CTL term QS end
    gate idl_regs.O_BC_TACH0_CTL term QR end
    gate idl_regs.O_BC_TACH1_CTL term QS end
    gate idl_regs.O_BC_TACH1_CTL term QR end
    gate idl_regs.V48_ENABLE_ON term QS end
    gate idl_regs.V48_ENABLE_ON term QR end
    gate idl_regs.K1_ENABLE_ON term QS end
    gate idl_regs.K1_ENABLE_ON term QR end
    gate idl_regs.B_DC90_48V_Enable_ON term QS end
    gate idl_regs.B_DC90_48V_Enable_ON term QR end
    gate v0_sr.detedge term QS end
    gate V0_ctr.ctr_reg[1] term QS end
    gate V0_ctr.ctr_reg[0] term QS end
    gate tach1_sr.clkedge term QS end
    gate tach1_sr.detedge term QS end
    gate tach0_sr.clkedge term QS end
    gate tach0_sr.detedge term QS end
    gate gen_freq_sr.clkedge term QS end
    gate gen_freq_sr.detedge term QS end
    gate main_sr.clkedge term QS end
    gate main_sr.detedge term QS end
    gate i2_sr.clkedge term QS end
    gate i2_sr.detedge term QS end
    gate i1_sr.clkedge term QS end
    gate i1_sr.detedge term QS end
    gate v0_sr.clkedge term QS end
    gate V0_ctr.ctr_reg[16] term QS end
    gate V0_ctr.ctr_reg[15] term QS end
    gate V0_ctr.ctr_reg[14] term QS end
    gate V0_ctr.ctr_reg[13] term QS end
    gate V0_ctr.ctr_reg[12] term QS end
    gate V0_ctr.ctr_reg[11] term QS end
    gate V0_ctr.ctr_reg[10] term QS end
    gate V0_ctr.ctr_reg[9] term QS end
    gate V0_ctr.ctr_reg[8] term QS end
    gate V0_ctr.ctr_reg[7] term QS end
    gate V0_ctr.ctr_reg[6] term QS end
    gate V0_ctr.ctr_reg[5] term QS end
    gate V0_ctr.ctr_reg[4] term QS end
    gate V0_ctr.ctr_reg[3] term QS end
    gate V0_ctr.ctr_reg[2] term QS end
    gate V0_ctr.O_data[15] term QS end
    gate V0_ctr.O_data[14] term QS end
    gate V0_ctr.O_data[13] term QS end
    gate V0_ctr.O_data[12] term QS end
    gate V0_ctr.O_data[11] term QS end
    gate V0_ctr.O_data[10] term QS end
    gate V0_ctr.O_data[9] term QS end
    gate V0_ctr.O_data[8] term QS end
    gate V0_ctr.O_data[7] term QS end
    gate V0_ctr.O_data[6] term QS end
    gate V0_ctr.O_data[5] term QS end
    gate V0_ctr.O_data[4] term QS end
    gate V0_ctr.O_data[3] term QS end
    gate V0_ctr.O_data[2] term QS end
    gate V0_ctr.O_data[1] term QS end
    gate V0_ctr.shft_reg[1] term QS end
    gate V0_ctr.shft_reg[0] term QS end
    gate V0_ctr.O_data[16] term QS end
    gate I1_ctr.ctr_reg[11] term QS end
    gate I1_ctr.ctr_reg[10] term QS end
    gate I1_ctr.ctr_reg[9] term QS end
    gate I1_ctr.ctr_reg[8] term QS end
    gate I1_ctr.ctr_reg[7] term QS end
    gate I1_ctr.ctr_reg[6] term QS end
    gate I1_ctr.ctr_reg[5] term QS end
    gate I1_ctr.ctr_reg[4] term QS end
    gate I1_ctr.ctr_reg[3] term QS end
    gate I1_ctr.ctr_reg[2] term QS end
    gate I1_ctr.ctr_reg[1] term QS end
    gate I1_ctr.ctr_reg[0] term QS end
    gate I1_ctr.O_data[10] term QS end
    gate I1_ctr.O_data[9] term QS end
    gate I1_ctr.O_data[8] term QS end
    gate I1_ctr.O_data[7] term QS end
    gate I1_ctr.O_data[6] term QS end
    gate I1_ctr.O_data[5] term QS end
    gate I1_ctr.O_data[4] term QS end
    gate I1_ctr.O_data[3] term QS end
    gate I1_ctr.O_data[2] term QS end
    gate I1_ctr.O_data[1] term QS end
    gate I1_ctr.ctr_reg[16] term QS end
    gate I1_ctr.ctr_reg[15] term QS end
    gate I1_ctr.ctr_reg[14] term QS end
    gate I1_ctr.ctr_reg[13] term QS end
    gate I1_ctr.ctr_reg[12] term QS end
    gate I1_ctr.shft_reg[1] term QS end
    gate I1_ctr.shft_reg[0] term QS end
    gate I1_ctr.O_data[16] term QS end
    gate I1_ctr.O_data[15] term QS end
    gate I1_ctr.O_data[14] term QS end
    gate I1_ctr.O_data[13] term QS end
    gate I1_ctr.O_data[12] term QS end
    gate I1_ctr.O_data[11] term QS end
    gate I2_ctr.ctr_reg[6] term QS end
    gate I2_ctr.ctr_reg[5] term QS end
    gate I2_ctr.ctr_reg[4] term QS end
    gate I2_ctr.ctr_reg[3] term QS end
    gate I2_ctr.ctr_reg[2] term QS end
    gate I2_ctr.ctr_reg[1] term QS end
    gate I2_ctr.ctr_reg[0] term QS end
    gate I2_ctr.O_data[5] term QS end
    gate I2_ctr.O_data[4] term QS end
    gate I2_ctr.O_data[3] term QS end
    gate I2_ctr.O_data[2] term QS end
    gate I2_ctr.O_data[1] term QS end
    gate I2_ctr.ctr_reg[16] term QS end
    gate I2_ctr.ctr_reg[15] term QS end
    gate I2_ctr.ctr_reg[14] term QS end
    gate I2_ctr.ctr_reg[13] term QS end
    gate I2_ctr.ctr_reg[12] term QS end
    gate I2_ctr.ctr_reg[11] term QS end
    gate I2_ctr.ctr_reg[10] term QS end
    gate I2_ctr.ctr_reg[9] term QS end
    gate I2_ctr.ctr_reg[8] term QS end
    gate I2_ctr.ctr_reg[7] term QS end
    gate I2_ctr.shft_reg[1] term QS end
    gate I2_ctr.shft_reg[0] term QS end
    gate I2_ctr.O_data[16] term QS end
    gate I2_ctr.O_data[15] term QS end
    gate I2_ctr.O_data[14] term QS end
    gate I2_ctr.O_data[13] term QS end
    gate I2_ctr.O_data[12] term QS end
    gate I2_ctr.O_data[11] term QS end
    gate I2_ctr.O_data[10] term QS end
    gate I2_ctr.O_data[9] term QS end
    gate I2_ctr.O_data[8] term QS end
    gate I2_ctr.O_data[7] term QS end
    gate I2_ctr.O_data[6] term QS end
    gate MAIN_ctr.ctr_reg[1] term QS end
    gate MAIN_ctr.ctr_reg[0] term QS end
    gate MAIN_ctr.ctr_reg[16] term QS end
    gate MAIN_ctr.ctr_reg[15] term QS end
    gate MAIN_ctr.ctr_reg[14] term QS end
    gate MAIN_ctr.ctr_reg[13] term QS end
    gate MAIN_ctr.ctr_reg[12] term QS end
    gate MAIN_ctr.ctr_reg[11] term QS end
    gate MAIN_ctr.ctr_reg[10] term QS end
    gate MAIN_ctr.ctr_reg[9] term QS end
    gate MAIN_ctr.ctr_reg[8] term QS end
    gate MAIN_ctr.ctr_reg[7] term QS end
    gate MAIN_ctr.ctr_reg[6] term QS end
    gate MAIN_ctr.ctr_reg[5] term QS end
    gate MAIN_ctr.ctr_reg[4] term QS end
    gate MAIN_ctr.ctr_reg[3] term QS end
    gate MAIN_ctr.ctr_reg[2] term QS end
    gate MAIN_ctr.O_data[15] term QS end
    gate MAIN_ctr.O_data[14] term QS end
    gate MAIN_ctr.O_data[13] term QS end
    gate MAIN_ctr.O_data[12] term QS end
    gate MAIN_ctr.O_data[11] term QS end
    gate MAIN_ctr.O_data[10] term QS end
    gate MAIN_ctr.O_data[9] term QS end
    gate MAIN_ctr.O_data[8] term QS end
    gate MAIN_ctr.O_data[7] term QS end
    gate MAIN_ctr.ctr_reg[22] term QS end
    gate MAIN_ctr.ctr_reg[21] term QS end
    gate MAIN_ctr.ctr_reg[20] term QS end
    gate MAIN_ctr.ctr_reg[19] term QS end
    gate MAIN_ctr.ctr_reg[18] term QS end
    gate MAIN_ctr.ctr_reg[17] term QS end
    gate MAIN_ctr.shft_reg[1] term QS end
    gate MAIN_ctr.shft_reg[0] term QS end
    gate MAIN_ctr.O_data[22] term QS end
    gate MAIN_ctr.O_data[21] term QS end
    gate MAIN_ctr.O_data[20] term QS end
    gate MAIN_ctr.O_data[19] term QS end
    gate MAIN_ctr.O_data[18] term QS end
    gate MAIN_ctr.O_data[17] term QS end
    gate MAIN_ctr.O_data[16] term QS end
    gate gen_freq_ctr.ctr_reg[9] term QS end
    gate gen_freq_ctr.ctr_reg[8] term QS end
    gate gen_freq_ctr.ctr_reg[7] term QS end
    gate gen_freq_ctr.ctr_reg[6] term QS end
    gate gen_freq_ctr.ctr_reg[5] term QS end
    gate gen_freq_ctr.ctr_reg[4] term QS end
    gate gen_freq_ctr.ctr_reg[3] term QS end
    gate gen_freq_ctr.ctr_reg[2] term QS end
    gate gen_freq_ctr.ctr_reg[1] term QS end
    gate gen_freq_ctr.ctr_reg[0] term QS end
    gate gen_freq_ctr.O_data[0] term QS end
    gate gen_freq_ctr.ctr_reg[23] term QS end
    gate gen_freq_ctr.ctr_reg[22] term QS end
    gate gen_freq_ctr.ctr_reg[21] term QS end
    gate gen_freq_ctr.ctr_reg[20] term QS end
    gate gen_freq_ctr.ctr_reg[19] term QS end
    gate gen_freq_ctr.ctr_reg[18] term QS end
    gate gen_freq_ctr.ctr_reg[17] term QS end
    gate gen_freq_ctr.ctr_reg[16] term QS end
    gate gen_freq_ctr.ctr_reg[15] term QS end
    gate gen_freq_ctr.ctr_reg[14] term QS end
    gate gen_freq_ctr.ctr_reg[13] term QS end
    gate gen_freq_ctr.ctr_reg[12] term QS end
    gate gen_freq_ctr.ctr_reg[11] term QS end
    gate gen_freq_ctr.ctr_reg[10] term QS end
    gate gen_freq_ctr.O_data[15] term QS end
    gate gen_freq_ctr.O_data[14] term QS end
    gate gen_freq_ctr.O_data[13] term QS end
    gate gen_freq_ctr.O_data[12] term QS end
    gate gen_freq_ctr.O_data[11] term QS end
    gate gen_freq_ctr.O_data[10] term QS end
    gate gen_freq_ctr.O_data[9] term QS end
    gate gen_freq_ctr.O_data[8] term QS end
    gate gen_freq_ctr.O_data[7] term QS end
    gate gen_freq_ctr.O_data[6] term QS end
    gate gen_freq_ctr.O_data[5] term QS end
    gate gen_freq_ctr.O_data[4] term QS end
    gate gen_freq_ctr.O_data[3] term QS end
    gate gen_freq_ctr.O_data[2] term QS end
    gate gen_freq_ctr.O_data[1] term QS end
    gate gen_freq_ctr.shft_reg[1] term QS end
    gate gen_freq_ctr.shft_reg[0] term QS end
    gate gen_freq_ctr.O_data[23] term QS end
    gate gen_freq_ctr.O_data[22] term QS end
    gate gen_freq_ctr.O_data[21] term QS end
    gate gen_freq_ctr.O_data[20] term QS end
    gate gen_freq_ctr.O_data[19] term QS end
    gate gen_freq_ctr.O_data[18] term QS end
    gate gen_freq_ctr.O_data[17] term QS end
    gate gen_freq_ctr.O_data[16] term QS end
    gate maint_mon.shft_reg[1] term QS end
    gate maint_mon.shft_reg[0] term QS end
    gate maint_mon.O_falling_data term QS end
    gate maint_mon.O_rising_data term QS end
    gate tach0_freq_ctr.ctr_reg[4] term QS end
    gate tach0_freq_ctr.ctr_reg[3] term QS end
    gate tach0_freq_ctr.ctr_reg[2] term QS end
    gate tach0_freq_ctr.ctr_reg[1] term QS end
    gate tach0_freq_ctr.ctr_reg[0] term QS end
    gate tach0_freq_ctr.O_data[3] term QS end
    gate tach0_freq_ctr.O_data[2] term QS end
    gate tach0_freq_ctr.O_data[1] term QS end
    gate tach0_freq_ctr.O_data[0] term QS end
    gate tach0_freq_ctr.ctr_reg[15] term QS end
    gate tach0_freq_ctr.ctr_reg[14] term QS end
    gate tach0_freq_ctr.ctr_reg[13] term QS end
    gate tach0_freq_ctr.ctr_reg[12] term QS end
    gate tach0_freq_ctr.ctr_reg[11] term QS end
    gate tach0_freq_ctr.ctr_reg[10] term QS end
    gate tach0_freq_ctr.ctr_reg[9] term QS end
    gate tach0_freq_ctr.ctr_reg[8] term QS end
    gate tach0_freq_ctr.ctr_reg[7] term QS end
    gate tach0_freq_ctr.ctr_reg[6] term QS end
    gate tach0_freq_ctr.ctr_reg[5] term QS end
    gate tach0_freq_ctr.ctl_shft_reg[0] term QS end
    gate tach0_freq_ctr.shft_reg[1] term QS end
    gate tach0_freq_ctr.shft_reg[0] term QS end
    gate tach0_freq_ctr.O_data[15] term QS end
    gate tach0_freq_ctr.O_data[14] term QS end
    gate tach0_freq_ctr.O_data[13] term QS end
    gate tach0_freq_ctr.O_data[12] term QS end
    gate tach0_freq_ctr.O_data[11] term QS end
    gate tach0_freq_ctr.O_data[10] term QS end
    gate tach0_freq_ctr.O_data[9] term QS end
    gate tach0_freq_ctr.O_data[8] term QS end
    gate tach0_freq_ctr.O_data[7] term QS end
    gate tach0_freq_ctr.O_data[6] term QS end
    gate tach0_freq_ctr.O_data[5] term QS end
    gate tach0_freq_ctr.O_data[4] term QS end
    gate tach0_freq_ctr.ctl_shft_reg[1] term QS end
    gate tach1_freq_ctr.ctr_reg[0] term QS end
    gate tach1_freq_ctr.ctr_reg[15] term QS end
    gate tach1_freq_ctr.ctr_reg[14] term QS end
    gate tach1_freq_ctr.ctr_reg[13] term QS end
    gate tach1_freq_ctr.ctr_reg[12] term QS end
    gate tach1_freq_ctr.ctr_reg[11] term QS end
    gate tach1_freq_ctr.ctr_reg[10] term QS end
    gate tach1_freq_ctr.ctr_reg[9] term QS end
    gate tach1_freq_ctr.ctr_reg[8] term QS end
    gate tach1_freq_ctr.ctr_reg[7] term QS end
    gate tach1_freq_ctr.ctr_reg[6] term QS end
    gate tach1_freq_ctr.ctr_reg[5] term QS end
    gate tach1_freq_ctr.ctr_reg[4] term QS end
    gate tach1_freq_ctr.ctr_reg[3] term QS end
    gate tach1_freq_ctr.ctr_reg[2] term QS end
    gate tach1_freq_ctr.ctr_reg[1] term QS end
    gate tach1_freq_ctr.O_data[14] term QS end
    gate tach1_freq_ctr.O_data[13] term QS end
    gate tach1_freq_ctr.O_data[12] term QS end
    gate tach1_freq_ctr.O_data[11] term QS end
    gate tach1_freq_ctr.O_data[10] term QS end
    gate tach1_freq_ctr.O_data[9] term QS end
    gate tach1_freq_ctr.O_data[8] term QS end
    gate tach1_freq_ctr.O_data[7] term QS end
    gate tach1_freq_ctr.O_data[6] term QS end
    gate tach1_freq_ctr.O_data[5] term QS end
    gate tach1_freq_ctr.O_data[4] term QS end
    gate tach1_freq_ctr.O_data[3] term QS end
    gate tach1_freq_ctr.O_data[2] term QS end
    gate tach1_freq_ctr.O_data[1] term QS end
    gate tach1_freq_ctr.O_data[0] term QS end
    gate tach1_freq_ctr.ctl_shft_reg[1] term QS end
    gate tach1_freq_ctr.ctl_shft_reg[0] term QS end
    gate tach1_freq_ctr.shft_reg[1] term QS end
    gate tach1_freq_ctr.shft_reg[0] term QS end
    gate tach1_freq_ctr.O_data[15] term QS end
    gate r15khz_clk term QS end
    gate freq_div_ctr[8] term QS end
    gate freq_div_ctr[7] term QS end
    gate freq_div_ctr[6] term QS end
    gate freq_div_ctr[5] term QS end
    gate freq_div_ctr[4] term QS end
    gate freq_div_ctr[3] term QS end
    gate freq_div_ctr[2] term QS end
    gate freq_div_ctr[1] term QS end
    gate freq_div_ctr[0] term QS end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 term NE5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 term NE5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 term NE5 end
    gate un3_freq_div_ctr_1.SUM0 term NE5 end
    gate un3_freq_div_ctr_1.SUM0 term NE4 end
    gate un3_freq_div_ctr_1.SUM1 term NE4 end
    gate un3_freq_div_ctr_1.SUM1 term NE5 end
    gate un3_freq_div_ctr_1.SUM2 term NE4 end
    gate un3_freq_div_ctr_1.SUM2 term NE5 end
    gate un3_freq_div_ctr_1.SUM3 term NE4 end
    gate un3_freq_div_ctr_1.SUM3 term NE5 end
    gate un3_freq_div_ctr_1.SUM4 term NE5 end
    gate un3_freq_div_ctr_1.SUM4 term NE4 end
    gate un3_freq_div_ctr_1.SUM5 term NE4 end
    gate un3_freq_div_ctr_1.SUM5 term NE5 end
    gate un3_freq_div_ctr_1.SUM6 term NE5 end
    gate un3_freq_div_ctr_1.SUM6 term NE4 end
    gate un3_freq_div_ctr_1.SUM7 term NE4 end
    gate un3_freq_div_ctr_1.SUM7 term NE5 end
    gate un3_freq_div_ctr_1.SUM8 term NE4 end
    gate un3_freq_div_ctr_1.SUM8 term NE5 end
  end
  net V48_ENABLE
    gate idl_regs.O_V48_ENABLE term QZ end
    gate idl_regs.O_V48_ENABLE term FB end
    gate idl_regs.V48_ENABLE_ON term QD end
    gate N_253_i term B end
    gate idl_regs.r_data_0_0_and2_7[0] term B end
  end
  net K1_ENABLE
    gate idl_regs.O_K1_ENABLE term QZ end
    gate idl_regs.O_K1_ENABLE term FB end
    gate idl_regs.K1_ENABLE_ON term QD end
    gate N_255_i term B end
    gate idl_regs.r_data_0_0_and2_1[0] term B end
  end
  net B_DC90_48V_Enable
    gate idl_regs.O_B_DC90_48V_Enable term QZ end
    gate idl_regs.O_B_DC90_48V_Enable term FB end
    gate idl_regs.B_DC90_48V_Enable_ON term QD end
    gate N_254_i term A end
    gate idl_regs.r_data_0_0_and2_5[0] term B end
  end
  net SMC_MON_BC_FAN0_STATE_rstb
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term Q end
    gate N_286_i term B end
    gate un216_noalloc_rdata_0_and2[0] term B end
  end
  net SMC_CNTRL_JAG_48VDC_ON_wstb
    gate idl_regs.O_SMC_CNTRL_JAG_48VDC_ON_wstb_0_and3_0_and2 term Q end
    gate SMC_CNTRL_JAG_48VDC_ON term QC end
  end
  net SMC_CNTRL_JAG_SWITCHED_AC_wstb
    gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2 term Q end
    gate SMC_CNTRL_JAG_SWITCHED_AC term QC end
  end
  net SMC_MON_BC_OVR_TMP_rstb
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term Q end
    gate un185_noalloc_rdata[3] term B end
    gate un178_noalloc_rdata[2] term B end
    gate un171_noalloc_rdata_0_and2[1] term B end
    gate N_289_i term B end
  end
  net SMC_MON_DC90_48V_ON_rstb
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term Q end
    gate un158_noalloc_rdata[3] term B end
    gate un151_noalloc_rdata[2] term B end
    gate N_284_i term B end
    gate un138_noalloc_rdata_0_and2[0] term B end
  end
  net B_SMC_CNTRL_BC_SWITCHED_AC_wstb
    gate idl_regs.O_B_SMC_CNTRL_BC_SWITCHED_AC_wstb_0_and3_0_and2 term Q end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QC end
  end
  net B_CNTRL_BC_48VDC_DC90_wstb
    gate idl_regs.O_B_CNTRL_BC_48VDC_DC90_wstb_0_and3_0_and2 term Q end
    gate B_CNTRL_BC_48VDC_DC90 term QC end
  end
  net B_CNTRL_BC_48VDC_wstb
    gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2 term Q end
    gate B_CNTRL_BC_48VDC term QC end
  end
  net I2_LOCK_OUT_rstb
    gate idl_regs.BC_TACH0_LOCK_OUT_rstb_0_and2_0_and2 term Q end
    gate un120_noalloc_rdata[6] term A end
    gate un113_noalloc_rdata[5] term A end
    gate un106_noalloc_rdata[4] term A end
    gate un99_noalloc_rdata[3] term A end
    gate un92_noalloc_rdata[2] term A end
    gate un85_noalloc_rdata_i[1] term A end
    gate un79_noalloc_rdata[0] term A end
  end
  net MAINT_MON_rstb
    gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 term Q end
    gate un61_noalloc_rdata[1] term B end
    gate un61_noalloc_rdata[0] term A end
  end
  net ID_REV_rstb
    gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 term Q end
    gate noalloc_rdata_i_and2_7_563 term B end
    gate noalloc_rdata_6_530 term C end
    gate idl_regs.r_data_0_0_4_549 term A end
    gate idl_regs.r_data_0_0_2_586 term A end
  end
  net BC_TACH1_CTL
    gate idl_regs.O_BC_TACH1_CTL term QZ end
    gate tach1_freq_ctr.ctl_shft_reg[0] term QD end
  end
  net BC_TACH0_CTL
    gate idl_regs.O_BC_TACH0_CTL term QZ end
    gate tach0_freq_ctr.ctl_shft_reg[0] term QD end
  end
  net BC_TACH1_CTR_HI_rstb
    gate idl_regs.O_BC_TACH1_CTR_HI_rstb_0_and2_0_and2 term Q end
    gate tach1_sr.detedge term QC end
    gate G_81 term B end
    gate un53_noalloc_rdata_0_and2[6] term B end
    gate un53_noalloc_rdata[5] term B end
    gate un53_noalloc_rdata[4] term B end
    gate un53_noalloc_rdata[3] term B end
    gate un53_noalloc_rdata[2] term B end
    gate un53_noalloc_rdata[1] term B end
    gate un53_noalloc_rdata[0] term B end
  end
  net BC_TACH1_CTR_LO_rstb
    gate BC_TACH1_CTR_LO_rstb_i term Q end
    gate tach1_sr.clkedge term QC end
    gate un57_noalloc_rdata[0] term B end
    gate un57_noalloc_rdata[1] term B end
    gate un57_noalloc_rdata[2] term B end
    gate un57_noalloc_rdata[3] term B end
    gate un57_noalloc_rdata[4] term B end
    gate un57_noalloc_rdata[5] term A end
    gate un57_noalloc_rdata_0_and2[6] term A end
    gate G_83 term B end
  end
  net BC_TACH0_CTR_HI_rstb
    gate idl_regs.O_BC_TACH0_CTR_HI_rstb_0_and2_0_and2 term Q end
    gate tach0_sr.detedge term QC end
    gate G_79 term B end
    gate un45_noalloc_rdata_0_and2[6] term B end
    gate un45_noalloc_rdata[5] term B end
    gate un45_noalloc_rdata[4] term B end
    gate un45_noalloc_rdata[3] term B end
    gate un45_noalloc_rdata[2] term B end
    gate un45_noalloc_rdata[1] term B end
    gate un45_noalloc_rdata[0] term B end
  end
  net BC_TACH0_CTR_LO_rstb
    gate BC_TACH0_CTR_LO_rstb_i term Q end
    gate tach0_sr.clkedge term QC end
    gate un49_noalloc_rdata[0] term B end
    gate un49_noalloc_rdata[1] term B end
    gate un49_noalloc_rdata[2] term B end
    gate un49_noalloc_rdata[3] term B end
    gate un49_noalloc_rdata[4] term B end
    gate un49_noalloc_rdata[5] term B end
    gate un49_noalloc_rdata_0_and2[6] term B end
    gate G_82 term B end
  end
  net GEN_FREQ_CTR_HI_rstb
    gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 term Q end
    gate gen_freq_sr.detedge term QC end
    gate G_71 term B end
    gate un41_noalloc_rdata_0_and2[6] term B end
    gate un41_noalloc_rdata[5] term B end
    gate un41_noalloc_rdata[4] term B end
    gate un41_noalloc_rdata[3] term B end
    gate un41_noalloc_rdata[2] term B end
    gate un41_noalloc_rdata[1] term B end
    gate un41_noalloc_rdata[0] term B end
  end
  net GEN_FREQ_CTR_MID_rstb
    gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 term Q end
    gate G_72 term B end
    gate un37_noalloc_rdata_0_and2[6] term B end
    gate un37_noalloc_rdata[5] term B end
    gate un37_noalloc_rdata[4] term B end
    gate un37_noalloc_rdata[3] term B end
    gate un37_noalloc_rdata[2] term B end
    gate un37_noalloc_rdata[1] term B end
    gate un37_noalloc_rdata[0] term B end
  end
  net GEN_FREQ_CTR_LO_rstb
    gate GEN_FREQ_CTR_LO_rstb_i term Q end
    gate gen_freq_sr.clkedge term QC end
    gate un33_noalloc_rdata[0] term B end
    gate un33_noalloc_rdata[1] term B end
    gate un33_noalloc_rdata[2] term B end
    gate un33_noalloc_rdata[3] term B end
    gate un33_noalloc_rdata[4] term B end
    gate un33_noalloc_rdata[5] term B end
    gate un33_noalloc_rdata_0_and2[6] term B end
    gate G_70 term B end
  end
  net MAIN_BLOWER_HI_rstb
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term Q end
    gate main_sr.detedge term QC end
    gate G_80 term B end
    gate un29_noalloc_rdata_0_and2[6] term B end
    gate un29_noalloc_rdata[5] term B end
    gate un29_noalloc_rdata[4] term B end
    gate un29_noalloc_rdata[3] term B end
    gate un29_noalloc_rdata[2] term B end
    gate un29_noalloc_rdata[1] term B end
    gate un29_noalloc_rdata[0] term B end
  end
  net MAIN_BLOWER_LO_rstb
    gate I_650 term Q end
    gate main_sr.clkedge term QC end
  end
  net I2_HI_rstb
    gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 term Q end
    gate i2_sr.detedge term QC end
    gate G_78 term B end
    gate un21_noalloc_rdata_0_and2[6] term B end
    gate un21_noalloc_rdata[5] term B end
    gate un21_noalloc_rdata[4] term B end
    gate un21_noalloc_rdata[3] term B end
    gate un21_noalloc_rdata[2] term B end
    gate un21_noalloc_rdata[1] term B end
    gate un21_noalloc_rdata[0] term B end
  end
  net I2_LO_rstb
    gate I2_LO_rstb_i term Q end
    gate i2_sr.clkedge term QC end
    gate un17_noalloc_rdata[0] term B end
    gate un17_noalloc_rdata[1] term B end
    gate un17_noalloc_rdata[2] term A end
    gate un17_noalloc_rdata[3] term A end
    gate un17_noalloc_rdata[4] term B end
    gate un17_noalloc_rdata[5] term B end
    gate un17_noalloc_rdata_0_and2[6] term B end
    gate G_73 term B end
  end
  net I1_HI_rstb
    gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 term Q end
    gate i1_sr.detedge term QC end
    gate G_76 term B end
    gate un13_noalloc_rdata_0_and2[6] term B end
    gate un13_noalloc_rdata[5] term B end
    gate un13_noalloc_rdata[4] term B end
    gate un13_noalloc_rdata[3] term B end
    gate un13_noalloc_rdata[2] term B end
    gate un13_noalloc_rdata[1] term B end
    gate un13_noalloc_rdata[0] term B end
  end
  net I1_LO_rstb
    gate I1_LO_rstb_i term Q end
    gate i1_sr.clkedge term QC end
    gate un9_noalloc_rdata[0] term B end
    gate un9_noalloc_rdata[1] term B end
    gate un9_noalloc_rdata[2] term B end
    gate un9_noalloc_rdata[3] term B end
    gate un9_noalloc_rdata[4] term B end
    gate un9_noalloc_rdata[5] term B end
    gate un9_noalloc_rdata_0_and2[6] term B end
    gate G_75 term B end
  end
  net V0_HI_rstb
    gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 term Q end
    gate v0_sr.detedge term QC end
    gate G_74 term B end
    gate un5_noalloc_rdata_0_and2[6] term B end
    gate un5_noalloc_rdata[5] term B end
    gate un5_noalloc_rdata[4] term B end
    gate un5_noalloc_rdata[3] term B end
    gate un5_noalloc_rdata[2] term B end
    gate un5_noalloc_rdata[1] term B end
    gate un5_noalloc_rdata[0] term B end
  end
  net V0_LO_rstb
    gate V0_LO_rstb_i term Q end
    gate v0_sr.clkedge term QC end
    gate un1_noalloc_rdata[0] term A end
    gate un1_noalloc_rdata[1] term A end
    gate un1_noalloc_rdata[2] term B end
    gate un1_noalloc_rdata[3] term B end
    gate un1_noalloc_rdata[4] term B end
    gate un1_noalloc_rdata[5] term B end
    gate un1_noalloc_rdata_0_and2[6] term B end
    gate G_91 term B end
  end
  net GEN_FREQ_CTR_MUX[0]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term FB end
    gate G_12_0_and2 term B end
    gate G_51 term B end
    gate mon_freq_ctr_in_4 term S end
    gate G_50 term S0 end
    gate idl_regs.r_data_0_0_and2[0] term A end
  end
  net GEN_FREQ_CTR_MUX[1]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term FB end
    gate mon_freq_ctr_in_6 term S0 end
    gate un1_io_freq_ctr_in_2_0_and2 term B end
    gate G_51 term S end
    gate mon_freq_ctr_in_3 term S end
    gate mon_freq_ctr_in_5 term S end
    gate G_50 term S1 end
    gate idl_regs.r_data_0_0_and2[1] term A end
  end
  net GEN_FREQ_CTR_MUX[2]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term FB end
    gate mon_freq_ctr_in_6 term S1 end
    gate un1_io_freq_ctr_in_2_0_and2 term A end
    gate gen_freq_ctr_in_0_and2 term C end
    gate mon_freq_ctr_in_0 term S end
    gate idl_regs.r_data_0_0_and2[2] term A end
  end
  net GEN_FREQ_CTR_MUX[3]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term FB end
    gate gen_freq_ctr_in_0_and2 term B end
    gate G_12_0_and2 term A end
    gate G_51 term A end
    gate idl_regs.r_data_0_0_and2[3] term A end
  end
  net GEN_FREQ_CTR_MUX[4]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term FB end
    gate gen_freq_ctr_in_0_and2 term A end
    gate gen_freq_ctr_in_0_and2_0 term A end
    gate idl_regs.r_data_0_0_and2[4] term A end
  end
  net GEN_FREQ_CTR_MUX_wstb
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QC end
  end
  net CTR_CTL
    gate idl_regs.O_CTR_CTL term QZ end
    gate idl_regs.O_CTR_CTL term FB end
    gate tach1_freq_ctr.G_37 term B end
    gate tach0_freq_ctr.G_37 term B end
    gate gen_freq_ctr.G_52 term B end
    gate MAIN_ctr.G_50 term B end
    gate I2_ctr.G_39 term B end
    gate I1_ctr.G_39 term B end
    gate V0_ctr.G_39 term B end
    gate idl_regs.r_data_0_0_and2_0[0] term B end
  end
  net CLR_LOCK_OUT
    gate idl_regs.O_CLR_LOCK_OUT term QZ end
    gate idl_regs.O_CLR_LOCK_OUT term FB end
    gate N_252_i term A end
    gate idl_regs.r_data_0_0_and2_0[3] term A end
  end
  net CLR_CTRS
    gate idl_regs.O_CLR_CTRS term QZ end
    gate idl_regs.O_CLR_CTRS term FB end
    gate tach1_freq_ctr.G_37 term C end
    gate tach0_freq_ctr.G_37 term C end
    gate gen_freq_ctr.G_52 term C end
    gate MAIN_ctr.G_50 term C end
    gate I2_ctr.G_39 term C end
    gate I1_ctr.G_39 term C end
    gate V0_ctr.G_39 term C end
    gate idl_regs.r_data_0_0_and2_6[0] term A end
  end
  net CLR_MAINT_REG
    gate idl_regs.O_CLR_MAINT_REG term QZ end
    gate idl_regs.O_CLR_MAINT_REG term FB end
    gate maint_mon.O_rising_data_8_0_and2 term B end
    gate maint_mon.un1_O_rising_data_0_and2 term B end
    gate maint_mon.O_falling_data_8_0_and2 term B end
    gate maint_mon.un1_O_falling_data_0_and2 term B end
    gate idl_regs.r_data_0_0_and2_0[2] term A end
  end
  net AUX_3_CTL[0]
    gate idl_regs.O_AUX_3_CTL[0] term QZ end
    gate idl_regs.O_AUX_3_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_2[0] term B end
  end
  net AUX_3_CTL[1]
    gate idl_regs.O_AUX_3_CTL[1] term QZ end
    gate idl_regs.O_AUX_3_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_0[1] term B end
  end
  net AUX_2_CTL[0]
    gate idl_regs.O_AUX_2_CTL[0] term QZ end
    gate idl_regs.O_AUX_2_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_8[0] term B end
  end
  net AUX_2_CTL[1]
    gate idl_regs.O_AUX_2_CTL[1] term QZ end
    gate idl_regs.O_AUX_2_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_4[1] term B end
  end
  net AUX_1_CTL[0]
    gate idl_regs.O_AUX_1_CTL[0] term QZ end
    gate idl_regs.O_AUX_1_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_4[0] term B end
  end
  net AUX_1_CTL[1]
    gate idl_regs.O_AUX_1_CTL[1] term QZ end
    gate idl_regs.O_AUX_1_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_2[1] term B end
  end
  net AUX_0_CTL[0]
    gate idl_regs.O_AUX_0_CTL[0] term QZ end
    gate idl_regs.O_AUX_0_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_9[0] term B end
  end
  net AUX_0_CTL[1]
    gate idl_regs.O_AUX_0_CTL[1] term QZ end
    gate idl_regs.O_AUX_0_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_5[1] term B end
  end
  net AUX_FAN_CTL[0]
    gate idl_regs.O_AUX_FAN_CTL[0] term QZ end
    gate idl_regs.O_AUX_FAN_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_3[0] term B end
  end
  net AUX_FAN_CTL[1]
    gate idl_regs.O_AUX_FAN_CTL[1] term QZ end
    gate idl_regs.O_AUX_FAN_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_1[1] term B end
  end
  net K1_ON_wstb
    gate idl_regs.O_K1_ON_wstb_0_and3_0_and2 term Q end
    gate K1_ON term QC end
  end
  net V48_ON_wstb
    gate idl_regs.O_V48_ON_wstb_0_and3_0_and2 term Q end
    gate V48_ON term QC end
  end
  net v0_lock_out
    gate v0_sr.edgesrout term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term C end
    gate V0_ctr.un1_I_clr_regs_0_and2 term A end
    gate un79_noalloc_rdata[0] term B end
  end
  net i1_lock_out
    gate i1_sr.edgesrout term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term C end
    gate I1_ctr.un1_I_clr_regs_0_and2 term A end
    gate un85_noalloc_rdata_i[1] term B end
  end
  net i2_lock_out
    gate i2_sr.edgesrout term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term C end
    gate I2_ctr.un1_I_clr_regs_0_and2 term A end
    gate un92_noalloc_rdata[2] term B end
  end
  net main_lock_out
    gate main_sr.edgesrout term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term D end
    gate MAIN_ctr.un1_I_clr_regs_0_and2 term A end
    gate un99_noalloc_rdata[3] term B end
  end
  net gen_freq_lock_out
    gate gen_freq_sr.edgesrout term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term D end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2 term A end
    gate un106_noalloc_rdata[4] term B end
  end
  net tach0_lock_out
    gate tach0_sr.edgesrout term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2 term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0 term B end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2 term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0 term B end
    gate un113_noalloc_rdata[5] term B end
  end
  net tach1_lock_out_i
    gate tach1_sr.edgesrout term Q end
    gate un120_noalloc_rdata[6] term B end
  end
  net V0_LO[0]
    gate V0_ctr.O_data[1] term QZ end
    gate un1_noalloc_rdata[0] term B end
    gate V0_ctr.O_data_0[1] term A end
  end
  net V0_LO[1]
    gate V0_ctr.O_data[2] term QZ end
    gate un1_noalloc_rdata[1] term B end
    gate V0_ctr.O_data_0[2] term A end
  end
  net V0_LO[2]
    gate V0_ctr.O_data[3] term QZ end
    gate un1_noalloc_rdata[2] term A end
    gate V0_ctr.O_data_0[3] term A end
  end
  net V0_LO[3]
    gate V0_ctr.O_data[4] term QZ end
    gate un1_noalloc_rdata[3] term A end
    gate V0_ctr.O_data_0[4] term A end
  end
  net V0_LO[4]
    gate V0_ctr.O_data[5] term QZ end
    gate un1_noalloc_rdata[4] term A end
    gate V0_ctr.O_data_0[5] term A end
  end
  net V0_LO[5]
    gate V0_ctr.O_data[6] term QZ end
    gate un1_noalloc_rdata[5] term A end
    gate V0_ctr.O_data_0[6] term A end
  end
  net V0_LO[6]
    gate V0_ctr.O_data[7] term QZ end
    gate un1_noalloc_rdata_0_and2[6] term A end
    gate V0_ctr.O_data_0[7] term A end
  end
  net V0_LO[7]
    gate V0_ctr.O_data[8] term QZ end
    gate V0_ctr.O_data_0[8] term A end
    gate G_91 term A end
  end
  net V0_HI[0]
    gate V0_ctr.O_data[9] term QZ end
    gate V0_ctr.O_data_0[9] term A end
    gate un5_noalloc_rdata[0] term A end
  end
  net V0_HI[1]
    gate V0_ctr.O_data[10] term QZ end
    gate V0_ctr.O_data_0[10] term A end
    gate un5_noalloc_rdata[1] term A end
  end
  net V0_HI[2]
    gate V0_ctr.O_data[11] term QZ end
    gate V0_ctr.O_data_0[11] term A end
    gate un5_noalloc_rdata[2] term A end
  end
  net V0_HI[3]
    gate V0_ctr.O_data[12] term QZ end
    gate V0_ctr.O_data_0[12] term A end
    gate un5_noalloc_rdata[3] term A end
  end
  net V0_HI[4]
    gate V0_ctr.O_data[13] term QZ end
    gate V0_ctr.O_data_0[13] term A end
    gate un5_noalloc_rdata[4] term A end
  end
  net V0_HI[5]
    gate V0_ctr.O_data[14] term QZ end
    gate V0_ctr.O_data_0[14] term A end
    gate un5_noalloc_rdata[5] term A end
  end
  net V0_HI[6]
    gate V0_ctr.O_data[15] term QZ end
    gate V0_ctr.O_data_0[15] term A end
    gate un5_noalloc_rdata_0_and2[6] term A end
  end
  net V0_HI[7]
    gate V0_ctr.O_data[16] term QZ end
    gate V0_ctr.O_data_0[16] term A end
    gate G_74 term A end
  end
  net I1_LO[0]
    gate I1_ctr.O_data[1] term QZ end
    gate un9_noalloc_rdata[0] term A end
    gate I1_ctr.O_data_0[1] term A end
  end
  net I1_LO[1]
    gate I1_ctr.O_data[2] term QZ end
    gate un9_noalloc_rdata[1] term A end
    gate I1_ctr.O_data_0[2] term A end
  end
  net I1_LO[2]
    gate I1_ctr.O_data[3] term QZ end
    gate un9_noalloc_rdata[2] term A end
    gate I1_ctr.O_data_0[3] term A end
  end
  net I1_LO[3]
    gate I1_ctr.O_data[4] term QZ end
    gate un9_noalloc_rdata[3] term A end
    gate I1_ctr.O_data_0[4] term A end
  end
  net I1_LO[4]
    gate I1_ctr.O_data[5] term QZ end
    gate un9_noalloc_rdata[4] term A end
    gate I1_ctr.O_data_0[5] term A end
  end
  net I1_LO[5]
    gate I1_ctr.O_data[6] term QZ end
    gate un9_noalloc_rdata[5] term A end
    gate I1_ctr.O_data_0[6] term A end
  end
  net I1_LO[6]
    gate I1_ctr.O_data[7] term QZ end
    gate un9_noalloc_rdata_0_and2[6] term A end
    gate I1_ctr.O_data_0[7] term A end
  end
  net I1_LO[7]
    gate I1_ctr.O_data[8] term QZ end
    gate G_75 term A end
    gate I1_ctr.O_data_0[8] term A end
  end
  net I1_HI[0]
    gate I1_ctr.O_data[9] term QZ end
    gate I1_ctr.O_data_0[9] term A end
    gate un13_noalloc_rdata[0] term A end
  end
  net I1_HI[1]
    gate I1_ctr.O_data[10] term QZ end
    gate I1_ctr.O_data_0[10] term A end
    gate un13_noalloc_rdata[1] term A end
  end
  net I1_HI[2]
    gate I1_ctr.O_data[11] term QZ end
    gate I1_ctr.O_data_0[11] term A end
    gate un13_noalloc_rdata[2] term A end
  end
  net I1_HI[3]
    gate I1_ctr.O_data[12] term QZ end
    gate I1_ctr.O_data_0[12] term A end
    gate un13_noalloc_rdata[3] term A end
  end
  net I1_HI[4]
    gate I1_ctr.O_data[13] term QZ end
    gate I1_ctr.O_data_0[13] term A end
    gate un13_noalloc_rdata[4] term A end
  end
  net I1_HI[5]
    gate I1_ctr.O_data[14] term QZ end
    gate I1_ctr.O_data_0[14] term A end
    gate un13_noalloc_rdata[5] term A end
  end
  net I1_HI[6]
    gate I1_ctr.O_data[15] term QZ end
    gate I1_ctr.O_data_0[15] term A end
    gate un13_noalloc_rdata_0_and2[6] term A end
  end
  net I1_HI[7]
    gate I1_ctr.O_data[16] term QZ end
    gate I1_ctr.O_data_0[16] term A end
    gate G_76 term A end
  end
  net I2_LO[0]
    gate I2_ctr.O_data[1] term QZ end
    gate un17_noalloc_rdata[0] term A end
    gate I2_ctr.O_data_0[1] term A end
  end
  net I2_LO[1]
    gate I2_ctr.O_data[2] term QZ end
    gate un17_noalloc_rdata[1] term A end
    gate I2_ctr.O_data_0[2] term A end
  end
  net I2_LO[2]
    gate I2_ctr.O_data[3] term QZ end
    gate un17_noalloc_rdata[2] term B end
    gate I2_ctr.O_data_0[3] term A end
  end
  net I2_LO[3]
    gate I2_ctr.O_data[4] term QZ end
    gate un17_noalloc_rdata[3] term B end
    gate I2_ctr.O_data_0[4] term A end
  end
  net I2_LO[4]
    gate I2_ctr.O_data[5] term QZ end
    gate un17_noalloc_rdata[4] term A end
    gate I2_ctr.O_data_0[5] term A end
  end
  net I2_LO[5]
    gate I2_ctr.O_data[6] term QZ end
    gate un17_noalloc_rdata[5] term A end
    gate I2_ctr.O_data_0[6] term A end
  end
  net I2_LO[6]
    gate I2_ctr.O_data[7] term QZ end
    gate un17_noalloc_rdata_0_and2[6] term A end
    gate I2_ctr.O_data_0[7] term A end
  end
  net I2_LO[7]
    gate I2_ctr.O_data[8] term QZ end
    gate G_73 term A end
    gate I2_ctr.O_data_0[8] term A end
  end
  net I2_HI[0]
    gate I2_ctr.O_data[9] term QZ end
    gate I2_ctr.O_data_0[9] term A end
    gate un21_noalloc_rdata[0] term A end
  end
  net I2_HI[1]
    gate I2_ctr.O_data[10] term QZ end
    gate I2_ctr.O_data_0[10] term A end
    gate un21_noalloc_rdata[1] term A end
  end
  net I2_HI[2]
    gate I2_ctr.O_data[11] term QZ end
    gate I2_ctr.O_data_0[11] term A end
    gate un21_noalloc_rdata[2] term A end
  end
  net I2_HI[3]
    gate I2_ctr.O_data[12] term QZ end
    gate I2_ctr.O_data_0[12] term A end
    gate un21_noalloc_rdata[3] term A end
  end
  net I2_HI[4]
    gate I2_ctr.O_data[13] term QZ end
    gate I2_ctr.O_data_0[13] term A end
    gate un21_noalloc_rdata[4] term A end
  end
  net I2_HI[5]
    gate I2_ctr.O_data[14] term QZ end
    gate I2_ctr.O_data_0[14] term A end
    gate un21_noalloc_rdata[5] term A end
  end
  net I2_HI[6]
    gate I2_ctr.O_data[15] term QZ end
    gate I2_ctr.O_data_0[15] term A end
    gate un21_noalloc_rdata_0_and2[6] term A end
  end
  net I2_HI[7]
    gate I2_ctr.O_data[16] term QZ end
    gate I2_ctr.O_data_0[16] term A end
    gate G_78 term A end
  end
  net MAIN_BLOWER_LO[0]
    gate MAIN_ctr.O_data[7] term QZ end
    gate MAIN_ctr.O_data_0[7] term A end
    gate un25_noalloc_rdata[0] term A end
  end
  net MAIN_BLOWER_LO[1]
    gate MAIN_ctr.O_data[8] term QZ end
    gate MAIN_ctr.O_data_0[8] term A end
    gate un25_noalloc_rdata[1] term A end
  end
  net MAIN_BLOWER_LO[2]
    gate MAIN_ctr.O_data[9] term QZ end
    gate MAIN_ctr.O_data_0[9] term A end
    gate un25_noalloc_rdata[2] term A end
  end
  net MAIN_BLOWER_LO[3]
    gate MAIN_ctr.O_data[10] term QZ end
    gate MAIN_ctr.O_data_0[10] term A end
    gate un25_noalloc_rdata[3] term A end
  end
  net MAIN_BLOWER_LO[4]
    gate MAIN_ctr.O_data[11] term QZ end
    gate MAIN_ctr.O_data_0[11] term A end
    gate un25_noalloc_rdata[4] term A end
  end
  net MAIN_BLOWER_LO[5]
    gate MAIN_ctr.O_data[12] term QZ end
    gate MAIN_ctr.O_data_0[12] term A end
    gate un25_noalloc_rdata[5] term A end
  end
  net MAIN_BLOWER_LO[6]
    gate MAIN_ctr.O_data[13] term QZ end
    gate MAIN_ctr.O_data_0[13] term A end
    gate un25_noalloc_rdata_0_and2[6] term A end
  end
  net MAIN_BLOWER_LO[7]
    gate MAIN_ctr.O_data[14] term QZ end
    gate MAIN_ctr.O_data_0[14] term A end
    gate G_77 term A end
  end
  net MAIN_BLOWER_HI[0]
    gate MAIN_ctr.O_data[15] term QZ end
    gate MAIN_ctr.O_data_0[15] term A end
    gate un29_noalloc_rdata[0] term A end
  end
  net MAIN_BLOWER_HI[1]
    gate MAIN_ctr.O_data[16] term QZ end
    gate MAIN_ctr.O_data_0[16] term A end
    gate un29_noalloc_rdata[1] term A end
  end
  net MAIN_BLOWER_HI[2]
    gate MAIN_ctr.O_data[17] term QZ end
    gate MAIN_ctr.O_data_0[17] term A end
    gate un29_noalloc_rdata[2] term A end
  end
  net MAIN_BLOWER_HI[3]
    gate MAIN_ctr.O_data[18] term QZ end
    gate MAIN_ctr.O_data_0[18] term A end
    gate un29_noalloc_rdata[3] term A end
  end
  net MAIN_BLOWER_HI[4]
    gate MAIN_ctr.O_data[19] term QZ end
    gate MAIN_ctr.O_data_0[19] term A end
    gate un29_noalloc_rdata[4] term A end
  end
  net MAIN_BLOWER_HI[5]
    gate MAIN_ctr.O_data[20] term QZ end
    gate MAIN_ctr.O_data_0[20] term A end
    gate un29_noalloc_rdata[5] term A end
  end
  net MAIN_BLOWER_HI[6]
    gate MAIN_ctr.O_data[21] term QZ end
    gate MAIN_ctr.O_data_0[21] term A end
    gate un29_noalloc_rdata_0_and2[6] term A end
  end
  net MAIN_BLOWER_HI[7]
    gate MAIN_ctr.O_data[22] term QZ end
    gate MAIN_ctr.O_data_0[22] term A end
    gate G_80 term A end
  end
  net gen_freq_ctr_in
    gate gen_freq_ctr_in_0 term Q end
    gate gen_freq_ctr.shft_reg[0] term QD end
  end
  net GEN_FREQ_CTR_LO[0]
    gate gen_freq_ctr.O_data[0] term QZ end
    gate un33_noalloc_rdata[0] term A end
    gate gen_freq_ctr.O_data_0[0] term A end
  end
  net GEN_FREQ_CTR_LO[1]
    gate gen_freq_ctr.O_data[1] term QZ end
    gate un33_noalloc_rdata[1] term A end
    gate gen_freq_ctr.O_data_0[1] term A end
  end
  net GEN_FREQ_CTR_LO[2]
    gate gen_freq_ctr.O_data[2] term QZ end
    gate un33_noalloc_rdata[2] term A end
    gate gen_freq_ctr.O_data_0[2] term A end
  end
  net GEN_FREQ_CTR_LO[3]
    gate gen_freq_ctr.O_data[3] term QZ end
    gate un33_noalloc_rdata[3] term A end
    gate gen_freq_ctr.O_data_0[3] term A end
  end
  net GEN_FREQ_CTR_LO[4]
    gate gen_freq_ctr.O_data[4] term QZ end
    gate un33_noalloc_rdata[4] term A end
    gate gen_freq_ctr.O_data_0[4] term A end
  end
  net GEN_FREQ_CTR_LO[5]
    gate gen_freq_ctr.O_data[5] term QZ end
    gate un33_noalloc_rdata[5] term A end
    gate gen_freq_ctr.O_data_0[5] term A end
  end
  net GEN_FREQ_CTR_LO[6]
    gate gen_freq_ctr.O_data[6] term QZ end
    gate un33_noalloc_rdata_0_and2[6] term A end
    gate gen_freq_ctr.O_data_0[6] term A end
  end
  net GEN_FREQ_CTR_LO[7]
    gate gen_freq_ctr.O_data[7] term QZ end
    gate G_70 term A end
    gate gen_freq_ctr.O_data_0[7] term A end
  end
  net GEN_FREQ_CTR_MID[0]
    gate gen_freq_ctr.O_data[8] term QZ end
    gate gen_freq_ctr.O_data_0[8] term A end
    gate un37_noalloc_rdata[0] term A end
  end
  net GEN_FREQ_CTR_MID[1]
    gate gen_freq_ctr.O_data[9] term QZ end
    gate gen_freq_ctr.O_data_0[9] term A end
    gate un37_noalloc_rdata[1] term A end
  end
  net GEN_FREQ_CTR_MID[2]
    gate gen_freq_ctr.O_data[10] term QZ end
    gate gen_freq_ctr.O_data_0[10] term A end
    gate un37_noalloc_rdata[2] term A end
  end
  net GEN_FREQ_CTR_MID[3]
    gate gen_freq_ctr.O_data[11] term QZ end
    gate gen_freq_ctr.O_data_0[11] term A end
    gate un37_noalloc_rdata[3] term A end
  end
  net GEN_FREQ_CTR_MID[4]
    gate gen_freq_ctr.O_data[12] term QZ end
    gate gen_freq_ctr.O_data_0[12] term A end
    gate un37_noalloc_rdata[4] term A end
  end
  net GEN_FREQ_CTR_MID[5]
    gate gen_freq_ctr.O_data[13] term QZ end
    gate gen_freq_ctr.O_data_0[13] term A end
    gate un37_noalloc_rdata[5] term A end
  end
  net GEN_FREQ_CTR_MID[6]
    gate gen_freq_ctr.O_data[14] term QZ end
    gate gen_freq_ctr.O_data_0[14] term A end
    gate un37_noalloc_rdata_0_and2[6] term A end
  end
  net GEN_FREQ_CTR_MID[7]
    gate gen_freq_ctr.O_data[15] term QZ end
    gate gen_freq_ctr.O_data_0[15] term A end
    gate G_72 term A end
  end
  net GEN_FREQ_CTR_HI[0]
    gate gen_freq_ctr.O_data[16] term QZ end
    gate gen_freq_ctr.O_data_0[16] term A end
    gate un41_noalloc_rdata[0] term A end
  end
  net GEN_FREQ_CTR_HI[1]
    gate gen_freq_ctr.O_data[17] term QZ end
    gate gen_freq_ctr.O_data_0[17] term A end
    gate un41_noalloc_rdata[1] term A end
  end
  net GEN_FREQ_CTR_HI[2]
    gate gen_freq_ctr.O_data[18] term QZ end
    gate gen_freq_ctr.O_data_0[18] term A end
    gate un41_noalloc_rdata[2] term A end
  end
  net GEN_FREQ_CTR_HI[3]
    gate gen_freq_ctr.O_data[19] term QZ end
    gate gen_freq_ctr.O_data_0[19] term A end
    gate un41_noalloc_rdata[3] term A end
  end
  net GEN_FREQ_CTR_HI[4]
    gate gen_freq_ctr.O_data[20] term QZ end
    gate gen_freq_ctr.O_data_0[20] term A end
    gate un41_noalloc_rdata[4] term A end
  end
  net GEN_FREQ_CTR_HI[5]
    gate gen_freq_ctr.O_data[21] term QZ end
    gate gen_freq_ctr.O_data_0[21] term A end
    gate un41_noalloc_rdata[5] term A end
  end
  net GEN_FREQ_CTR_HI[6]
    gate gen_freq_ctr.O_data[22] term QZ end
    gate gen_freq_ctr.O_data_0[22] term A end
    gate un41_noalloc_rdata_0_and2[6] term A end
  end
  net GEN_FREQ_CTR_HI[7]
    gate gen_freq_ctr.O_data[23] term QZ end
    gate gen_freq_ctr.O_data_0[23] term A end
    gate G_71 term A end
  end
  net MAINT_RISING
    gate maint_mon.O_rising_data term QZ end
    gate maint_mon.un1_O_rising_data_0_and2 term A end
    gate maint_mon.O_rising_data_0 term B end
    gate un61_noalloc_rdata[0] term B end
  end
  net MAINT_FALLING
    gate maint_mon.O_falling_data term QZ end
    gate maint_mon.un1_O_falling_data_0_and2 term A end
    gate maint_mon.O_falling_data_0 term B end
    gate un61_noalloc_rdata[1] term A end
  end
  net BC_TACH0_CTR_LO[0]
    gate tach0_freq_ctr.O_data[0] term QZ end
    gate un49_noalloc_rdata[0] term A end
    gate tach0_freq_ctr.O_data_0[0] term A end
  end
  net BC_TACH0_CTR_LO[1]
    gate tach0_freq_ctr.O_data[1] term QZ end
    gate un49_noalloc_rdata[1] term A end
    gate tach0_freq_ctr.O_data_0[1] term A end
  end
  net BC_TACH0_CTR_LO[2]
    gate tach0_freq_ctr.O_data[2] term QZ end
    gate un49_noalloc_rdata[2] term A end
    gate tach0_freq_ctr.O_data_0[2] term A end
  end
  net BC_TACH0_CTR_LO[3]
    gate tach0_freq_ctr.O_data[3] term QZ end
    gate un49_noalloc_rdata[3] term A end
    gate tach0_freq_ctr.O_data_0[3] term A end
  end
  net BC_TACH0_CTR_LO[4]
    gate tach0_freq_ctr.O_data[4] term QZ end
    gate un49_noalloc_rdata[4] term A end
    gate tach0_freq_ctr.O_data_0[4] term A end
  end
  net BC_TACH0_CTR_LO[5]
    gate tach0_freq_ctr.O_data[5] term QZ end
    gate un49_noalloc_rdata[5] term A end
    gate tach0_freq_ctr.O_data_0[5] term A end
  end
  net BC_TACH0_CTR_LO[6]
    gate tach0_freq_ctr.O_data[6] term QZ end
    gate un49_noalloc_rdata_0_and2[6] term A end
    gate tach0_freq_ctr.O_data_0[6] term A end
  end
  net BC_TACH0_CTR_LO[7]
    gate tach0_freq_ctr.O_data[7] term QZ end
    gate G_82 term A end
    gate tach0_freq_ctr.O_data_0[7] term A end
  end
  net BC_TACH0_CTR_HI[0]
    gate tach0_freq_ctr.O_data[8] term QZ end
    gate tach0_freq_ctr.O_data_0[8] term A end
    gate un45_noalloc_rdata[0] term A end
  end
  net BC_TACH0_CTR_HI[1]
    gate tach0_freq_ctr.O_data[9] term QZ end
    gate tach0_freq_ctr.O_data_0[9] term A end
    gate un45_noalloc_rdata[1] term A end
  end
  net BC_TACH0_CTR_HI[2]
    gate tach0_freq_ctr.O_data[10] term QZ end
    gate tach0_freq_ctr.O_data_0[10] term A end
    gate un45_noalloc_rdata[2] term A end
  end
  net BC_TACH0_CTR_HI[3]
    gate tach0_freq_ctr.O_data[11] term QZ end
    gate tach0_freq_ctr.O_data_0[11] term A end
    gate un45_noalloc_rdata[3] term A end
  end
  net BC_TACH0_CTR_HI[4]
    gate tach0_freq_ctr.O_data[12] term QZ end
    gate tach0_freq_ctr.O_data_0[12] term A end
    gate un45_noalloc_rdata[4] term A end
  end
  net BC_TACH0_CTR_HI[5]
    gate tach0_freq_ctr.O_data[13] term QZ end
    gate tach0_freq_ctr.O_data_0[13] term A end
    gate un45_noalloc_rdata[5] term A end
  end
  net BC_TACH0_CTR_HI[6]
    gate tach0_freq_ctr.O_data[14] term QZ end
    gate tach0_freq_ctr.O_data_0[14] term A end
    gate un45_noalloc_rdata_0_and2[6] term A end
  end
  net BC_TACH0_CTR_HI[7]
    gate tach0_freq_ctr.O_data[15] term QZ end
    gate tach0_freq_ctr.O_data_0[15] term A end
    gate G_79 term A end
  end
  net BC_TACH1_CTR_LO[0]
    gate tach1_freq_ctr.O_data[0] term QZ end
    gate un57_noalloc_rdata[0] term A end
    gate tach1_freq_ctr.O_data_0[0] term A end
  end
  net BC_TACH1_CTR_LO[1]
    gate tach1_freq_ctr.O_data[1] term QZ end
    gate un57_noalloc_rdata[1] term A end
    gate tach1_freq_ctr.O_data_0[1] term A end
  end
  net BC_TACH1_CTR_LO[2]
    gate tach1_freq_ctr.O_data[2] term QZ end
    gate un57_noalloc_rdata[2] term A end
    gate tach1_freq_ctr.O_data_0[2] term A end
  end
  net BC_TACH1_CTR_LO[3]
    gate tach1_freq_ctr.O_data[3] term QZ end
    gate un57_noalloc_rdata[3] term A end
    gate tach1_freq_ctr.O_data_0[3] term A end
  end
  net BC_TACH1_CTR_LO[4]
    gate tach1_freq_ctr.O_data[4] term QZ end
    gate un57_noalloc_rdata[4] term A end
    gate tach1_freq_ctr.O_data_0[4] term A end
  end
  net BC_TACH1_CTR_LO[5]
    gate tach1_freq_ctr.O_data[5] term QZ end
    gate un57_noalloc_rdata[5] term B end
    gate tach1_freq_ctr.O_data_0[5] term A end
  end
  net BC_TACH1_CTR_LO[6]
    gate tach1_freq_ctr.O_data[6] term QZ end
    gate un57_noalloc_rdata_0_and2[6] term B end
    gate tach1_freq_ctr.O_data_0[6] term A end
  end
  net BC_TACH1_CTR_LO[7]
    gate tach1_freq_ctr.O_data[7] term QZ end
    gate G_83 term A end
    gate tach1_freq_ctr.O_data_0[7] term A end
  end
  net BC_TACH1_CTR_HI[0]
    gate tach1_freq_ctr.O_data[8] term QZ end
    gate tach1_freq_ctr.O_data_0[8] term A end
    gate un53_noalloc_rdata[0] term A end
  end
  net BC_TACH1_CTR_HI[1]
    gate tach1_freq_ctr.O_data[9] term QZ end
    gate tach1_freq_ctr.O_data_0[9] term A end
    gate un53_noalloc_rdata[1] term A end
  end
  net BC_TACH1_CTR_HI[2]
    gate tach1_freq_ctr.O_data[10] term QZ end
    gate tach1_freq_ctr.O_data_0[10] term A end
    gate un53_noalloc_rdata[2] term A end
  end
  net BC_TACH1_CTR_HI[3]
    gate tach1_freq_ctr.O_data[11] term QZ end
    gate tach1_freq_ctr.O_data_0[11] term A end
    gate un53_noalloc_rdata[3] term A end
  end
  net BC_TACH1_CTR_HI[4]
    gate tach1_freq_ctr.O_data[12] term QZ end
    gate tach1_freq_ctr.O_data_0[12] term A end
    gate un53_noalloc_rdata[4] term A end
  end
  net BC_TACH1_CTR_HI[5]
    gate tach1_freq_ctr.O_data[13] term QZ end
    gate tach1_freq_ctr.O_data_0[13] term A end
    gate un53_noalloc_rdata[5] term A end
  end
  net BC_TACH1_CTR_HI[6]
    gate tach1_freq_ctr.O_data[14] term QZ end
    gate tach1_freq_ctr.O_data_0[14] term A end
    gate un53_noalloc_rdata_0_and2[6] term A end
  end
  net BC_TACH1_CTR_HI[7]
    gate tach1_freq_ctr.O_data[15] term QZ end
    gate tach1_freq_ctr.O_data_0[15] term A end
    gate G_81 term A end
  end
  net r15khz_clk
    gate r15khz_clk term QZ end
    gate I_649 term A end
    gate N_211_i term A end
    gate N_212_i term A end
  end
  net B_CNTRL_BC_48VDC_DC90
    gate B_CNTRL_BC_48VDC_DC90 term QZ end
    gate B_CNTRL_BC_48VDC_DC90 term FB end
    gate I_647 term A end
    gate un247_noalloc_rdata[0] term B end
  end
  net B_CNTRL_BC_48VDC
    gate B_CNTRL_BC_48VDC term QZ end
    gate B_CNTRL_BC_48VDC term FB end
    gate I_646 term A end
    gate un253_noalloc_rdata[0] term B end
  end
  net SMC_CNTRL_JAG_SWITCHED_AC
    gate SMC_CNTRL_JAG_SWITCHED_AC term QZ end
    gate SMC_CNTRL_JAG_SWITCHED_AC term FB end
    gate I_645 term A end
    gate un235_noalloc_rdata[0] term B end
  end
  net SMC_CNTRL_JAG_48VDC_ON
    gate SMC_CNTRL_JAG_48VDC_ON term QZ end
    gate SMC_CNTRL_JAG_48VDC_ON term FB end
    gate I_644 term A end
    gate un229_noalloc_rdata_i[0] term B end
  end
  net B_SMC_CNTRL_BC_SWITCHED_AC
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QZ end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term FB end
    gate I_643 term A end
    gate un241_noalloc_rdata[0] term B end
  end
  net VCC
    gate I1_ctr.un6_ctr_reg_1.SUM0 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term E1 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term E1 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term E1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term E1 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term E1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 term E1 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 term E2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 term E3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 term E1 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 term E2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 term E3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 term E2 end
    gate un3_freq_div_ctr_1.SUM0 term E2 end
    gate un3_freq_div_ctr_1.SUM0 term E1 end
    gate un3_freq_div_ctr_1.SUM0 term E3 end
    gate un3_freq_div_ctr_1.SUM1 term E2 end
    gate un3_freq_div_ctr_1.SUM1 term E3 end
    gate un3_freq_div_ctr_1.SUM2 term E2 end
    gate un3_freq_div_ctr_1.SUM2 term E3 end
    gate un3_freq_div_ctr_1.SUM3 term E3 end
    gate un3_freq_div_ctr_1.SUM3 term E2 end
    gate un3_freq_div_ctr_1.SUM4 term E2 end
    gate un3_freq_div_ctr_1.SUM4 term E3 end
    gate un3_freq_div_ctr_1.SUM5 term E3 end
    gate un3_freq_div_ctr_1.SUM5 term E2 end
    gate un3_freq_div_ctr_1.SUM6 term E3 end
    gate un3_freq_div_ctr_1.SUM6 term E2 end
    gate un3_freq_div_ctr_1.SUM7 term E3 end
    gate un3_freq_div_ctr_1.SUM7 term E2 end
    gate un3_freq_div_ctr_1.SUM8 term E3 end
    gate un3_freq_div_ctr_1.SUM8 term E2 end
  end
  net un79_noalloc_rdata[0]
    gate un79_noalloc_rdata[0] term Q end
    gate noalloc_rdata_i_and2_0_611 term D end
  end
  net un92_noalloc_rdata[2]
    gate un92_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_595 term A end
  end
  net un99_noalloc_rdata[3]
    gate un99_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_576 term A end
  end
  net un106_noalloc_rdata[4]
    gate un106_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_557 term A end
  end
  net un113_noalloc_rdata[5]
    gate un113_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_545 term B end
  end
  net un132_noalloc_rdata[0]
    gate un132_noalloc_rdata[0] term Q end
    gate noalloc_rdata_i_and2_0_611 term E end
  end
  net un235_noalloc_rdata[0]
    gate un235_noalloc_rdata[0] term Q end
    gate noalloc_rdata_24[0] term D end
  end
  net un241_noalloc_rdata_i[0]
    gate un241_noalloc_rdata[0] term Q end
    gate noalloc_rdata_24[0] term A end
  end
  net un247_noalloc_rdata[0]
    gate un247_noalloc_rdata[0] term Q end
    gate noalloc_rdata_24[0] term B end
  end
  net un253_noalloc_rdata[0]
    gate un253_noalloc_rdata[0] term Q end
    gate noalloc_rdata_24[0] term C end
  end
  net un1_noalloc_rdata_i[0]
    gate un1_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_486 term A end
  end
  net un1_noalloc_rdata_i[1]
    gate un1_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_500 term A end
  end
  net un1_noalloc_rdata[2]
    gate un1_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_595 term C end
  end
  net un1_noalloc_rdata[3]
    gate un1_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_576 term C end
  end
  net un1_noalloc_rdata[4]
    gate un1_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_557 term C end
  end
  net un1_noalloc_rdata[5]
    gate un1_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_544 term B end
  end
  net un5_noalloc_rdata[0]
    gate un5_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_485 term B end
  end
  net un5_noalloc_rdata[1]
    gate un5_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_499 term B end
  end
  net un5_noalloc_rdata[2]
    gate un5_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_595 term B end
  end
  net un5_noalloc_rdata[3]
    gate un5_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_576 term B end
  end
  net un5_noalloc_rdata[4]
    gate un5_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_557 term B end
  end
  net un5_noalloc_rdata[5]
    gate un5_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_545 term D end
  end
  net un9_noalloc_rdata[0]
    gate un9_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_482 term B end
  end
  net un9_noalloc_rdata[1]
    gate un9_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_496 term B end
  end
  net un9_noalloc_rdata[2]
    gate un9_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_591 term B end
  end
  net un9_noalloc_rdata[3]
    gate un9_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_572 term B end
  end
  net un9_noalloc_rdata[4]
    gate un9_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_552 term B end
  end
  net un9_noalloc_rdata[5]
    gate un9_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_537 term A end
  end
  net un13_noalloc_rdata[0]
    gate un13_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_482 term A end
  end
  net un13_noalloc_rdata[1]
    gate un13_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_496 term A end
  end
  net un13_noalloc_rdata[2]
    gate un13_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_590 term A end
  end
  net un13_noalloc_rdata[3]
    gate un13_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_571 term A end
  end
  net un13_noalloc_rdata[4]
    gate un13_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_552 term A end
  end
  net un13_noalloc_rdata[5]
    gate un13_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_537 term C end
  end
  net un17_noalloc_rdata[0]
    gate un17_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_i[0] term F end
  end
  net un17_noalloc_rdata[1]
    gate un17_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18[1] term C end
  end
  net un17_noalloc_rdata_i[2]
    gate un17_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_590 term D end
  end
  net un17_noalloc_rdata_i[3]
    gate un17_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_571 term D end
  end
  net un17_noalloc_rdata[4]
    gate un17_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_553 term C end
  end
  net un17_noalloc_rdata[5]
    gate un17_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_537 term B end
  end
  net un21_noalloc_rdata[0]
    gate un21_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_i[0] term E end
  end
  net un21_noalloc_rdata[1]
    gate un21_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18[1] term B end
  end
  net un21_noalloc_rdata[2]
    gate un21_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_590 term C end
  end
  net un21_noalloc_rdata[3]
    gate un21_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_571 term C end
  end
  net un21_noalloc_rdata[4]
    gate un21_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_553 term B end
  end
  net un21_noalloc_rdata[5]
    gate un21_noalloc_rdata[5] term Q end
    gate noalloc_rdata[5] term C end
  end
  net un25_noalloc_rdata[0]
    gate un25_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_486 term D end
  end
  net un25_noalloc_rdata[1]
    gate un25_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_500 term D end
  end
  net un25_noalloc_rdata[2]
    gate un25_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_584 term C end
  end
  net un25_noalloc_rdata[3]
    gate un25_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_567 term C end
  end
  net un25_noalloc_rdata[4]
    gate un25_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_548 term A end
  end
  net un25_noalloc_rdata[5]
    gate un25_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_534 term A end
  end
  net un29_noalloc_rdata[0]
    gate un29_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_486 term F end
  end
  net un29_noalloc_rdata[1]
    gate un29_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_500 term F end
  end
  net un29_noalloc_rdata[2]
    gate un29_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_584 term B end
  end
  net un29_noalloc_rdata[3]
    gate un29_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_567 term B end
  end
  net un29_noalloc_rdata[4]
    gate un29_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_548 term C end
  end
  net un29_noalloc_rdata[5]
    gate un29_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_534 term C end
  end
  net un33_noalloc_rdata[0]
    gate un33_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_485 term A end
  end
  net un33_noalloc_rdata[1]
    gate un33_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_499 term A end
  end
  net un33_noalloc_rdata[2]
    gate un33_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_596 term C end
  end
  net un33_noalloc_rdata[3]
    gate un33_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_577 term C end
  end
  net un33_noalloc_rdata[4]
    gate un33_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_558 term C end
  end
  net un33_noalloc_rdata[5]
    gate un33_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_545 term C end
  end
  net un37_noalloc_rdata[0]
    gate un37_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_491 term B end
  end
  net un37_noalloc_rdata[1]
    gate un37_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_505 term B end
  end
  net un37_noalloc_rdata[2]
    gate un37_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0[2] term A end
  end
  net un37_noalloc_rdata[3]
    gate un37_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0[3] term A end
  end
  net un37_noalloc_rdata[4]
    gate un37_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0[4] term A end
  end
  net un37_noalloc_rdata[5]
    gate un37_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_544 term A end
  end
  net un41_noalloc_rdata[0]
    gate un41_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_i[0] term D end
  end
  net un41_noalloc_rdata[1]
    gate un41_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18[1] term A end
  end
  net un41_noalloc_rdata[2]
    gate un41_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_596 term B end
  end
  net un41_noalloc_rdata[3]
    gate un41_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_577 term B end
  end
  net un41_noalloc_rdata[4]
    gate un41_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_558 term B end
  end
  net un41_noalloc_rdata[5]
    gate un41_noalloc_rdata[5] term Q end
    gate noalloc_rdata[5] term A end
  end
  net un45_noalloc_rdata_i[0]
    gate un45_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_491 term A end
  end
  net un45_noalloc_rdata_i[1]
    gate un45_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_505 term A end
  end
  net un45_noalloc_rdata[2]
    gate un45_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_597 term B end
  end
  net un45_noalloc_rdata[3]
    gate un45_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_578 term B end
  end
  net un45_noalloc_rdata[4]
    gate un45_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_559 term B end
  end
  net un45_noalloc_rdata[5]
    gate un45_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_543 term B end
  end
  net un49_noalloc_rdata[0]
    gate un49_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_491 term D end
  end
  net un49_noalloc_rdata[1]
    gate un49_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_505 term D end
  end
  net un49_noalloc_rdata[2]
    gate un49_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_597 term A end
  end
  net un49_noalloc_rdata[3]
    gate un49_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_578 term A end
  end
  net un49_noalloc_rdata[4]
    gate un49_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_559 term A end
  end
  net un49_noalloc_rdata[5]
    gate un49_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_543 term A end
  end
  net un53_noalloc_rdata[0]
    gate un53_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_486 term E end
  end
  net un53_noalloc_rdata[1]
    gate un53_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_500 term E end
  end
  net un53_noalloc_rdata[2]
    gate un53_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_586 term C end
  end
  net un53_noalloc_rdata[3]
    gate un53_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_564 term B end
  end
  net un53_noalloc_rdata[4]
    gate un53_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_548 term B end
  end
  net un53_noalloc_rdata[5]
    gate un53_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_534 term B end
  end
  net un57_noalloc_rdata[0]
    gate un57_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_491 term C end
  end
  net un57_noalloc_rdata[1]
    gate un57_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_505 term C end
  end
  net un57_noalloc_rdata[2]
    gate un57_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_596 term A end
  end
  net un57_noalloc_rdata[3]
    gate un57_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_577 term A end
  end
  net un57_noalloc_rdata[4]
    gate un57_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_558 term A end
  end
  net un57_noalloc_rdata_i[5]
    gate un57_noalloc_rdata[5] term Q end
    gate noalloc_rdata[5] term F end
  end
  net un61_noalloc_rdata_i[0]
    gate un61_noalloc_rdata[0] term Q end
    gate noalloc_rdata_29_0_486 term C end
  end
  net un61_noalloc_rdata_i[1]
    gate un61_noalloc_rdata[1] term Q end
    gate noalloc_rdata_18_1_500 term C end
  end
  net freq_div_ctr[0]
    gate freq_div_ctr[0] term QZ end
    gate G_146 term D end
    gate un3_freq_div_ctr_1.CO1 term A end
    gate un3_freq_div_ctr_1.CO6 term CI end
    gate un3_freq_div_ctr_1.SUM0 term A end
    gate un3_freq_div_ctr_1.SUM1 term E1 end
  end
  net freq_div_ctr[3]
    gate freq_div_ctr[3] term QZ end
    gate G_146 term A end
    gate un3_freq_div_ctr_1.CO6 term A2 end
    gate un3_freq_div_ctr_1.SUM3 term A end
  end
  net freq_div_ctr[4]
    gate freq_div_ctr[4] term QZ end
    gate G_150 term B end
    gate un3_freq_div_ctr_1.CO4 term B end
    gate un3_freq_div_ctr_1.CO6 term A3 end
    gate un3_freq_div_ctr_1.SUM4 term A end
  end
  net freq_div_ctr[5]
    gate freq_div_ctr[5] term QZ end
    gate G_150 term D end
    gate un3_freq_div_ctr_1.CO5 term B end
    gate un3_freq_div_ctr_1.CO6 term A4 end
    gate un3_freq_div_ctr_1.SUM5 term A end
  end
  net freq_div_ctr[6]
    gate freq_div_ctr[6] term QZ end
    gate G_150 term C end
    gate un3_freq_div_ctr_1.CO6 term A5 end
    gate un3_freq_div_ctr_1.SUM6 term A end
  end
  net freq_div_ctr[7]
    gate freq_div_ctr[7] term QZ end
    gate G_147 term A end
    gate un3_freq_div_ctr_1.CO7 term B end
    gate un3_freq_div_ctr_1.SUM7 term A end
  end
  net N_1
    gate r15khz_clk_0 term Q end
    gate r15khz_clk term QD end
  end
  net tach1_sr.clkedge
    gate tach1_sr.clkedge term QZ end
    gate I_642 term A end
    gate tach1_sr.edgesrout term A end
  end
  net tach1_sr.detedge
    gate tach1_sr.detedge term QZ end
    gate tach1_sr.clkedge term QD end
    gate tach1_sr.edgesrout term B end
  end
  net tach0_sr.clkedge
    gate tach0_sr.clkedge term QZ end
    gate I_641 term A end
    gate tach0_sr.edgesrout term A end
  end
  net tach0_sr.detedge
    gate tach0_sr.detedge term QZ end
    gate tach0_sr.clkedge term QD end
    gate tach0_sr.edgesrout term B end
  end
  net gen_freq_sr.clkedge
    gate gen_freq_sr.clkedge term QZ end
    gate I_640 term A end
    gate gen_freq_sr.edgesrout term A end
  end
  net gen_freq_sr.detedge
    gate gen_freq_sr.detedge term QZ end
    gate gen_freq_sr.clkedge term QD end
    gate gen_freq_sr.edgesrout term B end
  end
  net main_sr.clkedge
    gate main_sr.clkedge term QZ end
    gate I_639 term A end
    gate main_sr.edgesrout term A end
  end
  net main_sr.detedge
    gate main_sr.detedge term QZ end
    gate main_sr.clkedge term QD end
    gate main_sr.edgesrout term B end
  end
  net i2_sr.clkedge
    gate i2_sr.clkedge term QZ end
    gate I_638 term A end
    gate i2_sr.edgesrout term A end
  end
  net i2_sr.detedge
    gate i2_sr.detedge term QZ end
    gate i2_sr.clkedge term QD end
    gate i2_sr.edgesrout term B end
  end
  net i1_sr.clkedge
    gate i1_sr.clkedge term QZ end
    gate I_637 term A end
    gate i1_sr.edgesrout term A end
  end
  net i1_sr.detedge
    gate i1_sr.detedge term QZ end
    gate i1_sr.clkedge term QD end
    gate i1_sr.edgesrout term B end
  end
  net v0_sr.clkedge
    gate v0_sr.clkedge term QZ end
    gate I_636 term A end
    gate v0_sr.edgesrout term A end
  end
  net v0_sr.detedge
    gate v0_sr.detedge term QZ end
    gate v0_sr.clkedge term QD end
    gate v0_sr.edgesrout term B end
  end
  net N_4
    gate mon_freq_ctr_in_0 term Q end
    gate mon_freq_ctr_in_5 term B end
  end
  net N_9_i
    gate mon_freq_ctr_in_3 term Q end
    gate mon_freq_ctr_in_7 term A end
  end
  net N_12
    gate mon_freq_ctr_in_4 term Q end
    gate mon_freq_ctr_in_5 term A end
  end
  net N_13_i
    gate mon_freq_ctr_in_5 term Q end
    gate mon_freq_ctr_in_8 term B end
  end
  net N_14
    gate mon_freq_ctr_in_6 term Q end
    gate mon_freq_ctr_in_u term B end
  end
  net N_17
    gate mon_freq_ctr_in_7 term Q end
    gate mon_freq_ctr_in_8 term A end
  end
  net N_20
    gate mon_freq_ctr_in_8 term Q end
    gate mon_freq_ctr_in_u term A end
  end
  net N_21
    gate G_12_0_and2 term Q end
    gate mon_freq_ctr_in_u term S end
  end
  net mon_freq_ctr_in_i
    gate mon_freq_ctr_in_u term Q end
    gate gen_freq_ctr_in_0_and2_0 term B end
  end
  net N_34
    gate un3_freq_div_ctr_1.SUM0 term S end
    gate freq_div_ctr[0] term QD end
  end
  net N_35
    gate un3_freq_div_ctr_1.SUM1 term S end
    gate freq_div_ctr_6_0_and2[1] term A end
  end
  net N_36
    gate un3_freq_div_ctr_1.SUM2 term S end
    gate freq_div_ctr[2] term QD end
  end
  net N_37
    gate un3_freq_div_ctr_1.SUM3 term S end
    gate freq_div_ctr[3] term QD end
  end
  net N_38
    gate un3_freq_div_ctr_1.SUM4 term S end
    gate freq_div_ctr_6_0_and2[4] term A end
  end
  net N_39
    gate un3_freq_div_ctr_1.SUM5 term S end
    gate freq_div_ctr_6_0_and2[5] term A end
  end
  net N_40
    gate un3_freq_div_ctr_1.SUM6 term S end
    gate freq_div_ctr_6_0_and2[6] term A end
  end
  net N_41
    gate un3_freq_div_ctr_1.SUM7 term S end
    gate freq_div_ctr[7] term QD end
  end
  net N_42
    gate un3_freq_div_ctr_1.SUM8 term S end
    gate freq_div_ctr_6_0_and2[8] term A end
  end
  net noalloc_rdata_24_i_0[0]
    gate noalloc_rdata_24[0] term Q end
    gate noalloc_rdata_i_and2_0_611 term C end
  end
  net noalloc_rdata_18[1]
    gate noalloc_rdata_18[1] term Q end
    gate idl_regs.r_data_0_0[1] term A end
  end
  net N_68
    gate G_50 term Q end
    gate gen_freq_ctr_in_0_and2 term D end
  end
  net N_69
    gate G_51 term Q end
    gate mon_freq_ctr_in_8 term S end
  end
  net N_70_i
    gate gen_freq_ctr_in_0_and2 term Q end
    gate gen_freq_ctr_in_0 term B end
  end
  net N_71
    gate gen_freq_ctr_in_0_and2_0 term Q end
    gate gen_freq_ctr_in_0 term A end
  end
  net un1_io_freq_ctr_in_2
    gate un1_io_freq_ctr_in_2_0_and2 term Q end
    gate mon_freq_ctr_in_7 term S end
  end
  net wstb
    gate wstb_0_and2 term Q end
    gate idl_regs.G_529 term A end
    gate idl_regs.G_563 term B end
  end
  net valid_read
    gate valid_read_0_and2 term Q end
    gate BI_port0_p[0] term E end
    gate BI_port0_p[1] term E end
    gate BI_port0_p[2] term E end
    gate BI_port0_p[3] term E end
    gate BI_port0_p[4] term E end
    gate BI_port0_p[5] term E end
    gate BI_port0_p[6] term E end
    gate BI_port0_p[7] term E end
  end
  net N_108_i
    gate G_91 term Q end
    gate noalloc_rdata_i_and2_7_563 term A end
  end
  net N_110
    gate N_110_i term Q end
    gate BI_port0_p[7] term D end
  end
  net N_111
    gate un1_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_530 term B end
  end
  net N_112
    gate un5_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_531 term D end
  end
  net N_113
    gate un9_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_530 term F end
  end
  net N_114
    gate un13_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_530 term E end
  end
  net N_115
    gate un17_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata[6] term C end
  end
  net N_116
    gate un21_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata[6] term B end
  end
  net N_117
    gate un25_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_519 term A end
  end
  net N_118
    gate un29_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_519 term C end
  end
  net N_119
    gate un33_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_531 term C end
  end
  net N_120
    gate un37_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_530 term A end
  end
  net N_121
    gate un41_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata[6] term A end
  end
  net N_122
    gate un45_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_529 term B end
  end
  net N_123
    gate un49_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_529 term A end
  end
  net N_124
    gate un53_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata_6_519 term B end
  end
  net N_125_i
    gate un57_noalloc_rdata_0_and2[6] term Q end
    gate noalloc_rdata[6] term F end
  end
  net N_126
    gate G_70 term Q end
    gate G_87_516 term D end
  end
  net N_127
    gate G_71 term Q end
    gate G_87_516 term C end
  end
  net N_128
    gate G_72 term Q end
    gate G_87_516 term A end
  end
  net N_129
    gate G_73 term Q end
    gate G_87_516 term B end
  end
  net N_130
    gate G_74 term Q end
    gate N_110_i term C end
  end
  net N_131
    gate G_75 term Q end
    gate G_87_516 term F end
  end
  net N_132
    gate G_76 term Q end
    gate G_87_516 term E end
  end
  net N_133
    gate G_77 term Q end
    gate G_87_508 term A end
  end
  net N_134_i
    gate G_78 term Q end
    gate G_87_508 term D end
  end
  net N_135
    gate G_79 term Q end
    gate G_87_515 term B end
  end
  net N_136
    gate G_80 term Q end
    gate G_87_508 term C end
  end
  net N_137
    gate G_81 term Q end
    gate G_87_508 term B end
  end
  net N_138
    gate G_82 term Q end
    gate G_87_515 term A end
  end
  net N_139
    gate G_83 term Q end
    gate N_110_i term A end
  end
  net N_142
    gate un120_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_531 term B end
  end
  net N_209_i
    gate G_139 term Q end
    gate noalloc_rdata_i_and2_0_607 term B end
  end
  net N_210
    gate G_140 term Q end
    gate noalloc_rdata_i_and2_0_606 term C end
  end
  net N_211
    gate N_211_i term Q end
    gate G_50 term A end
    gate N_211_i_p term A end
  end
  net N_212
    gate N_212_i term Q end
    gate G_50 term B end
    gate N_212_i_p term A end
  end
  net N_235
    gate G_150 term Q end
    gate G_147 term B end
  end
  net freq_div_ctr14
    gate G_9_0_or2 term Q end
    gate freq_div_ctr_6_0_and2[8] term B end
    gate freq_div_ctr_6_0_and2[6] term B end
    gate freq_div_ctr_6_0_and2[5] term B end
    gate freq_div_ctr_6_0_and2[4] term B end
    gate freq_div_ctr_6_0_and2[1] term B end
    gate r15khz_clk_0 term A end
  end
  net freq_div_ctr_6[1]
    gate freq_div_ctr_6_0_and2[1] term Q end
    gate freq_div_ctr[1] term QD end
  end
  net freq_div_ctr_6[4]
    gate freq_div_ctr_6_0_and2[4] term Q end
    gate freq_div_ctr[4] term QD end
  end
  net freq_div_ctr_6[5]
    gate freq_div_ctr_6_0_and2[5] term Q end
    gate freq_div_ctr[5] term QD end
  end
  net freq_div_ctr_6[6]
    gate freq_div_ctr_6_0_and2[6] term Q end
    gate freq_div_ctr[6] term QD end
  end
  net freq_div_ctr_6[8]
    gate freq_div_ctr_6_0_and2[8] term Q end
    gate freq_div_ctr[8] term QD end
  end
  net N_242
    gate G_146 term Q end
    gate G_150 term A end
  end
  net N_243_i
    gate G_147 term Q end
    gate G_9_0_or2 term A end
  end
  net N_252
    gate N_252_i term Q end
    gate v0_sr.detedge term QR end
    gate tach1_sr.clkedge term QR end
    gate tach1_sr.detedge term QR end
    gate tach0_sr.clkedge term QR end
    gate tach0_sr.detedge term QR end
    gate gen_freq_sr.clkedge term QR end
    gate gen_freq_sr.detedge term QR end
    gate main_sr.clkedge term QR end
    gate main_sr.detedge term QR end
    gate i2_sr.clkedge term QR end
    gate i2_sr.detedge term QR end
    gate i1_sr.clkedge term QR end
    gate i1_sr.detedge term QR end
    gate v0_sr.clkedge term QR end
  end
  net N_253
    gate N_253_i term Q end
    gate V48_ON term QR end
    gate SMC_CNTRL_JAG_48VDC_ON term QR end
    gate B_CNTRL_BC_48VDC term QR end
  end
  net N_254
    gate N_254_i term Q end
    gate B_CNTRL_BC_48VDC_DC90 term QR end
  end
  net N_255
    gate N_255_i term Q end
    gate SMC_CNTRL_JAG_SWITCHED_AC term QR end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QR end
    gate K1_ON term QR end
  end
  net N_279
    gate un151_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_584 term A end
  end
  net N_280
    gate un158_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_567 term A end
  end
  net N_281
    gate un178_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0_2_586 term B end
  end
  net N_282
    gate un185_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0_3_564 term A end
  end
  net N_285
    gate un171_noalloc_rdata_0_and2[1] term Q end
    gate noalloc_rdata_i_and2_1_614 term D end
  end
  net N_288
    gate un138_noalloc_rdata_0_and2[0] term Q end
    gate noalloc_rdata_i_and2_0_611 term F end
  end
  net N_293
    gate un216_noalloc_rdata_0_and2[0] term Q end
    gate noalloc_rdata_i_and2_0_602 term C end
  end
  net un3_freq_div_ctr_1.CO1
    gate un3_freq_div_ctr_1.CO1 term Q end
    gate un3_freq_div_ctr_1.CO2 term A end
    gate un3_freq_div_ctr_1.SUM2 term E1 end
  end
  net un3_freq_div_ctr_1.CO2
    gate un3_freq_div_ctr_1.CO2 term Q end
    gate un3_freq_div_ctr_1.SUM3 term E1 end
  end
  net un3_freq_div_ctr_1.CO3
    gate un3_freq_div_ctr_1.CO6 term CO3 end
    gate un3_freq_div_ctr_1.CO4 term A end
    gate un3_freq_div_ctr_1.SUM4 term E1 end
  end
  net un3_freq_div_ctr_1.CO4
    gate un3_freq_div_ctr_1.CO4 term Q end
    gate un3_freq_div_ctr_1.CO5 term A end
    gate un3_freq_div_ctr_1.SUM5 term E1 end
  end
  net un3_freq_div_ctr_1.CO5
    gate un3_freq_div_ctr_1.CO5 term Q end
    gate un3_freq_div_ctr_1.SUM6 term E1 end
  end
  net un3_freq_div_ctr_1.CO6
    gate un3_freq_div_ctr_1.CO6 term CO6 end
    gate un3_freq_div_ctr_1.CO7 term A end
    gate un3_freq_div_ctr_1.SUM7 term E1 end
  end
  net un3_freq_div_ctr_1.CO7
    gate un3_freq_div_ctr_1.CO7 term Q end
    gate un3_freq_div_ctr_1.SUM8 term E1 end
  end
  net tach1_freq_ctr.shft_reg[0]
    gate tach1_freq_ctr.shft_reg[0] term QZ end
    gate tach1_freq_ctr.shft_reg[1] term QD end
    gate tach1_freq_ctr.un1_shft_reg_1_i term A end
  end
  net tach1_freq_ctr.ctl_shft_reg[1]
    gate tach1_freq_ctr.ctl_shft_reg[1] term QZ end
    gate tach1_freq_ctr.G_38 term A end
  end
  net tach1_freq_ctr.shft_reg[1]
    gate tach1_freq_ctr.shft_reg[1] term QZ end
    gate tach1_freq_ctr.un1_shft_reg_1_i term B end
  end
  net tach1_freq_ctr.ctl_shft_reg[0]
    gate tach1_freq_ctr.ctl_shft_reg[0] term QZ end
    gate tach1_freq_ctr.ctl_shft_reg[1] term QD end
    gate tach1_freq_ctr.G_38 term B end
  end
  net tach1_freq_ctr.un1_shft_reg_1
    gate tach1_freq_ctr.un1_shft_reg_1_i term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 term NE4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 term NE4 end
  end
  net tach1_freq_ctr.ctr_reg[0]
    gate tach1_freq_ctr.ctr_reg[0] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[0] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_391 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO1 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term CI end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 term E1 end
  end
  net tach1_freq_ctr.ctr_reg[1]
    gate tach1_freq_ctr.ctr_reg[1] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[1] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_391 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO1 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term A0 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 term A end
  end
  net tach1_freq_ctr.ctr_reg[2]
    gate tach1_freq_ctr.ctr_reg[2] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[2] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_392 term C end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO2 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term A1 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 term A end
  end
  net tach1_freq_ctr.ctr_reg[3]
    gate tach1_freq_ctr.ctr_reg[3] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[3] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_392 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term A2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 term A end
  end
  net tach1_freq_ctr.ctr_reg[4]
    gate tach1_freq_ctr.ctr_reg[4] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[4] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_389 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO4 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term A3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 term A end
  end
  net tach1_freq_ctr.ctr_reg[5]
    gate tach1_freq_ctr.ctr_reg[5] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[5] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_389 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO5 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term A4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 term A end
  end
  net tach1_freq_ctr.ctr_reg[6]
    gate tach1_freq_ctr.ctr_reg[6] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[6] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_393 term C end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term A5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 term A end
  end
  net tach1_freq_ctr.ctr_reg[7]
    gate tach1_freq_ctr.ctr_reg[7] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[7] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_393 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO7 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term A0 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 term A end
  end
  net tach1_freq_ctr.ctr_reg[8]
    gate tach1_freq_ctr.ctr_reg[8] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[8] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_387 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO8 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term A1 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 term A end
  end
  net tach1_freq_ctr.ctr_reg[9]
    gate tach1_freq_ctr.ctr_reg[9] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[9] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_387 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term A2 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 term A end
  end
  net tach1_freq_ctr.ctr_reg[10]
    gate tach1_freq_ctr.ctr_reg[10] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[10] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_394 term C end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO10 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term A3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 term A end
  end
  net tach1_freq_ctr.ctr_reg[11]
    gate tach1_freq_ctr.ctr_reg[11] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[11] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_394 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO11 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term A4 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 term A end
  end
  net tach1_freq_ctr.ctr_reg[12]
    gate tach1_freq_ctr.ctr_reg[12] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[12] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_385 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term A5 end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 term A end
  end
  net tach1_freq_ctr.ctr_reg[13]
    gate tach1_freq_ctr.ctr_reg[13] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[13] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_385 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO13 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 term A end
  end
  net tach1_freq_ctr.ctr_reg[14]
    gate tach1_freq_ctr.ctr_reg[14] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[14] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_395 term C end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO14 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 term A end
  end
  net tach1_freq_ctr.ctr_reg[15]
    gate tach1_freq_ctr.ctr_reg[15] term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[15] term A end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_395 term B end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 term A end
  end
  net tach1_freq_ctr.un1_I_clr_regs
    gate tach1_freq_ctr.un1_I_clr_regs_0 term Q end
    gate tach1_freq_ctr.O_data_0[15] term S end
    gate tach1_freq_ctr.O_data_0[14] term S end
    gate tach1_freq_ctr.O_data_0[13] term S end
    gate tach1_freq_ctr.O_data_0[12] term S end
    gate tach1_freq_ctr.O_data_0[11] term S end
    gate tach1_freq_ctr.O_data_0[10] term S end
    gate tach1_freq_ctr.O_data_0[9] term S end
    gate tach1_freq_ctr.O_data_0[8] term S end
    gate tach1_freq_ctr.O_data_0[7] term S end
    gate tach1_freq_ctr.O_data_0[6] term S end
    gate tach1_freq_ctr.O_data_0[5] term S end
    gate tach1_freq_ctr.O_data_0[4] term S end
    gate tach1_freq_ctr.O_data_0[3] term S end
    gate tach1_freq_ctr.O_data_0[2] term S end
    gate tach1_freq_ctr.O_data_0[1] term S end
    gate tach1_freq_ctr.O_data_0[0] term S end
  end
  net tach1_freq_ctr.N_1
    gate tach1_freq_ctr.O_data_0[0] term Q end
    gate tach1_freq_ctr.O_data[0] term QD end
  end
  net tach1_freq_ctr.N_2
    gate tach1_freq_ctr.O_data_0[1] term Q end
    gate tach1_freq_ctr.O_data[1] term QD end
  end
  net tach1_freq_ctr.N_3
    gate tach1_freq_ctr.O_data_0[2] term Q end
    gate tach1_freq_ctr.O_data[2] term QD end
  end
  net tach1_freq_ctr.N_4
    gate tach1_freq_ctr.O_data_0[3] term Q end
    gate tach1_freq_ctr.O_data[3] term QD end
  end
  net tach1_freq_ctr.N_5
    gate tach1_freq_ctr.O_data_0[4] term Q end
    gate tach1_freq_ctr.O_data[4] term QD end
  end
  net tach1_freq_ctr.N_6
    gate tach1_freq_ctr.O_data_0[5] term Q end
    gate tach1_freq_ctr.O_data[5] term QD end
  end
  net tach1_freq_ctr.N_7
    gate tach1_freq_ctr.O_data_0[6] term Q end
    gate tach1_freq_ctr.O_data[6] term QD end
  end
  net tach1_freq_ctr.N_8
    gate tach1_freq_ctr.O_data_0[7] term Q end
    gate tach1_freq_ctr.O_data[7] term QD end
  end
  net tach1_freq_ctr.N_9
    gate tach1_freq_ctr.O_data_0[8] term Q end
    gate tach1_freq_ctr.O_data[8] term QD end
  end
  net tach1_freq_ctr.N_10
    gate tach1_freq_ctr.O_data_0[9] term Q end
    gate tach1_freq_ctr.O_data[9] term QD end
  end
  net tach1_freq_ctr.N_11
    gate tach1_freq_ctr.O_data_0[10] term Q end
    gate tach1_freq_ctr.O_data[10] term QD end
  end
  net tach1_freq_ctr.N_12
    gate tach1_freq_ctr.O_data_0[11] term Q end
    gate tach1_freq_ctr.O_data[11] term QD end
  end
  net tach1_freq_ctr.N_13
    gate tach1_freq_ctr.O_data_0[12] term Q end
    gate tach1_freq_ctr.O_data[12] term QD end
  end
  net tach1_freq_ctr.N_14
    gate tach1_freq_ctr.O_data_0[13] term Q end
    gate tach1_freq_ctr.O_data[13] term QD end
  end
  net tach1_freq_ctr.N_15
    gate tach1_freq_ctr.O_data_0[14] term Q end
    gate tach1_freq_ctr.O_data[14] term QD end
  end
  net tach1_freq_ctr.N_16
    gate tach1_freq_ctr.O_data_0[15] term Q end
    gate tach1_freq_ctr.O_data[15] term QD end
  end
  net tach1_freq_ctr.N_17
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM0 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net tach1_freq_ctr.N_18
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM1 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net tach1_freq_ctr.N_19
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net tach1_freq_ctr.N_20
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net tach1_freq_ctr.N_21
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net tach1_freq_ctr.N_22
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net tach1_freq_ctr.N_23
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net tach1_freq_ctr.N_24
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net tach1_freq_ctr.N_25
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net tach1_freq_ctr.N_26
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net tach1_freq_ctr.N_27
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net tach1_freq_ctr.N_28
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net tach1_freq_ctr.N_29
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net tach1_freq_ctr.N_30
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net tach1_freq_ctr.N_31
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net tach1_freq_ctr.N_32
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 term S end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net tach1_freq_ctr.N_66
    gate tach1_freq_ctr.G_38 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2 term B end
    gate tach1_freq_ctr.G_37 term A end
  end
  net tach1_freq_ctr.holding_reg_6[0]
    gate tach1_freq_ctr.holding_reg_6_0_and2[0] term Q end
    gate tach1_freq_ctr.O_data_0[0] term B end
  end
  net tach1_freq_ctr.holding_reg_6[1]
    gate tach1_freq_ctr.holding_reg_6_0_and2[1] term Q end
    gate tach1_freq_ctr.O_data_0[1] term B end
  end
  net tach1_freq_ctr.holding_reg_6[2]
    gate tach1_freq_ctr.holding_reg_6_0_and2[2] term Q end
    gate tach1_freq_ctr.O_data_0[2] term B end
  end
  net tach1_freq_ctr.holding_reg_6[3]
    gate tach1_freq_ctr.holding_reg_6_0_and2[3] term Q end
    gate tach1_freq_ctr.O_data_0[3] term B end
  end
  net tach1_freq_ctr.holding_reg_6[4]
    gate tach1_freq_ctr.holding_reg_6_0_and2[4] term Q end
    gate tach1_freq_ctr.O_data_0[4] term B end
  end
  net tach1_freq_ctr.holding_reg_6[5]
    gate tach1_freq_ctr.holding_reg_6_0_and2[5] term Q end
    gate tach1_freq_ctr.O_data_0[5] term B end
  end
  net tach1_freq_ctr.holding_reg_6[6]
    gate tach1_freq_ctr.holding_reg_6_0_and2[6] term Q end
    gate tach1_freq_ctr.O_data_0[6] term B end
  end
  net tach1_freq_ctr.holding_reg_6[7]
    gate tach1_freq_ctr.holding_reg_6_0_and2[7] term Q end
    gate tach1_freq_ctr.O_data_0[7] term B end
  end
  net tach1_freq_ctr.holding_reg_6[8]
    gate tach1_freq_ctr.holding_reg_6_0_and2[8] term Q end
    gate tach1_freq_ctr.O_data_0[8] term B end
  end
  net tach1_freq_ctr.holding_reg_6[9]
    gate tach1_freq_ctr.holding_reg_6_0_and2[9] term Q end
    gate tach1_freq_ctr.O_data_0[9] term B end
  end
  net tach1_freq_ctr.holding_reg_6[10]
    gate tach1_freq_ctr.holding_reg_6_0_and2[10] term Q end
    gate tach1_freq_ctr.O_data_0[10] term B end
  end
  net tach1_freq_ctr.holding_reg_6[11]
    gate tach1_freq_ctr.holding_reg_6_0_and2[11] term Q end
    gate tach1_freq_ctr.O_data_0[11] term B end
  end
  net tach1_freq_ctr.holding_reg_6[12]
    gate tach1_freq_ctr.holding_reg_6_0_and2[12] term Q end
    gate tach1_freq_ctr.O_data_0[12] term B end
  end
  net tach1_freq_ctr.holding_reg_6[13]
    gate tach1_freq_ctr.holding_reg_6_0_and2[13] term Q end
    gate tach1_freq_ctr.O_data_0[13] term B end
  end
  net tach1_freq_ctr.holding_reg_6[14]
    gate tach1_freq_ctr.holding_reg_6_0_and2[14] term Q end
    gate tach1_freq_ctr.O_data_0[14] term B end
  end
  net tach1_freq_ctr.holding_reg_6[15]
    gate tach1_freq_ctr.holding_reg_6_0_and2[15] term Q end
    gate tach1_freq_ctr.O_data_0[15] term B end
  end
  net tach1_freq_ctr.N_85
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0 term A end
  end
  net tach1_freq_ctr.N_86
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0 term C end
  end
  net tach1_freq_ctr.ctr_reg_6[0]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[0] term Q end
    gate tach1_freq_ctr.ctr_reg[0] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[1]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[1] term Q end
    gate tach1_freq_ctr.ctr_reg[1] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[2]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[2] term Q end
    gate tach1_freq_ctr.ctr_reg[2] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[3]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[3] term Q end
    gate tach1_freq_ctr.ctr_reg[3] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[4]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[4] term Q end
    gate tach1_freq_ctr.ctr_reg[4] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[5]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[5] term Q end
    gate tach1_freq_ctr.ctr_reg[5] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[6]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[6] term Q end
    gate tach1_freq_ctr.ctr_reg[6] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[7]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[7] term Q end
    gate tach1_freq_ctr.ctr_reg[7] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[8]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[8] term Q end
    gate tach1_freq_ctr.ctr_reg[8] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[9]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[9] term Q end
    gate tach1_freq_ctr.ctr_reg[9] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[10]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[10] term Q end
    gate tach1_freq_ctr.ctr_reg[10] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[11]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[11] term Q end
    gate tach1_freq_ctr.ctr_reg[11] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[12]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[12] term Q end
    gate tach1_freq_ctr.ctr_reg[12] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[13]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[13] term Q end
    gate tach1_freq_ctr.ctr_reg[13] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[14]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[14] term Q end
    gate tach1_freq_ctr.ctr_reg[14] term QD end
  end
  net tach1_freq_ctr.ctr_reg_6[15]
    gate tach1_freq_ctr.ctr_reg_6_0_and2[15] term Q end
    gate tach1_freq_ctr.ctr_reg[15] term QD end
  end
  net tach1_freq_ctr.N_104
    gate tach1_freq_ctr.G_37 term Q end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[15] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[14] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[13] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[12] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[11] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[10] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[9] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[8] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[7] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[6] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[5] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[4] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[3] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[2] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[1] term B end
    gate tach1_freq_ctr.ctr_reg_6_0_and2[0] term B end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO1
    gate tach1_freq_ctr.un1_ctr_reg_1.CO1 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO2 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM2 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO2
    gate tach1_freq_ctr.un1_ctr_reg_1.CO2 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM3 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO3
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term CO3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO4 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM4 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO4
    gate tach1_freq_ctr.un1_ctr_reg_1.CO4 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO5 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM5 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO5
    gate tach1_freq_ctr.un1_ctr_reg_1.CO5 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM6 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO6
    gate tach1_freq_ctr.un1_ctr_reg_1.CO6 term CO6 end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO7 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term CI end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM7 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO7
    gate tach1_freq_ctr.un1_ctr_reg_1.CO7 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO8 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM8 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO8
    gate tach1_freq_ctr.un1_ctr_reg_1.CO8 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM9 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO9
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term CO3 end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO10 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM10 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO10
    gate tach1_freq_ctr.un1_ctr_reg_1.CO10 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO11 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM11 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO11
    gate tach1_freq_ctr.un1_ctr_reg_1.CO11 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM12 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO12
    gate tach1_freq_ctr.un1_ctr_reg_1.CO12 term CO6 end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO13 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM13 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO13
    gate tach1_freq_ctr.un1_ctr_reg_1.CO13 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.CO14 term A end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM14 term E1 end
  end
  net tach1_freq_ctr.un1_ctr_reg_1.CO14
    gate tach1_freq_ctr.un1_ctr_reg_1.CO14 term Q end
    gate tach1_freq_ctr.un1_ctr_reg_1.SUM15 term E1 end
  end
  net tach0_freq_ctr.shft_reg[0]
    gate tach0_freq_ctr.shft_reg[0] term QZ end
    gate tach0_freq_ctr.shft_reg[1] term QD end
    gate tach0_freq_ctr.un1_shft_reg_1_i term A end
  end
  net tach0_freq_ctr.ctl_shft_reg[1]
    gate tach0_freq_ctr.ctl_shft_reg[1] term QZ end
    gate tach0_freq_ctr.G_38 term A end
  end
  net tach0_freq_ctr.shft_reg[1]
    gate tach0_freq_ctr.shft_reg[1] term QZ end
    gate tach0_freq_ctr.un1_shft_reg_1_i term B end
  end
  net tach0_freq_ctr.ctl_shft_reg[0]
    gate tach0_freq_ctr.ctl_shft_reg[0] term QZ end
    gate tach0_freq_ctr.ctl_shft_reg[1] term QD end
    gate tach0_freq_ctr.G_38 term B end
  end
  net tach0_freq_ctr.un1_shft_reg_1
    gate tach0_freq_ctr.un1_shft_reg_1_i term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 term NE4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 term NE4 end
  end
  net tach0_freq_ctr.ctr_reg[0]
    gate tach0_freq_ctr.ctr_reg[0] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[0] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_406 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO1 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term CI end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 term E1 end
  end
  net tach0_freq_ctr.ctr_reg[1]
    gate tach0_freq_ctr.ctr_reg[1] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[1] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_406 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO1 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term A0 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 term A end
  end
  net tach0_freq_ctr.ctr_reg[2]
    gate tach0_freq_ctr.ctr_reg[2] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[2] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_407 term C end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO2 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term A1 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 term A end
  end
  net tach0_freq_ctr.ctr_reg[3]
    gate tach0_freq_ctr.ctr_reg[3] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[3] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_407 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term A2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 term A end
  end
  net tach0_freq_ctr.ctr_reg[4]
    gate tach0_freq_ctr.ctr_reg[4] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[4] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_404 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO4 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term A3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 term A end
  end
  net tach0_freq_ctr.ctr_reg[5]
    gate tach0_freq_ctr.ctr_reg[5] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[5] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_404 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO5 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term A4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 term A end
  end
  net tach0_freq_ctr.ctr_reg[6]
    gate tach0_freq_ctr.ctr_reg[6] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[6] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_408 term C end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term A5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 term A end
  end
  net tach0_freq_ctr.ctr_reg[7]
    gate tach0_freq_ctr.ctr_reg[7] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[7] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_408 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO7 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term A0 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 term A end
  end
  net tach0_freq_ctr.ctr_reg[8]
    gate tach0_freq_ctr.ctr_reg[8] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[8] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_402 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO8 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term A1 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 term A end
  end
  net tach0_freq_ctr.ctr_reg[9]
    gate tach0_freq_ctr.ctr_reg[9] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[9] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_402 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term A2 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 term A end
  end
  net tach0_freq_ctr.ctr_reg[10]
    gate tach0_freq_ctr.ctr_reg[10] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[10] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_409 term C end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO10 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term A3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 term A end
  end
  net tach0_freq_ctr.ctr_reg[11]
    gate tach0_freq_ctr.ctr_reg[11] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[11] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_409 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO11 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term A4 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 term A end
  end
  net tach0_freq_ctr.ctr_reg[12]
    gate tach0_freq_ctr.ctr_reg[12] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[12] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_400 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term A5 end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 term A end
  end
  net tach0_freq_ctr.ctr_reg[13]
    gate tach0_freq_ctr.ctr_reg[13] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[13] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_400 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO13 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 term A end
  end
  net tach0_freq_ctr.ctr_reg[14]
    gate tach0_freq_ctr.ctr_reg[14] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[14] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_410 term C end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO14 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 term A end
  end
  net tach0_freq_ctr.ctr_reg[15]
    gate tach0_freq_ctr.ctr_reg[15] term QZ end
    gate tach0_freq_ctr.holding_reg_6_0_and2[15] term A end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_410 term B end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 term A end
  end
  net tach0_freq_ctr.un1_I_clr_regs
    gate tach0_freq_ctr.un1_I_clr_regs_0 term Q end
    gate tach0_freq_ctr.O_data_0[15] term S end
    gate tach0_freq_ctr.O_data_0[14] term S end
    gate tach0_freq_ctr.O_data_0[13] term S end
    gate tach0_freq_ctr.O_data_0[12] term S end
    gate tach0_freq_ctr.O_data_0[11] term S end
    gate tach0_freq_ctr.O_data_0[10] term S end
    gate tach0_freq_ctr.O_data_0[9] term S end
    gate tach0_freq_ctr.O_data_0[8] term S end
    gate tach0_freq_ctr.O_data_0[7] term S end
    gate tach0_freq_ctr.O_data_0[6] term S end
    gate tach0_freq_ctr.O_data_0[5] term S end
    gate tach0_freq_ctr.O_data_0[4] term S end
    gate tach0_freq_ctr.O_data_0[3] term S end
    gate tach0_freq_ctr.O_data_0[2] term S end
    gate tach0_freq_ctr.O_data_0[1] term S end
    gate tach0_freq_ctr.O_data_0[0] term S end
  end
  net tach0_freq_ctr.N_1
    gate tach0_freq_ctr.O_data_0[0] term Q end
    gate tach0_freq_ctr.O_data[0] term QD end
  end
  net tach0_freq_ctr.N_2
    gate tach0_freq_ctr.O_data_0[1] term Q end
    gate tach0_freq_ctr.O_data[1] term QD end
  end
  net tach0_freq_ctr.N_3
    gate tach0_freq_ctr.O_data_0[2] term Q end
    gate tach0_freq_ctr.O_data[2] term QD end
  end
  net tach0_freq_ctr.N_4
    gate tach0_freq_ctr.O_data_0[3] term Q end
    gate tach0_freq_ctr.O_data[3] term QD end
  end
  net tach0_freq_ctr.N_5
    gate tach0_freq_ctr.O_data_0[4] term Q end
    gate tach0_freq_ctr.O_data[4] term QD end
  end
  net tach0_freq_ctr.N_6
    gate tach0_freq_ctr.O_data_0[5] term Q end
    gate tach0_freq_ctr.O_data[5] term QD end
  end
  net tach0_freq_ctr.N_7
    gate tach0_freq_ctr.O_data_0[6] term Q end
    gate tach0_freq_ctr.O_data[6] term QD end
  end
  net tach0_freq_ctr.N_8
    gate tach0_freq_ctr.O_data_0[7] term Q end
    gate tach0_freq_ctr.O_data[7] term QD end
  end
  net tach0_freq_ctr.N_9
    gate tach0_freq_ctr.O_data_0[8] term Q end
    gate tach0_freq_ctr.O_data[8] term QD end
  end
  net tach0_freq_ctr.N_10
    gate tach0_freq_ctr.O_data_0[9] term Q end
    gate tach0_freq_ctr.O_data[9] term QD end
  end
  net tach0_freq_ctr.N_11
    gate tach0_freq_ctr.O_data_0[10] term Q end
    gate tach0_freq_ctr.O_data[10] term QD end
  end
  net tach0_freq_ctr.N_12
    gate tach0_freq_ctr.O_data_0[11] term Q end
    gate tach0_freq_ctr.O_data[11] term QD end
  end
  net tach0_freq_ctr.N_13
    gate tach0_freq_ctr.O_data_0[12] term Q end
    gate tach0_freq_ctr.O_data[12] term QD end
  end
  net tach0_freq_ctr.N_14
    gate tach0_freq_ctr.O_data_0[13] term Q end
    gate tach0_freq_ctr.O_data[13] term QD end
  end
  net tach0_freq_ctr.N_15
    gate tach0_freq_ctr.O_data_0[14] term Q end
    gate tach0_freq_ctr.O_data[14] term QD end
  end
  net tach0_freq_ctr.N_16
    gate tach0_freq_ctr.O_data_0[15] term Q end
    gate tach0_freq_ctr.O_data[15] term QD end
  end
  net tach0_freq_ctr.N_17
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM0 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net tach0_freq_ctr.N_18
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM1 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net tach0_freq_ctr.N_19
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net tach0_freq_ctr.N_20
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net tach0_freq_ctr.N_21
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net tach0_freq_ctr.N_22
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net tach0_freq_ctr.N_23
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net tach0_freq_ctr.N_24
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net tach0_freq_ctr.N_25
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net tach0_freq_ctr.N_26
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net tach0_freq_ctr.N_27
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net tach0_freq_ctr.N_28
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net tach0_freq_ctr.N_29
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net tach0_freq_ctr.N_30
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net tach0_freq_ctr.N_31
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net tach0_freq_ctr.N_32
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 term S end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net tach0_freq_ctr.N_66
    gate tach0_freq_ctr.G_38 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2 term B end
    gate tach0_freq_ctr.G_37 term A end
  end
  net tach0_freq_ctr.holding_reg_6[0]
    gate tach0_freq_ctr.holding_reg_6_0_and2[0] term Q end
    gate tach0_freq_ctr.O_data_0[0] term B end
  end
  net tach0_freq_ctr.holding_reg_6[1]
    gate tach0_freq_ctr.holding_reg_6_0_and2[1] term Q end
    gate tach0_freq_ctr.O_data_0[1] term B end
  end
  net tach0_freq_ctr.holding_reg_6[2]
    gate tach0_freq_ctr.holding_reg_6_0_and2[2] term Q end
    gate tach0_freq_ctr.O_data_0[2] term B end
  end
  net tach0_freq_ctr.holding_reg_6[3]
    gate tach0_freq_ctr.holding_reg_6_0_and2[3] term Q end
    gate tach0_freq_ctr.O_data_0[3] term B end
  end
  net tach0_freq_ctr.holding_reg_6[4]
    gate tach0_freq_ctr.holding_reg_6_0_and2[4] term Q end
    gate tach0_freq_ctr.O_data_0[4] term B end
  end
  net tach0_freq_ctr.holding_reg_6[5]
    gate tach0_freq_ctr.holding_reg_6_0_and2[5] term Q end
    gate tach0_freq_ctr.O_data_0[5] term B end
  end
  net tach0_freq_ctr.holding_reg_6[6]
    gate tach0_freq_ctr.holding_reg_6_0_and2[6] term Q end
    gate tach0_freq_ctr.O_data_0[6] term B end
  end
  net tach0_freq_ctr.holding_reg_6[7]
    gate tach0_freq_ctr.holding_reg_6_0_and2[7] term Q end
    gate tach0_freq_ctr.O_data_0[7] term B end
  end
  net tach0_freq_ctr.holding_reg_6[8]
    gate tach0_freq_ctr.holding_reg_6_0_and2[8] term Q end
    gate tach0_freq_ctr.O_data_0[8] term B end
  end
  net tach0_freq_ctr.holding_reg_6[9]
    gate tach0_freq_ctr.holding_reg_6_0_and2[9] term Q end
    gate tach0_freq_ctr.O_data_0[9] term B end
  end
  net tach0_freq_ctr.holding_reg_6[10]
    gate tach0_freq_ctr.holding_reg_6_0_and2[10] term Q end
    gate tach0_freq_ctr.O_data_0[10] term B end
  end
  net tach0_freq_ctr.holding_reg_6[11]
    gate tach0_freq_ctr.holding_reg_6_0_and2[11] term Q end
    gate tach0_freq_ctr.O_data_0[11] term B end
  end
  net tach0_freq_ctr.holding_reg_6[12]
    gate tach0_freq_ctr.holding_reg_6_0_and2[12] term Q end
    gate tach0_freq_ctr.O_data_0[12] term B end
  end
  net tach0_freq_ctr.holding_reg_6[13]
    gate tach0_freq_ctr.holding_reg_6_0_and2[13] term Q end
    gate tach0_freq_ctr.O_data_0[13] term B end
  end
  net tach0_freq_ctr.holding_reg_6[14]
    gate tach0_freq_ctr.holding_reg_6_0_and2[14] term Q end
    gate tach0_freq_ctr.O_data_0[14] term B end
  end
  net tach0_freq_ctr.holding_reg_6[15]
    gate tach0_freq_ctr.holding_reg_6_0_and2[15] term Q end
    gate tach0_freq_ctr.O_data_0[15] term B end
  end
  net tach0_freq_ctr.N_85
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0 term A end
  end
  net tach0_freq_ctr.N_86
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0 term C end
  end
  net tach0_freq_ctr.ctr_reg_6[0]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[0] term Q end
    gate tach0_freq_ctr.ctr_reg[0] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[1]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[1] term Q end
    gate tach0_freq_ctr.ctr_reg[1] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[2]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[2] term Q end
    gate tach0_freq_ctr.ctr_reg[2] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[3]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[3] term Q end
    gate tach0_freq_ctr.ctr_reg[3] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[4]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[4] term Q end
    gate tach0_freq_ctr.ctr_reg[4] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[5]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[5] term Q end
    gate tach0_freq_ctr.ctr_reg[5] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[6]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[6] term Q end
    gate tach0_freq_ctr.ctr_reg[6] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[7]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[7] term Q end
    gate tach0_freq_ctr.ctr_reg[7] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[8]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[8] term Q end
    gate tach0_freq_ctr.ctr_reg[8] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[9]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[9] term Q end
    gate tach0_freq_ctr.ctr_reg[9] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[10]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[10] term Q end
    gate tach0_freq_ctr.ctr_reg[10] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[11]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[11] term Q end
    gate tach0_freq_ctr.ctr_reg[11] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[12]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[12] term Q end
    gate tach0_freq_ctr.ctr_reg[12] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[13]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[13] term Q end
    gate tach0_freq_ctr.ctr_reg[13] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[14]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[14] term Q end
    gate tach0_freq_ctr.ctr_reg[14] term QD end
  end
  net tach0_freq_ctr.ctr_reg_6[15]
    gate tach0_freq_ctr.ctr_reg_6_0_and2[15] term Q end
    gate tach0_freq_ctr.ctr_reg[15] term QD end
  end
  net tach0_freq_ctr.N_104
    gate tach0_freq_ctr.G_37 term Q end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[15] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[14] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[13] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[12] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[11] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[10] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[9] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[8] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[7] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[6] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[5] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[4] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[3] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[2] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[1] term B end
    gate tach0_freq_ctr.ctr_reg_6_0_and2[0] term B end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO1
    gate tach0_freq_ctr.un1_ctr_reg_1.CO1 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO2 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM2 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO2
    gate tach0_freq_ctr.un1_ctr_reg_1.CO2 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM3 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO3
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term CO3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO4 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM4 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO4
    gate tach0_freq_ctr.un1_ctr_reg_1.CO4 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO5 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM5 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO5
    gate tach0_freq_ctr.un1_ctr_reg_1.CO5 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM6 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO6
    gate tach0_freq_ctr.un1_ctr_reg_1.CO6 term CO6 end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO7 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term CI end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM7 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO7
    gate tach0_freq_ctr.un1_ctr_reg_1.CO7 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO8 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM8 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO8
    gate tach0_freq_ctr.un1_ctr_reg_1.CO8 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM9 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO9
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term CO3 end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO10 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM10 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO10
    gate tach0_freq_ctr.un1_ctr_reg_1.CO10 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO11 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM11 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO11
    gate tach0_freq_ctr.un1_ctr_reg_1.CO11 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM12 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO12
    gate tach0_freq_ctr.un1_ctr_reg_1.CO12 term CO6 end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO13 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM13 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO13
    gate tach0_freq_ctr.un1_ctr_reg_1.CO13 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.CO14 term A end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM14 term E1 end
  end
  net tach0_freq_ctr.un1_ctr_reg_1.CO14
    gate tach0_freq_ctr.un1_ctr_reg_1.CO14 term Q end
    gate tach0_freq_ctr.un1_ctr_reg_1.SUM15 term E1 end
  end
  net maint_mon.shft_reg[0]
    gate maint_mon.shft_reg[0] term QZ end
    gate maint_mon.shft_reg[1] term QD end
    gate maint_mon.O_rising_data_8_0_and2 term C end
    gate maint_mon.O_falling_data_8_0_and2 term A end
  end
  net maint_mon.shft_reg[1]
    gate maint_mon.shft_reg[1] term QZ end
    gate maint_mon.O_rising_data_8_0_and2 term A end
    gate maint_mon.O_falling_data_8_0_and2 term C end
  end
  net maint_mon.N_1
    gate maint_mon.O_rising_data_0 term Q end
    gate maint_mon.O_rising_data term QD end
  end
  net maint_mon.N_2
    gate maint_mon.O_falling_data_0 term Q end
    gate maint_mon.O_falling_data term QD end
  end
  net maint_mon.N_7
    gate maint_mon.un1_O_falling_data_0_and2 term Q end
    gate maint_mon.O_falling_data_0 term S end
  end
  net maint_mon.N_8
    gate maint_mon.un1_O_rising_data_0_and2 term Q end
    gate maint_mon.O_rising_data_0 term S end
  end
  net maint_mon.O_falling_data_8_i
    gate maint_mon.O_falling_data_8_0_and2 term Q end
    gate maint_mon.O_falling_data_0 term A end
  end
  net maint_mon.O_rising_data_8_i
    gate maint_mon.O_rising_data_8_0_and2 term Q end
    gate maint_mon.O_rising_data_0 term A end
  end
  net gen_freq_ctr.shft_reg[0]
    gate gen_freq_ctr.shft_reg[0] term QZ end
    gate gen_freq_ctr.shft_reg[1] term QD end
    gate gen_freq_ctr.G_54 term A end
  end
  net gen_freq_ctr.shft_reg[1]
    gate gen_freq_ctr.shft_reg[1] term QZ end
    gate gen_freq_ctr.G_54 term B end
  end
  net gen_freq_ctr.ctr_reg[0]
    gate gen_freq_ctr.ctr_reg[0] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[0] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_381 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO1 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term E1 end
  end
  net gen_freq_ctr.ctr_reg[1]
    gate gen_freq_ctr.ctr_reg[1] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[1] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_381 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO1 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term A end
  end
  net gen_freq_ctr.ctr_reg[2]
    gate gen_freq_ctr.ctr_reg[2] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[2] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_381 term E end
    gate gen_freq_ctr.un50_ctr_reg_1.CO2 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term A end
  end
  net gen_freq_ctr.ctr_reg[3]
    gate gen_freq_ctr.ctr_reg[3] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[3] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_381 term D end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term A end
  end
  net gen_freq_ctr.ctr_reg[4]
    gate gen_freq_ctr.ctr_reg[4] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[4] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_370 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO4 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term A end
  end
  net gen_freq_ctr.ctr_reg[5]
    gate gen_freq_ctr.ctr_reg[5] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[5] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_370 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO5 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term A end
  end
  net gen_freq_ctr.ctr_reg[6]
    gate gen_freq_ctr.ctr_reg[6] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[6] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_374 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term A end
  end
  net gen_freq_ctr.ctr_reg[7]
    gate gen_freq_ctr.ctr_reg[7] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[7] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_374 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO7 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term A end
  end
  net gen_freq_ctr.ctr_reg[8]
    gate gen_freq_ctr.ctr_reg[8] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[8] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_368 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO8 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term A end
  end
  net gen_freq_ctr.ctr_reg[9]
    gate gen_freq_ctr.ctr_reg[9] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[9] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_368 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term A end
  end
  net gen_freq_ctr.ctr_reg[10]
    gate gen_freq_ctr.ctr_reg[10] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[10] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_375 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO10 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term A end
  end
  net gen_freq_ctr.ctr_reg[11]
    gate gen_freq_ctr.ctr_reg[11] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[11] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_375 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO11 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term A end
  end
  net gen_freq_ctr.ctr_reg[12]
    gate gen_freq_ctr.ctr_reg[12] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[12] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term A end
  end
  net gen_freq_ctr.ctr_reg[13]
    gate gen_freq_ctr.ctr_reg[13] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[13] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO13 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term A end
  end
  net gen_freq_ctr.ctr_reg[14]
    gate gen_freq_ctr.ctr_reg[14] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[14] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_376 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO14 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term A end
  end
  net gen_freq_ctr.ctr_reg[15]
    gate gen_freq_ctr.ctr_reg[15] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[15] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_376 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term A end
  end
  net gen_freq_ctr.ctr_reg[16]
    gate gen_freq_ctr.ctr_reg[16] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[16] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_364 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO16 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term A end
  end
  net gen_freq_ctr.ctr_reg[17]
    gate gen_freq_ctr.ctr_reg[17] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[17] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_364 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO17 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term A end
  end
  net gen_freq_ctr.ctr_reg[18]
    gate gen_freq_ctr.ctr_reg[18] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[18] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_377 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term A end
  end
  net gen_freq_ctr.ctr_reg[19]
    gate gen_freq_ctr.ctr_reg[19] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[19] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_377 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO19 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term A end
  end
  net gen_freq_ctr.ctr_reg[20]
    gate gen_freq_ctr.ctr_reg[20] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[20] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO20 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term A end
  end
  net gen_freq_ctr.ctr_reg[21]
    gate gen_freq_ctr.ctr_reg[21] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[21] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term A end
  end
  net gen_freq_ctr.ctr_reg[22]
    gate gen_freq_ctr.ctr_reg[22] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[22] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_378 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO22 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term A end
  end
  net gen_freq_ctr.ctr_reg[23]
    gate gen_freq_ctr.ctr_reg[23] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[23] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_378 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term A end
  end
  net gen_freq_ctr.un1_I_clr_regs
    gate gen_freq_ctr.un1_I_clr_regs_0 term Q end
    gate I_678 term A end
    gate I_675 term A end
  end
  net gen_freq_ctr.N_1
    gate gen_freq_ctr.O_data_0[0] term Q end
    gate gen_freq_ctr.O_data[0] term QD end
  end
  net gen_freq_ctr.N_2
    gate gen_freq_ctr.O_data_0[1] term Q end
    gate gen_freq_ctr.O_data[1] term QD end
  end
  net gen_freq_ctr.N_3
    gate gen_freq_ctr.O_data_0[2] term Q end
    gate gen_freq_ctr.O_data[2] term QD end
  end
  net gen_freq_ctr.N_4
    gate gen_freq_ctr.O_data_0[3] term Q end
    gate gen_freq_ctr.O_data[3] term QD end
  end
  net gen_freq_ctr.N_5
    gate gen_freq_ctr.O_data_0[4] term Q end
    gate gen_freq_ctr.O_data[4] term QD end
  end
  net gen_freq_ctr.N_6
    gate gen_freq_ctr.O_data_0[5] term Q end
    gate gen_freq_ctr.O_data[5] term QD end
  end
  net gen_freq_ctr.N_7
    gate gen_freq_ctr.O_data_0[6] term Q end
    gate gen_freq_ctr.O_data[6] term QD end
  end
  net gen_freq_ctr.N_8
    gate gen_freq_ctr.O_data_0[7] term Q end
    gate gen_freq_ctr.O_data[7] term QD end
  end
  net gen_freq_ctr.N_9
    gate gen_freq_ctr.O_data_0[8] term Q end
    gate gen_freq_ctr.O_data[8] term QD end
  end
  net gen_freq_ctr.N_10
    gate gen_freq_ctr.O_data_0[9] term Q end
    gate gen_freq_ctr.O_data[9] term QD end
  end
  net gen_freq_ctr.N_11
    gate gen_freq_ctr.O_data_0[10] term Q end
    gate gen_freq_ctr.O_data[10] term QD end
  end
  net gen_freq_ctr.N_12
    gate gen_freq_ctr.O_data_0[11] term Q end
    gate gen_freq_ctr.O_data[11] term QD end
  end
  net gen_freq_ctr.N_13
    gate gen_freq_ctr.O_data_0[12] term Q end
    gate gen_freq_ctr.O_data[12] term QD end
  end
  net gen_freq_ctr.N_14
    gate gen_freq_ctr.O_data_0[13] term Q end
    gate gen_freq_ctr.O_data[13] term QD end
  end
  net gen_freq_ctr.N_15
    gate gen_freq_ctr.O_data_0[14] term Q end
    gate gen_freq_ctr.O_data[14] term QD end
  end
  net gen_freq_ctr.N_16
    gate gen_freq_ctr.O_data_0[15] term Q end
    gate gen_freq_ctr.O_data[15] term QD end
  end
  net gen_freq_ctr.N_17
    gate gen_freq_ctr.O_data_0[16] term Q end
    gate gen_freq_ctr.O_data[16] term QD end
  end
  net gen_freq_ctr.N_18
    gate gen_freq_ctr.O_data_0[17] term Q end
    gate gen_freq_ctr.O_data[17] term QD end
  end
  net gen_freq_ctr.N_19
    gate gen_freq_ctr.O_data_0[18] term Q end
    gate gen_freq_ctr.O_data[18] term QD end
  end
  net gen_freq_ctr.N_20
    gate gen_freq_ctr.O_data_0[19] term Q end
    gate gen_freq_ctr.O_data[19] term QD end
  end
  net gen_freq_ctr.N_21
    gate gen_freq_ctr.O_data_0[20] term Q end
    gate gen_freq_ctr.O_data[20] term QD end
  end
  net gen_freq_ctr.N_22
    gate gen_freq_ctr.O_data_0[21] term Q end
    gate gen_freq_ctr.O_data[21] term QD end
  end
  net gen_freq_ctr.N_23
    gate gen_freq_ctr.O_data_0[22] term Q end
    gate gen_freq_ctr.O_data[22] term QD end
  end
  net gen_freq_ctr.N_24
    gate gen_freq_ctr.O_data_0[23] term Q end
    gate gen_freq_ctr.O_data[23] term QD end
  end
  net gen_freq_ctr.N_25
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[0] term A end
  end
  net gen_freq_ctr.N_26
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[1] term A end
  end
  net gen_freq_ctr.N_27
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[2] term A end
  end
  net gen_freq_ctr.N_28
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[3] term A end
  end
  net gen_freq_ctr.N_29
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[4] term A end
  end
  net gen_freq_ctr.N_30
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[5] term A end
  end
  net gen_freq_ctr.N_31
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[6] term A end
  end
  net gen_freq_ctr.N_32
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[7] term A end
  end
  net gen_freq_ctr.N_33
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[8] term A end
  end
  net gen_freq_ctr.N_34
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[9] term A end
  end
  net gen_freq_ctr.N_35
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[10] term A end
  end
  net gen_freq_ctr.N_36
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[11] term A end
  end
  net gen_freq_ctr.N_37
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[12] term A end
  end
  net gen_freq_ctr.N_38
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[13] term A end
  end
  net gen_freq_ctr.N_39
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[14] term A end
  end
  net gen_freq_ctr.N_40
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[15] term A end
  end
  net gen_freq_ctr.N_41
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[16] term A end
  end
  net gen_freq_ctr.N_42
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[17] term A end
  end
  net gen_freq_ctr.N_43
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[18] term A end
  end
  net gen_freq_ctr.N_44
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[19] term A end
  end
  net gen_freq_ctr.N_45
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[20] term A end
  end
  net gen_freq_ctr.N_46
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[21] term A end
  end
  net gen_freq_ctr.N_47
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[22] term A end
  end
  net gen_freq_ctr.N_48
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[23] term A end
  end
  net gen_freq_ctr.N_99
    gate gen_freq_ctr.G_54 term Q end
    gate gen_freq_ctr.G_52 term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2 term B end
  end
  net gen_freq_ctr.holding_reg_24[0]
    gate gen_freq_ctr.holding_reg_24_0_and2[0] term Q end
    gate gen_freq_ctr.O_data_0[0] term B end
  end
  net gen_freq_ctr.holding_reg_24[1]
    gate gen_freq_ctr.holding_reg_24_0_and2[1] term Q end
    gate gen_freq_ctr.O_data_0[1] term B end
  end
  net gen_freq_ctr.holding_reg_24[2]
    gate gen_freq_ctr.holding_reg_24_0_and2[2] term Q end
    gate gen_freq_ctr.O_data_0[2] term B end
  end
  net gen_freq_ctr.holding_reg_24[3]
    gate gen_freq_ctr.holding_reg_24_0_and2[3] term Q end
    gate gen_freq_ctr.O_data_0[3] term B end
  end
  net gen_freq_ctr.holding_reg_24[4]
    gate gen_freq_ctr.holding_reg_24_0_and2[4] term Q end
    gate gen_freq_ctr.O_data_0[4] term B end
  end
  net gen_freq_ctr.holding_reg_24[5]
    gate gen_freq_ctr.holding_reg_24_0_and2[5] term Q end
    gate gen_freq_ctr.O_data_0[5] term B end
  end
  net gen_freq_ctr.holding_reg_24[6]
    gate gen_freq_ctr.holding_reg_24_0_and2[6] term Q end
    gate gen_freq_ctr.O_data_0[6] term B end
  end
  net gen_freq_ctr.holding_reg_24[7]
    gate gen_freq_ctr.holding_reg_24_0_and2[7] term Q end
    gate gen_freq_ctr.O_data_0[7] term B end
  end
  net gen_freq_ctr.holding_reg_24[8]
    gate gen_freq_ctr.holding_reg_24_0_and2[8] term Q end
    gate gen_freq_ctr.O_data_0[8] term B end
  end
  net gen_freq_ctr.holding_reg_24[9]
    gate gen_freq_ctr.holding_reg_24_0_and2[9] term Q end
    gate gen_freq_ctr.O_data_0[9] term B end
  end
  net gen_freq_ctr.holding_reg_24[10]
    gate gen_freq_ctr.holding_reg_24_0_and2[10] term Q end
    gate gen_freq_ctr.O_data_0[10] term B end
  end
  net gen_freq_ctr.holding_reg_24[11]
    gate gen_freq_ctr.holding_reg_24_0_and2[11] term Q end
    gate gen_freq_ctr.O_data_0[11] term B end
  end
  net gen_freq_ctr.holding_reg_24[12]
    gate gen_freq_ctr.holding_reg_24_0_and2[12] term Q end
    gate gen_freq_ctr.O_data_0[12] term B end
  end
  net gen_freq_ctr.holding_reg_24[13]
    gate gen_freq_ctr.holding_reg_24_0_and2[13] term Q end
    gate gen_freq_ctr.O_data_0[13] term B end
  end
  net gen_freq_ctr.holding_reg_24[14]
    gate gen_freq_ctr.holding_reg_24_0_and2[14] term Q end
    gate gen_freq_ctr.O_data_0[14] term B end
  end
  net gen_freq_ctr.holding_reg_24[15]
    gate gen_freq_ctr.holding_reg_24_0_and2[15] term Q end
    gate gen_freq_ctr.O_data_0[15] term B end
  end
  net gen_freq_ctr.holding_reg_24[16]
    gate gen_freq_ctr.holding_reg_24_0_and2[16] term Q end
    gate gen_freq_ctr.O_data_0[16] term B end
  end
  net gen_freq_ctr.holding_reg_24[17]
    gate gen_freq_ctr.holding_reg_24_0_and2[17] term Q end
    gate gen_freq_ctr.O_data_0[17] term B end
  end
  net gen_freq_ctr.holding_reg_24[18]
    gate gen_freq_ctr.holding_reg_24_0_and2[18] term Q end
    gate gen_freq_ctr.O_data_0[18] term B end
  end
  net gen_freq_ctr.holding_reg_24[19]
    gate gen_freq_ctr.holding_reg_24_0_and2[19] term Q end
    gate gen_freq_ctr.O_data_0[19] term B end
  end
  net gen_freq_ctr.holding_reg_24[20]
    gate gen_freq_ctr.holding_reg_24_0_and2[20] term Q end
    gate gen_freq_ctr.O_data_0[20] term B end
  end
  net gen_freq_ctr.holding_reg_24[21]
    gate gen_freq_ctr.holding_reg_24_0_and2[21] term Q end
    gate gen_freq_ctr.O_data_0[21] term B end
  end
  net gen_freq_ctr.holding_reg_24[22]
    gate gen_freq_ctr.holding_reg_24_0_and2[22] term Q end
    gate gen_freq_ctr.O_data_0[22] term B end
  end
  net gen_freq_ctr.holding_reg_24[23]
    gate gen_freq_ctr.holding_reg_24_0_and2[23] term Q end
    gate gen_freq_ctr.O_data_0[23] term B end
  end
  net gen_freq_ctr.N_124
    gate gen_freq_ctr.un1_I_clr_regs_0_and2 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0 term B end
  end
  net gen_freq_ctr.N_125_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0 term C end
  end
  net gen_freq_ctr.ctr_reg_24[0]
    gate gen_freq_ctr.ctr_reg_24_0_and2[0] term Q end
    gate gen_freq_ctr.ctr_reg[0] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[1]
    gate gen_freq_ctr.ctr_reg_24_0_and2[1] term Q end
    gate gen_freq_ctr.ctr_reg[1] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[2]
    gate gen_freq_ctr.ctr_reg_24_0_and2[2] term Q end
    gate gen_freq_ctr.ctr_reg[2] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[3]
    gate gen_freq_ctr.ctr_reg_24_0_and2[3] term Q end
    gate gen_freq_ctr.ctr_reg[3] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[4]
    gate gen_freq_ctr.ctr_reg_24_0_and2[4] term Q end
    gate gen_freq_ctr.ctr_reg[4] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[5]
    gate gen_freq_ctr.ctr_reg_24_0_and2[5] term Q end
    gate gen_freq_ctr.ctr_reg[5] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[6]
    gate gen_freq_ctr.ctr_reg_24_0_and2[6] term Q end
    gate gen_freq_ctr.ctr_reg[6] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[7]
    gate gen_freq_ctr.ctr_reg_24_0_and2[7] term Q end
    gate gen_freq_ctr.ctr_reg[7] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[8]
    gate gen_freq_ctr.ctr_reg_24_0_and2[8] term Q end
    gate gen_freq_ctr.ctr_reg[8] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[9]
    gate gen_freq_ctr.ctr_reg_24_0_and2[9] term Q end
    gate gen_freq_ctr.ctr_reg[9] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[10]
    gate gen_freq_ctr.ctr_reg_24_0_and2[10] term Q end
    gate gen_freq_ctr.ctr_reg[10] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[11]
    gate gen_freq_ctr.ctr_reg_24_0_and2[11] term Q end
    gate gen_freq_ctr.ctr_reg[11] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[12]
    gate gen_freq_ctr.ctr_reg_24_0_and2[12] term Q end
    gate gen_freq_ctr.ctr_reg[12] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[13]
    gate gen_freq_ctr.ctr_reg_24_0_and2[13] term Q end
    gate gen_freq_ctr.ctr_reg[13] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[14]
    gate gen_freq_ctr.ctr_reg_24_0_and2[14] term Q end
    gate gen_freq_ctr.ctr_reg[14] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[15]
    gate gen_freq_ctr.ctr_reg_24_0_and2[15] term Q end
    gate gen_freq_ctr.ctr_reg[15] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[16]
    gate gen_freq_ctr.ctr_reg_24_0_and2[16] term Q end
    gate gen_freq_ctr.ctr_reg[16] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[17]
    gate gen_freq_ctr.ctr_reg_24_0_and2[17] term Q end
    gate gen_freq_ctr.ctr_reg[17] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[18]
    gate gen_freq_ctr.ctr_reg_24_0_and2[18] term Q end
    gate gen_freq_ctr.ctr_reg[18] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[19]
    gate gen_freq_ctr.ctr_reg_24_0_and2[19] term Q end
    gate gen_freq_ctr.ctr_reg[19] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[20]
    gate gen_freq_ctr.ctr_reg_24_0_and2[20] term Q end
    gate gen_freq_ctr.ctr_reg[20] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[21]
    gate gen_freq_ctr.ctr_reg_24_0_and2[21] term Q end
    gate gen_freq_ctr.ctr_reg[21] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[22]
    gate gen_freq_ctr.ctr_reg_24_0_and2[22] term Q end
    gate gen_freq_ctr.ctr_reg[22] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[23]
    gate gen_freq_ctr.ctr_reg_24_0_and2[23] term Q end
    gate gen_freq_ctr.ctr_reg[23] term QD end
  end
  net gen_freq_ctr.N_150
    gate gen_freq_ctr.G_52 term Q end
    gate I_674 term A end
    gate I_671 term A end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO1
    gate gen_freq_ctr.un50_ctr_reg_1.CO1 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO2 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO2
    gate gen_freq_ctr.un50_ctr_reg_1.CO2 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO3
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term CO3 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO4 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO4
    gate gen_freq_ctr.un50_ctr_reg_1.CO4 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO5 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO5
    gate gen_freq_ctr.un50_ctr_reg_1.CO5 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO6
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term CO6 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO7 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO7
    gate gen_freq_ctr.un50_ctr_reg_1.CO7 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO8 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO8
    gate gen_freq_ctr.un50_ctr_reg_1.CO8 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO9
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term CO3 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO10 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO10
    gate gen_freq_ctr.un50_ctr_reg_1.CO10 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO11 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO11
    gate gen_freq_ctr.un50_ctr_reg_1.CO11 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO12
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term CO6 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO13 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO13
    gate gen_freq_ctr.un50_ctr_reg_1.CO13 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO14 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO14
    gate gen_freq_ctr.un50_ctr_reg_1.CO14 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO15
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term CO3 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO16 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO16
    gate gen_freq_ctr.un50_ctr_reg_1.CO16 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO17 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO17
    gate gen_freq_ctr.un50_ctr_reg_1.CO17 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO18
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term CO6 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO19 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO19
    gate gen_freq_ctr.un50_ctr_reg_1.CO19 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO20 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO20
    gate gen_freq_ctr.un50_ctr_reg_1.CO20 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO21
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term CO end
    gate gen_freq_ctr.un50_ctr_reg_1.CO22 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO22
    gate gen_freq_ctr.un50_ctr_reg_1.CO22 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term E1 end
  end
  net MAIN_ctr.shft_reg[0]
    gate MAIN_ctr.shft_reg[0] term QZ end
    gate MAIN_ctr.shft_reg[1] term QD end
    gate MAIN_ctr.G_52 term A end
  end
  net MAIN_ctr.shft_reg[1]
    gate MAIN_ctr.shft_reg[1] term QZ end
    gate MAIN_ctr.G_52 term B end
  end
  net MAIN_ctr.ctr_reg[0]
    gate MAIN_ctr.ctr_reg[0] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_350 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO1 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term E1 end
  end
  net MAIN_ctr.ctr_reg[1]
    gate MAIN_ctr.ctr_reg[1] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_350 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO1 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term A end
  end
  net MAIN_ctr.ctr_reg[2]
    gate MAIN_ctr.ctr_reg[2] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_350 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO2 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term A end
  end
  net MAIN_ctr.ctr_reg[3]
    gate MAIN_ctr.ctr_reg[3] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_358 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term A end
  end
  net MAIN_ctr.ctr_reg[4]
    gate MAIN_ctr.ctr_reg[4] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_358 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO4 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term A end
  end
  net MAIN_ctr.ctr_reg[5]
    gate MAIN_ctr.ctr_reg[5] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_358 term E end
    gate MAIN_ctr.un28_ctr_reg_1.CO5 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term A end
  end
  net MAIN_ctr.ctr_reg[6]
    gate MAIN_ctr.ctr_reg[6] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_358 term D end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term A end
  end
  net MAIN_ctr.ctr_reg[7]
    gate MAIN_ctr.ctr_reg[7] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[7] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_346 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO7 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term A end
  end
  net MAIN_ctr.ctr_reg[8]
    gate MAIN_ctr.ctr_reg[8] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[8] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_346 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO8 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term A end
  end
  net MAIN_ctr.ctr_reg[9]
    gate MAIN_ctr.ctr_reg[9] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[9] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_352 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term A end
  end
  net MAIN_ctr.ctr_reg[10]
    gate MAIN_ctr.ctr_reg[10] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[10] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_352 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO10 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term A end
  end
  net MAIN_ctr.ctr_reg[11]
    gate MAIN_ctr.ctr_reg[11] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[11] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_344 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO11 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term A end
  end
  net MAIN_ctr.ctr_reg[12]
    gate MAIN_ctr.ctr_reg[12] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[12] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_344 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term A end
  end
  net MAIN_ctr.ctr_reg[13]
    gate MAIN_ctr.ctr_reg[13] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[13] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_353 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO13 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term A end
  end
  net MAIN_ctr.ctr_reg[14]
    gate MAIN_ctr.ctr_reg[14] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[14] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_353 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO14 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term A end
  end
  net MAIN_ctr.ctr_reg[15]
    gate MAIN_ctr.ctr_reg[15] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[15] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_342 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term A end
  end
  net MAIN_ctr.ctr_reg[16]
    gate MAIN_ctr.ctr_reg[16] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[16] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_342 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO16 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term A end
  end
  net MAIN_ctr.ctr_reg[17]
    gate MAIN_ctr.ctr_reg[17] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[17] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_354 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO17 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term A end
  end
  net MAIN_ctr.ctr_reg[18]
    gate MAIN_ctr.ctr_reg[18] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[18] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_354 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term A end
  end
  net MAIN_ctr.ctr_reg[19]
    gate MAIN_ctr.ctr_reg[19] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[19] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_340 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO19 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term A end
  end
  net MAIN_ctr.ctr_reg[20]
    gate MAIN_ctr.ctr_reg[20] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[20] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_340 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO20 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term A end
  end
  net MAIN_ctr.ctr_reg[21]
    gate MAIN_ctr.ctr_reg[21] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[21] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_355 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term A end
  end
  net MAIN_ctr.ctr_reg[22]
    gate MAIN_ctr.ctr_reg[22] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[22] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_355 term B end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term A end
  end
  net MAIN_ctr.un1_I_clr_regs
    gate MAIN_ctr.un1_I_clr_regs_0 term Q end
    gate MAIN_ctr.O_data_0[22] term S end
    gate MAIN_ctr.O_data_0[21] term S end
    gate MAIN_ctr.O_data_0[20] term S end
    gate MAIN_ctr.O_data_0[19] term S end
    gate MAIN_ctr.O_data_0[18] term S end
    gate MAIN_ctr.O_data_0[17] term S end
    gate MAIN_ctr.O_data_0[16] term S end
    gate MAIN_ctr.O_data_0[15] term S end
    gate MAIN_ctr.O_data_0[14] term S end
    gate MAIN_ctr.O_data_0[13] term S end
    gate MAIN_ctr.O_data_0[12] term S end
    gate MAIN_ctr.O_data_0[11] term S end
    gate MAIN_ctr.O_data_0[10] term S end
    gate MAIN_ctr.O_data_0[9] term S end
    gate MAIN_ctr.O_data_0[8] term S end
    gate MAIN_ctr.O_data_0[7] term S end
  end
  net MAIN_ctr.N_8
    gate MAIN_ctr.O_data_0[7] term Q end
    gate MAIN_ctr.O_data[7] term QD end
  end
  net MAIN_ctr.N_9
    gate MAIN_ctr.O_data_0[8] term Q end
    gate MAIN_ctr.O_data[8] term QD end
  end
  net MAIN_ctr.N_10
    gate MAIN_ctr.O_data_0[9] term Q end
    gate MAIN_ctr.O_data[9] term QD end
  end
  net MAIN_ctr.N_11
    gate MAIN_ctr.O_data_0[10] term Q end
    gate MAIN_ctr.O_data[10] term QD end
  end
  net MAIN_ctr.N_12
    gate MAIN_ctr.O_data_0[11] term Q end
    gate MAIN_ctr.O_data[11] term QD end
  end
  net MAIN_ctr.N_13
    gate MAIN_ctr.O_data_0[12] term Q end
    gate MAIN_ctr.O_data[12] term QD end
  end
  net MAIN_ctr.N_14
    gate MAIN_ctr.O_data_0[13] term Q end
    gate MAIN_ctr.O_data[13] term QD end
  end
  net MAIN_ctr.N_15
    gate MAIN_ctr.O_data_0[14] term Q end
    gate MAIN_ctr.O_data[14] term QD end
  end
  net MAIN_ctr.N_16
    gate MAIN_ctr.O_data_0[15] term Q end
    gate MAIN_ctr.O_data[15] term QD end
  end
  net MAIN_ctr.N_17
    gate MAIN_ctr.O_data_0[16] term Q end
    gate MAIN_ctr.O_data[16] term QD end
  end
  net MAIN_ctr.N_18
    gate MAIN_ctr.O_data_0[17] term Q end
    gate MAIN_ctr.O_data[17] term QD end
  end
  net MAIN_ctr.N_19
    gate MAIN_ctr.O_data_0[18] term Q end
    gate MAIN_ctr.O_data[18] term QD end
  end
  net MAIN_ctr.N_20
    gate MAIN_ctr.O_data_0[19] term Q end
    gate MAIN_ctr.O_data[19] term QD end
  end
  net MAIN_ctr.N_21
    gate MAIN_ctr.O_data_0[20] term Q end
    gate MAIN_ctr.O_data[20] term QD end
  end
  net MAIN_ctr.N_22
    gate MAIN_ctr.O_data_0[21] term Q end
    gate MAIN_ctr.O_data[21] term QD end
  end
  net MAIN_ctr.N_23
    gate MAIN_ctr.O_data_0[22] term Q end
    gate MAIN_ctr.O_data[22] term QD end
  end
  net MAIN_ctr.N_24
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[0] term A end
  end
  net MAIN_ctr.N_25
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[1] term A end
  end
  net MAIN_ctr.N_26
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[2] term A end
  end
  net MAIN_ctr.N_27
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[3] term A end
  end
  net MAIN_ctr.N_28
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[4] term A end
  end
  net MAIN_ctr.N_29
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[5] term A end
  end
  net MAIN_ctr.N_30
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[6] term A end
  end
  net MAIN_ctr.N_31
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[7] term A end
  end
  net MAIN_ctr.N_32
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[8] term A end
  end
  net MAIN_ctr.N_33
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[9] term A end
  end
  net MAIN_ctr.N_34
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[10] term A end
  end
  net MAIN_ctr.N_35
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[11] term A end
  end
  net MAIN_ctr.N_36
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[12] term A end
  end
  net MAIN_ctr.N_37
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[13] term A end
  end
  net MAIN_ctr.N_38
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[14] term A end
  end
  net MAIN_ctr.N_39
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[15] term A end
  end
  net MAIN_ctr.N_40
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[16] term A end
  end
  net MAIN_ctr.N_41
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[17] term A end
  end
  net MAIN_ctr.N_42
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[18] term A end
  end
  net MAIN_ctr.N_43
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[19] term A end
  end
  net MAIN_ctr.N_44
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[20] term A end
  end
  net MAIN_ctr.N_45
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[21] term A end
  end
  net MAIN_ctr.N_46
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[22] term A end
  end
  net MAIN_ctr.N_95
    gate MAIN_ctr.G_52 term Q end
    gate MAIN_ctr.G_50 term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2 term B end
  end
  net MAIN_ctr.holding_reg_15[7]
    gate MAIN_ctr.holding_reg_15_0_and2[7] term Q end
    gate MAIN_ctr.O_data_0[7] term B end
  end
  net MAIN_ctr.holding_reg_15[8]
    gate MAIN_ctr.holding_reg_15_0_and2[8] term Q end
    gate MAIN_ctr.O_data_0[8] term B end
  end
  net MAIN_ctr.holding_reg_15[9]
    gate MAIN_ctr.holding_reg_15_0_and2[9] term Q end
    gate MAIN_ctr.O_data_0[9] term B end
  end
  net MAIN_ctr.holding_reg_15[10]
    gate MAIN_ctr.holding_reg_15_0_and2[10] term Q end
    gate MAIN_ctr.O_data_0[10] term B end
  end
  net MAIN_ctr.holding_reg_15[11]
    gate MAIN_ctr.holding_reg_15_0_and2[11] term Q end
    gate MAIN_ctr.O_data_0[11] term B end
  end
  net MAIN_ctr.holding_reg_15[12]
    gate MAIN_ctr.holding_reg_15_0_and2[12] term Q end
    gate MAIN_ctr.O_data_0[12] term B end
  end
  net MAIN_ctr.holding_reg_15[13]
    gate MAIN_ctr.holding_reg_15_0_and2[13] term Q end
    gate MAIN_ctr.O_data_0[13] term B end
  end
  net MAIN_ctr.holding_reg_15[14]
    gate MAIN_ctr.holding_reg_15_0_and2[14] term Q end
    gate MAIN_ctr.O_data_0[14] term B end
  end
  net MAIN_ctr.holding_reg_15[15]
    gate MAIN_ctr.holding_reg_15_0_and2[15] term Q end
    gate MAIN_ctr.O_data_0[15] term B end
  end
  net MAIN_ctr.holding_reg_15[16]
    gate MAIN_ctr.holding_reg_15_0_and2[16] term Q end
    gate MAIN_ctr.O_data_0[16] term B end
  end
  net MAIN_ctr.holding_reg_15[17]
    gate MAIN_ctr.holding_reg_15_0_and2[17] term Q end
    gate MAIN_ctr.O_data_0[17] term B end
  end
  net MAIN_ctr.holding_reg_15[18]
    gate MAIN_ctr.holding_reg_15_0_and2[18] term Q end
    gate MAIN_ctr.O_data_0[18] term B end
  end
  net MAIN_ctr.holding_reg_15[19]
    gate MAIN_ctr.holding_reg_15_0_and2[19] term Q end
    gate MAIN_ctr.O_data_0[19] term B end
  end
  net MAIN_ctr.holding_reg_15[20]
    gate MAIN_ctr.holding_reg_15_0_and2[20] term Q end
    gate MAIN_ctr.O_data_0[20] term B end
  end
  net MAIN_ctr.holding_reg_15[21]
    gate MAIN_ctr.holding_reg_15_0_and2[21] term Q end
    gate MAIN_ctr.O_data_0[21] term B end
  end
  net MAIN_ctr.holding_reg_15[22]
    gate MAIN_ctr.holding_reg_15_0_and2[22] term Q end
    gate MAIN_ctr.O_data_0[22] term B end
  end
  net MAIN_ctr.N_119
    gate MAIN_ctr.un1_I_clr_regs_0_and2 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0 term B end
  end
  net MAIN_ctr.N_120_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0 term C end
  end
  net MAIN_ctr.ctr_reg_15[0]
    gate MAIN_ctr.ctr_reg_15_0_and2[0] term Q end
    gate MAIN_ctr.ctr_reg[0] term QD end
  end
  net MAIN_ctr.ctr_reg_15[1]
    gate MAIN_ctr.ctr_reg_15_0_and2[1] term Q end
    gate MAIN_ctr.ctr_reg[1] term QD end
  end
  net MAIN_ctr.ctr_reg_15[2]
    gate MAIN_ctr.ctr_reg_15_0_and2[2] term Q end
    gate MAIN_ctr.ctr_reg[2] term QD end
  end
  net MAIN_ctr.ctr_reg_15[3]
    gate MAIN_ctr.ctr_reg_15_0_and2[3] term Q end
    gate MAIN_ctr.ctr_reg[3] term QD end
  end
  net MAIN_ctr.ctr_reg_15[4]
    gate MAIN_ctr.ctr_reg_15_0_and2[4] term Q end
    gate MAIN_ctr.ctr_reg[4] term QD end
  end
  net MAIN_ctr.ctr_reg_15[5]
    gate MAIN_ctr.ctr_reg_15_0_and2[5] term Q end
    gate MAIN_ctr.ctr_reg[5] term QD end
  end
  net MAIN_ctr.ctr_reg_15[6]
    gate MAIN_ctr.ctr_reg_15_0_and2[6] term Q end
    gate MAIN_ctr.ctr_reg[6] term QD end
  end
  net MAIN_ctr.ctr_reg_15[7]
    gate MAIN_ctr.ctr_reg_15_0_and2[7] term Q end
    gate MAIN_ctr.ctr_reg[7] term QD end
  end
  net MAIN_ctr.ctr_reg_15[8]
    gate MAIN_ctr.ctr_reg_15_0_and2[8] term Q end
    gate MAIN_ctr.ctr_reg[8] term QD end
  end
  net MAIN_ctr.ctr_reg_15[9]
    gate MAIN_ctr.ctr_reg_15_0_and2[9] term Q end
    gate MAIN_ctr.ctr_reg[9] term QD end
  end
  net MAIN_ctr.ctr_reg_15[10]
    gate MAIN_ctr.ctr_reg_15_0_and2[10] term Q end
    gate MAIN_ctr.ctr_reg[10] term QD end
  end
  net MAIN_ctr.ctr_reg_15[11]
    gate MAIN_ctr.ctr_reg_15_0_and2[11] term Q end
    gate MAIN_ctr.ctr_reg[11] term QD end
  end
  net MAIN_ctr.ctr_reg_15[12]
    gate MAIN_ctr.ctr_reg_15_0_and2[12] term Q end
    gate MAIN_ctr.ctr_reg[12] term QD end
  end
  net MAIN_ctr.ctr_reg_15[13]
    gate MAIN_ctr.ctr_reg_15_0_and2[13] term Q end
    gate MAIN_ctr.ctr_reg[13] term QD end
  end
  net MAIN_ctr.ctr_reg_15[14]
    gate MAIN_ctr.ctr_reg_15_0_and2[14] term Q end
    gate MAIN_ctr.ctr_reg[14] term QD end
  end
  net MAIN_ctr.ctr_reg_15[15]
    gate MAIN_ctr.ctr_reg_15_0_and2[15] term Q end
    gate MAIN_ctr.ctr_reg[15] term QD end
  end
  net MAIN_ctr.ctr_reg_15[16]
    gate MAIN_ctr.ctr_reg_15_0_and2[16] term Q end
    gate MAIN_ctr.ctr_reg[16] term QD end
  end
  net MAIN_ctr.ctr_reg_15[17]
    gate MAIN_ctr.ctr_reg_15_0_and2[17] term Q end
    gate MAIN_ctr.ctr_reg[17] term QD end
  end
  net MAIN_ctr.ctr_reg_15[18]
    gate MAIN_ctr.ctr_reg_15_0_and2[18] term Q end
    gate MAIN_ctr.ctr_reg[18] term QD end
  end
  net MAIN_ctr.ctr_reg_15[19]
    gate MAIN_ctr.ctr_reg_15_0_and2[19] term Q end
    gate MAIN_ctr.ctr_reg[19] term QD end
  end
  net MAIN_ctr.ctr_reg_15[20]
    gate MAIN_ctr.ctr_reg_15_0_and2[20] term Q end
    gate MAIN_ctr.ctr_reg[20] term QD end
  end
  net MAIN_ctr.ctr_reg_15[21]
    gate MAIN_ctr.ctr_reg_15_0_and2[21] term Q end
    gate MAIN_ctr.ctr_reg[21] term QD end
  end
  net MAIN_ctr.ctr_reg_15[22]
    gate MAIN_ctr.ctr_reg_15_0_and2[22] term Q end
    gate MAIN_ctr.ctr_reg[22] term QD end
  end
  net MAIN_ctr.N_144
    gate MAIN_ctr.G_50 term Q end
    gate I_670 term A end
    gate I_667 term A end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO1
    gate MAIN_ctr.un28_ctr_reg_1.CO1 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO2 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO2
    gate MAIN_ctr.un28_ctr_reg_1.CO2 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO3
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term CO3 end
    gate MAIN_ctr.un28_ctr_reg_1.CO4 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO4
    gate MAIN_ctr.un28_ctr_reg_1.CO4 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO5 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO5
    gate MAIN_ctr.un28_ctr_reg_1.CO5 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO6
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term CO6 end
    gate MAIN_ctr.un28_ctr_reg_1.CO7 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO7
    gate MAIN_ctr.un28_ctr_reg_1.CO7 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO8 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO8
    gate MAIN_ctr.un28_ctr_reg_1.CO8 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO9
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term CO3 end
    gate MAIN_ctr.un28_ctr_reg_1.CO10 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO10
    gate MAIN_ctr.un28_ctr_reg_1.CO10 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO11 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO11
    gate MAIN_ctr.un28_ctr_reg_1.CO11 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO12
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term CO6 end
    gate MAIN_ctr.un28_ctr_reg_1.CO13 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO13
    gate MAIN_ctr.un28_ctr_reg_1.CO13 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO14 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO14
    gate MAIN_ctr.un28_ctr_reg_1.CO14 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO15
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term CO3 end
    gate MAIN_ctr.un28_ctr_reg_1.CO16 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO16
    gate MAIN_ctr.un28_ctr_reg_1.CO16 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO17 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO17
    gate MAIN_ctr.un28_ctr_reg_1.CO17 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO18
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term CO6 end
    gate MAIN_ctr.un28_ctr_reg_1.CO19 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO19
    gate MAIN_ctr.un28_ctr_reg_1.CO19 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO20 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO20
    gate MAIN_ctr.un28_ctr_reg_1.CO20 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO21
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term CO end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term E1 end
  end
  net I2_ctr.shft_reg[0]
    gate I2_ctr.shft_reg[0] term QZ end
    gate I2_ctr.shft_reg[1] term QD end
    gate I2_ctr.G_40 term A end
  end
  net I2_ctr.shft_reg[1]
    gate I2_ctr.shft_reg[1] term QZ end
    gate I2_ctr.G_40 term B end
  end
  net I2_ctr.ctr_reg[0]
    gate I2_ctr.ctr_reg[0] term QZ end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_315 term A end
    gate I2_ctr.un6_ctr_reg_1.CO1 term A end
    gate I2_ctr.un6_ctr_reg_1.CO6 term CI end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term E1 end
  end
  net I2_ctr.ctr_reg[1]
    gate I2_ctr.ctr_reg[1] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[1] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_315 term C end
    gate I2_ctr.un6_ctr_reg_1.CO1 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A0 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term A end
  end
  net I2_ctr.ctr_reg[2]
    gate I2_ctr.ctr_reg[2] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[2] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_315 term B end
    gate I2_ctr.un6_ctr_reg_1.CO2 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A1 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term A end
  end
  net I2_ctr.ctr_reg[3]
    gate I2_ctr.ctr_reg[3] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[3] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_313 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A2 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term A end
  end
  net I2_ctr.ctr_reg[4]
    gate I2_ctr.ctr_reg[4] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[4] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_313 term A end
    gate I2_ctr.un6_ctr_reg_1.CO4 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A3 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term A end
  end
  net I2_ctr.ctr_reg[5]
    gate I2_ctr.ctr_reg[5] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[5] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_316 term C end
    gate I2_ctr.un6_ctr_reg_1.CO5 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A4 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term A end
  end
  net I2_ctr.ctr_reg[6]
    gate I2_ctr.ctr_reg[6] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[6] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_316 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A5 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term A end
  end
  net I2_ctr.ctr_reg[7]
    gate I2_ctr.ctr_reg[7] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[7] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_311 term B end
    gate I2_ctr.un6_ctr_reg_1.CO7 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A0 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term A end
  end
  net I2_ctr.ctr_reg[8]
    gate I2_ctr.ctr_reg[8] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[8] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_311 term A end
    gate I2_ctr.un6_ctr_reg_1.CO8 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A1 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term A end
  end
  net I2_ctr.ctr_reg[9]
    gate I2_ctr.ctr_reg[9] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[9] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_317 term C end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A2 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term A end
  end
  net I2_ctr.ctr_reg[10]
    gate I2_ctr.ctr_reg[10] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[10] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_317 term B end
    gate I2_ctr.un6_ctr_reg_1.CO10 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A3 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term A end
  end
  net I2_ctr.ctr_reg[11]
    gate I2_ctr.ctr_reg[11] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[11] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_309 term B end
    gate I2_ctr.un6_ctr_reg_1.CO11 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A4 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term A end
  end
  net I2_ctr.ctr_reg[12]
    gate I2_ctr.ctr_reg[12] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[12] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_309 term A end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A5 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term A end
  end
  net I2_ctr.ctr_reg[13]
    gate I2_ctr.ctr_reg[13] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[13] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_318 term C end
    gate I2_ctr.un6_ctr_reg_1.CO13 term B end
    gate I2_ctr.un6_ctr_reg_1.CO15 term A0 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term A end
  end
  net I2_ctr.ctr_reg[14]
    gate I2_ctr.ctr_reg[14] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[14] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_318 term B end
    gate I2_ctr.un6_ctr_reg_1.CO14 term B end
    gate I2_ctr.un6_ctr_reg_1.CO15 term A1 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term A end
  end
  net I2_ctr.ctr_reg[15]
    gate I2_ctr.ctr_reg[15] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[15] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_319 term C end
    gate I2_ctr.un6_ctr_reg_1.CO15 term A2 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term A end
  end
  net I2_ctr.ctr_reg[16]
    gate I2_ctr.ctr_reg[16] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[16] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_319 term B end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term A end
  end
  net I2_ctr.un1_I_clr_regs
    gate I2_ctr.un1_I_clr_regs_0 term Q end
    gate I2_ctr.O_data_0[16] term S end
    gate I2_ctr.O_data_0[15] term S end
    gate I2_ctr.O_data_0[14] term S end
    gate I2_ctr.O_data_0[13] term S end
    gate I2_ctr.O_data_0[12] term S end
    gate I2_ctr.O_data_0[11] term S end
    gate I2_ctr.O_data_0[10] term S end
    gate I2_ctr.O_data_0[9] term S end
    gate I2_ctr.O_data_0[8] term S end
    gate I2_ctr.O_data_0[7] term S end
    gate I2_ctr.O_data_0[6] term S end
    gate I2_ctr.O_data_0[5] term S end
    gate I2_ctr.O_data_0[4] term S end
    gate I2_ctr.O_data_0[3] term S end
    gate I2_ctr.O_data_0[2] term S end
    gate I2_ctr.O_data_0[1] term S end
  end
  net I2_ctr.N_2
    gate I2_ctr.O_data_0[1] term Q end
    gate I2_ctr.O_data[1] term QD end
  end
  net I2_ctr.N_3
    gate I2_ctr.O_data_0[2] term Q end
    gate I2_ctr.O_data[2] term QD end
  end
  net I2_ctr.N_4
    gate I2_ctr.O_data_0[3] term Q end
    gate I2_ctr.O_data[3] term QD end
  end
  net I2_ctr.N_5
    gate I2_ctr.O_data_0[4] term Q end
    gate I2_ctr.O_data[4] term QD end
  end
  net I2_ctr.N_6
    gate I2_ctr.O_data_0[5] term Q end
    gate I2_ctr.O_data[5] term QD end
  end
  net I2_ctr.N_7
    gate I2_ctr.O_data_0[6] term Q end
    gate I2_ctr.O_data[6] term QD end
  end
  net I2_ctr.N_8
    gate I2_ctr.O_data_0[7] term Q end
    gate I2_ctr.O_data[7] term QD end
  end
  net I2_ctr.N_9
    gate I2_ctr.O_data_0[8] term Q end
    gate I2_ctr.O_data[8] term QD end
  end
  net I2_ctr.N_10
    gate I2_ctr.O_data_0[9] term Q end
    gate I2_ctr.O_data[9] term QD end
  end
  net I2_ctr.N_11
    gate I2_ctr.O_data_0[10] term Q end
    gate I2_ctr.O_data[10] term QD end
  end
  net I2_ctr.N_12
    gate I2_ctr.O_data_0[11] term Q end
    gate I2_ctr.O_data[11] term QD end
  end
  net I2_ctr.N_13
    gate I2_ctr.O_data_0[12] term Q end
    gate I2_ctr.O_data[12] term QD end
  end
  net I2_ctr.N_14
    gate I2_ctr.O_data_0[13] term Q end
    gate I2_ctr.O_data[13] term QD end
  end
  net I2_ctr.N_15
    gate I2_ctr.O_data_0[14] term Q end
    gate I2_ctr.O_data[14] term QD end
  end
  net I2_ctr.N_16
    gate I2_ctr.O_data_0[15] term Q end
    gate I2_ctr.O_data[15] term QD end
  end
  net I2_ctr.N_17
    gate I2_ctr.O_data_0[16] term Q end
    gate I2_ctr.O_data[16] term QD end
  end
  net I2_ctr.N_18
    gate I2_ctr.un6_ctr_reg_1.SUM0 term S end
    gate I2_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net I2_ctr.N_19
    gate I2_ctr.un6_ctr_reg_1.SUM1 term S end
    gate I2_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net I2_ctr.N_20
    gate I2_ctr.un6_ctr_reg_1.SUM2 term S end
    gate I2_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net I2_ctr.N_21
    gate I2_ctr.un6_ctr_reg_1.SUM3 term S end
    gate I2_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net I2_ctr.N_22
    gate I2_ctr.un6_ctr_reg_1.SUM4 term S end
    gate I2_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net I2_ctr.N_23
    gate I2_ctr.un6_ctr_reg_1.SUM5 term S end
    gate I2_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net I2_ctr.N_24
    gate I2_ctr.un6_ctr_reg_1.SUM6 term S end
    gate I2_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net I2_ctr.N_25
    gate I2_ctr.un6_ctr_reg_1.SUM7 term S end
    gate I2_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net I2_ctr.N_26
    gate I2_ctr.un6_ctr_reg_1.SUM8 term S end
    gate I2_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net I2_ctr.N_27
    gate I2_ctr.un6_ctr_reg_1.SUM9 term S end
    gate I2_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net I2_ctr.N_28
    gate I2_ctr.un6_ctr_reg_1.SUM10 term S end
    gate I2_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net I2_ctr.N_29
    gate I2_ctr.un6_ctr_reg_1.SUM11 term S end
    gate I2_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net I2_ctr.N_30
    gate I2_ctr.un6_ctr_reg_1.SUM12 term S end
    gate I2_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net I2_ctr.N_31
    gate I2_ctr.un6_ctr_reg_1.SUM13 term S end
    gate I2_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net I2_ctr.N_32
    gate I2_ctr.un6_ctr_reg_1.SUM14 term S end
    gate I2_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net I2_ctr.N_33
    gate I2_ctr.un6_ctr_reg_1.SUM15 term S end
    gate I2_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net I2_ctr.N_34
    gate I2_ctr.un6_ctr_reg_1.SUM16 term S end
    gate I2_ctr.ctr_reg_6_0_and2[16] term A end
  end
  net I2_ctr.N_70
    gate I2_ctr.G_40 term Q end
    gate I2_ctr.G_39 term A end
    gate I2_ctr.un1_I_clr_regs_0_and2 term B end
  end
  net I2_ctr.holding_reg_6[1]
    gate I2_ctr.holding_reg_6_0_and2[1] term Q end
    gate I2_ctr.O_data_0[1] term B end
  end
  net I2_ctr.holding_reg_6[2]
    gate I2_ctr.holding_reg_6_0_and2[2] term Q end
    gate I2_ctr.O_data_0[2] term B end
  end
  net I2_ctr.holding_reg_6[3]
    gate I2_ctr.holding_reg_6_0_and2[3] term Q end
    gate I2_ctr.O_data_0[3] term B end
  end
  net I2_ctr.holding_reg_6[4]
    gate I2_ctr.holding_reg_6_0_and2[4] term Q end
    gate I2_ctr.O_data_0[4] term B end
  end
  net I2_ctr.holding_reg_6[5]
    gate I2_ctr.holding_reg_6_0_and2[5] term Q end
    gate I2_ctr.O_data_0[5] term B end
  end
  net I2_ctr.holding_reg_6[6]
    gate I2_ctr.holding_reg_6_0_and2[6] term Q end
    gate I2_ctr.O_data_0[6] term B end
  end
  net I2_ctr.holding_reg_6[7]
    gate I2_ctr.holding_reg_6_0_and2[7] term Q end
    gate I2_ctr.O_data_0[7] term B end
  end
  net I2_ctr.holding_reg_6[8]
    gate I2_ctr.holding_reg_6_0_and2[8] term Q end
    gate I2_ctr.O_data_0[8] term B end
  end
  net I2_ctr.holding_reg_6[9]
    gate I2_ctr.holding_reg_6_0_and2[9] term Q end
    gate I2_ctr.O_data_0[9] term B end
  end
  net I2_ctr.holding_reg_6[10]
    gate I2_ctr.holding_reg_6_0_and2[10] term Q end
    gate I2_ctr.O_data_0[10] term B end
  end
  net I2_ctr.holding_reg_6[11]
    gate I2_ctr.holding_reg_6_0_and2[11] term Q end
    gate I2_ctr.O_data_0[11] term B end
  end
  net I2_ctr.holding_reg_6[12]
    gate I2_ctr.holding_reg_6_0_and2[12] term Q end
    gate I2_ctr.O_data_0[12] term B end
  end
  net I2_ctr.holding_reg_6[13]
    gate I2_ctr.holding_reg_6_0_and2[13] term Q end
    gate I2_ctr.O_data_0[13] term B end
  end
  net I2_ctr.holding_reg_6[14]
    gate I2_ctr.holding_reg_6_0_and2[14] term Q end
    gate I2_ctr.O_data_0[14] term B end
  end
  net I2_ctr.holding_reg_6[15]
    gate I2_ctr.holding_reg_6_0_and2[15] term Q end
    gate I2_ctr.O_data_0[15] term B end
  end
  net I2_ctr.holding_reg_6[16]
    gate I2_ctr.holding_reg_6_0_and2[16] term Q end
    gate I2_ctr.O_data_0[16] term B end
  end
  net I2_ctr.N_90
    gate I2_ctr.un1_I_clr_regs_0_and2 term Q end
    gate I2_ctr.un1_I_clr_regs_0 term B end
  end
  net I2_ctr.N_91_i
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate I2_ctr.un1_I_clr_regs_0 term C end
  end
  net I2_ctr.ctr_reg_6[0]
    gate I2_ctr.ctr_reg_6_0_and2[0] term Q end
    gate I2_ctr.ctr_reg[0] term QD end
  end
  net I2_ctr.ctr_reg_6[1]
    gate I2_ctr.ctr_reg_6_0_and2[1] term Q end
    gate I2_ctr.ctr_reg[1] term QD end
  end
  net I2_ctr.ctr_reg_6[2]
    gate I2_ctr.ctr_reg_6_0_and2[2] term Q end
    gate I2_ctr.ctr_reg[2] term QD end
  end
  net I2_ctr.ctr_reg_6[3]
    gate I2_ctr.ctr_reg_6_0_and2[3] term Q end
    gate I2_ctr.ctr_reg[3] term QD end
  end
  net I2_ctr.ctr_reg_6[4]
    gate I2_ctr.ctr_reg_6_0_and2[4] term Q end
    gate I2_ctr.ctr_reg[4] term QD end
  end
  net I2_ctr.ctr_reg_6[5]
    gate I2_ctr.ctr_reg_6_0_and2[5] term Q end
    gate I2_ctr.ctr_reg[5] term QD end
  end
  net I2_ctr.ctr_reg_6[6]
    gate I2_ctr.ctr_reg_6_0_and2[6] term Q end
    gate I2_ctr.ctr_reg[6] term QD end
  end
  net I2_ctr.ctr_reg_6[7]
    gate I2_ctr.ctr_reg_6_0_and2[7] term Q end
    gate I2_ctr.ctr_reg[7] term QD end
  end
  net I2_ctr.ctr_reg_6[8]
    gate I2_ctr.ctr_reg_6_0_and2[8] term Q end
    gate I2_ctr.ctr_reg[8] term QD end
  end
  net I2_ctr.ctr_reg_6[9]
    gate I2_ctr.ctr_reg_6_0_and2[9] term Q end
    gate I2_ctr.ctr_reg[9] term QD end
  end
  net I2_ctr.ctr_reg_6[10]
    gate I2_ctr.ctr_reg_6_0_and2[10] term Q end
    gate I2_ctr.ctr_reg[10] term QD end
  end
  net I2_ctr.ctr_reg_6[11]
    gate I2_ctr.ctr_reg_6_0_and2[11] term Q end
    gate I2_ctr.ctr_reg[11] term QD end
  end
  net I2_ctr.ctr_reg_6[12]
    gate I2_ctr.ctr_reg_6_0_and2[12] term Q end
    gate I2_ctr.ctr_reg[12] term QD end
  end
  net I2_ctr.ctr_reg_6[13]
    gate I2_ctr.ctr_reg_6_0_and2[13] term Q end
    gate I2_ctr.ctr_reg[13] term QD end
  end
  net I2_ctr.ctr_reg_6[14]
    gate I2_ctr.ctr_reg_6_0_and2[14] term Q end
    gate I2_ctr.ctr_reg[14] term QD end
  end
  net I2_ctr.ctr_reg_6[15]
    gate I2_ctr.ctr_reg_6_0_and2[15] term Q end
    gate I2_ctr.ctr_reg[15] term QD end
  end
  net I2_ctr.ctr_reg_6[16]
    gate I2_ctr.ctr_reg_6_0_and2[16] term Q end
    gate I2_ctr.ctr_reg[16] term QD end
  end
  net I2_ctr.N_110
    gate I2_ctr.G_39 term Q end
    gate I_666 term A end
    gate I_663 term A end
  end
  net I2_ctr.un6_ctr_reg_1.CO1
    gate I2_ctr.un6_ctr_reg_1.CO1 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO2 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO2
    gate I2_ctr.un6_ctr_reg_1.CO2 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO3
    gate I2_ctr.un6_ctr_reg_1.CO6 term CO3 end
    gate I2_ctr.un6_ctr_reg_1.CO4 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO4
    gate I2_ctr.un6_ctr_reg_1.CO4 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO5 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO5
    gate I2_ctr.un6_ctr_reg_1.CO5 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO6
    gate I2_ctr.un6_ctr_reg_1.CO6 term CO6 end
    gate I2_ctr.un6_ctr_reg_1.CO7 term A end
    gate I2_ctr.un6_ctr_reg_1.CO12 term CI end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO7
    gate I2_ctr.un6_ctr_reg_1.CO7 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO8 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO8
    gate I2_ctr.un6_ctr_reg_1.CO8 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO9
    gate I2_ctr.un6_ctr_reg_1.CO12 term CO3 end
    gate I2_ctr.un6_ctr_reg_1.CO10 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO10
    gate I2_ctr.un6_ctr_reg_1.CO10 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO11 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO11
    gate I2_ctr.un6_ctr_reg_1.CO11 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO12
    gate I2_ctr.un6_ctr_reg_1.CO12 term CO6 end
    gate I2_ctr.un6_ctr_reg_1.CO13 term A end
    gate I2_ctr.un6_ctr_reg_1.CO15 term CI end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO13
    gate I2_ctr.un6_ctr_reg_1.CO13 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO14 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO14
    gate I2_ctr.un6_ctr_reg_1.CO14 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO15
    gate I2_ctr.un6_ctr_reg_1.CO15 term CO end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term E1 end
  end
  net I1_ctr.shft_reg[0]
    gate I1_ctr.shft_reg[0] term QZ end
    gate I1_ctr.shft_reg[1] term QD end
    gate I1_ctr.G_40 term A end
  end
  net I1_ctr.shft_reg[1]
    gate I1_ctr.shft_reg[1] term QZ end
    gate I1_ctr.G_40 term B end
  end
  net I1_ctr.ctr_reg[0]
    gate I1_ctr.ctr_reg[0] term QZ end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_299 term A end
    gate I1_ctr.un6_ctr_reg_1.CO1 term A end
    gate I1_ctr.un6_ctr_reg_1.CO6 term CI end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term E1 end
  end
  net I1_ctr.ctr_reg[1]
    gate I1_ctr.ctr_reg[1] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[1] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_299 term C end
    gate I1_ctr.un6_ctr_reg_1.CO1 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A0 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term A end
  end
  net I1_ctr.ctr_reg[2]
    gate I1_ctr.ctr_reg[2] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[2] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_299 term B end
    gate I1_ctr.un6_ctr_reg_1.CO2 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A1 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term A end
  end
  net I1_ctr.ctr_reg[3]
    gate I1_ctr.ctr_reg[3] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[3] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_297 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A2 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term A end
  end
  net I1_ctr.ctr_reg[4]
    gate I1_ctr.ctr_reg[4] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[4] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_297 term A end
    gate I1_ctr.un6_ctr_reg_1.CO4 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A3 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term A end
  end
  net I1_ctr.ctr_reg[5]
    gate I1_ctr.ctr_reg[5] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[5] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_300 term C end
    gate I1_ctr.un6_ctr_reg_1.CO5 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A4 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term A end
  end
  net I1_ctr.ctr_reg[6]
    gate I1_ctr.ctr_reg[6] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[6] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_300 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A5 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term A end
  end
  net I1_ctr.ctr_reg[7]
    gate I1_ctr.ctr_reg[7] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[7] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_295 term B end
    gate I1_ctr.un6_ctr_reg_1.CO7 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A0 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term A end
  end
  net I1_ctr.ctr_reg[8]
    gate I1_ctr.ctr_reg[8] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[8] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_295 term A end
    gate I1_ctr.un6_ctr_reg_1.CO8 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A1 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term A end
  end
  net I1_ctr.ctr_reg[9]
    gate I1_ctr.ctr_reg[9] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[9] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_301 term C end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A2 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term A end
  end
  net I1_ctr.ctr_reg[10]
    gate I1_ctr.ctr_reg[10] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[10] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_301 term B end
    gate I1_ctr.un6_ctr_reg_1.CO10 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A3 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term A end
  end
  net I1_ctr.ctr_reg[11]
    gate I1_ctr.ctr_reg[11] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[11] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_293 term B end
    gate I1_ctr.un6_ctr_reg_1.CO11 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A4 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term A end
  end
  net I1_ctr.ctr_reg[12]
    gate I1_ctr.ctr_reg[12] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[12] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_293 term A end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A5 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term A end
  end
  net I1_ctr.ctr_reg[13]
    gate I1_ctr.ctr_reg[13] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[13] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_302 term C end
    gate I1_ctr.un6_ctr_reg_1.CO13 term B end
    gate I1_ctr.un6_ctr_reg_1.CO15 term A0 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term A end
  end
  net I1_ctr.ctr_reg[14]
    gate I1_ctr.ctr_reg[14] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[14] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_302 term B end
    gate I1_ctr.un6_ctr_reg_1.CO14 term B end
    gate I1_ctr.un6_ctr_reg_1.CO15 term A1 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term A end
  end
  net I1_ctr.ctr_reg[15]
    gate I1_ctr.ctr_reg[15] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[15] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_303 term C end
    gate I1_ctr.un6_ctr_reg_1.CO15 term A2 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term A end
  end
  net I1_ctr.ctr_reg[16]
    gate I1_ctr.ctr_reg[16] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[16] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_303 term B end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term A end
  end
  net I1_ctr.un1_I_clr_regs
    gate I1_ctr.un1_I_clr_regs_0 term Q end
    gate I1_ctr.O_data_0[16] term S end
    gate I1_ctr.O_data_0[15] term S end
    gate I1_ctr.O_data_0[14] term S end
    gate I1_ctr.O_data_0[13] term S end
    gate I1_ctr.O_data_0[12] term S end
    gate I1_ctr.O_data_0[11] term S end
    gate I1_ctr.O_data_0[10] term S end
    gate I1_ctr.O_data_0[9] term S end
    gate I1_ctr.O_data_0[8] term S end
    gate I1_ctr.O_data_0[7] term S end
    gate I1_ctr.O_data_0[6] term S end
    gate I1_ctr.O_data_0[5] term S end
    gate I1_ctr.O_data_0[4] term S end
    gate I1_ctr.O_data_0[3] term S end
    gate I1_ctr.O_data_0[2] term S end
    gate I1_ctr.O_data_0[1] term S end
  end
  net I1_ctr.N_2
    gate I1_ctr.O_data_0[1] term Q end
    gate I1_ctr.O_data[1] term QD end
  end
  net I1_ctr.N_3
    gate I1_ctr.O_data_0[2] term Q end
    gate I1_ctr.O_data[2] term QD end
  end
  net I1_ctr.N_4
    gate I1_ctr.O_data_0[3] term Q end
    gate I1_ctr.O_data[3] term QD end
  end
  net I1_ctr.N_5
    gate I1_ctr.O_data_0[4] term Q end
    gate I1_ctr.O_data[4] term QD end
  end
  net I1_ctr.N_6
    gate I1_ctr.O_data_0[5] term Q end
    gate I1_ctr.O_data[5] term QD end
  end
  net I1_ctr.N_7
    gate I1_ctr.O_data_0[6] term Q end
    gate I1_ctr.O_data[6] term QD end
  end
  net I1_ctr.N_8
    gate I1_ctr.O_data_0[7] term Q end
    gate I1_ctr.O_data[7] term QD end
  end
  net I1_ctr.N_9
    gate I1_ctr.O_data_0[8] term Q end
    gate I1_ctr.O_data[8] term QD end
  end
  net I1_ctr.N_10
    gate I1_ctr.O_data_0[9] term Q end
    gate I1_ctr.O_data[9] term QD end
  end
  net I1_ctr.N_11
    gate I1_ctr.O_data_0[10] term Q end
    gate I1_ctr.O_data[10] term QD end
  end
  net I1_ctr.N_12
    gate I1_ctr.O_data_0[11] term Q end
    gate I1_ctr.O_data[11] term QD end
  end
  net I1_ctr.N_13
    gate I1_ctr.O_data_0[12] term Q end
    gate I1_ctr.O_data[12] term QD end
  end
  net I1_ctr.N_14
    gate I1_ctr.O_data_0[13] term Q end
    gate I1_ctr.O_data[13] term QD end
  end
  net I1_ctr.N_15
    gate I1_ctr.O_data_0[14] term Q end
    gate I1_ctr.O_data[14] term QD end
  end
  net I1_ctr.N_16
    gate I1_ctr.O_data_0[15] term Q end
    gate I1_ctr.O_data[15] term QD end
  end
  net I1_ctr.N_17
    gate I1_ctr.O_data_0[16] term Q end
    gate I1_ctr.O_data[16] term QD end
  end
  net I1_ctr.N_18
    gate I1_ctr.un6_ctr_reg_1.SUM0 term S end
    gate I1_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net I1_ctr.N_19
    gate I1_ctr.un6_ctr_reg_1.SUM1 term S end
    gate I1_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net I1_ctr.N_20
    gate I1_ctr.un6_ctr_reg_1.SUM2 term S end
    gate I1_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net I1_ctr.N_21
    gate I1_ctr.un6_ctr_reg_1.SUM3 term S end
    gate I1_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net I1_ctr.N_22
    gate I1_ctr.un6_ctr_reg_1.SUM4 term S end
    gate I1_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net I1_ctr.N_23
    gate I1_ctr.un6_ctr_reg_1.SUM5 term S end
    gate I1_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net I1_ctr.N_24
    gate I1_ctr.un6_ctr_reg_1.SUM6 term S end
    gate I1_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net I1_ctr.N_25
    gate I1_ctr.un6_ctr_reg_1.SUM7 term S end
    gate I1_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net I1_ctr.N_26
    gate I1_ctr.un6_ctr_reg_1.SUM8 term S end
    gate I1_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net I1_ctr.N_27
    gate I1_ctr.un6_ctr_reg_1.SUM9 term S end
    gate I1_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net I1_ctr.N_28
    gate I1_ctr.un6_ctr_reg_1.SUM10 term S end
    gate I1_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net I1_ctr.N_29
    gate I1_ctr.un6_ctr_reg_1.SUM11 term S end
    gate I1_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net I1_ctr.N_30
    gate I1_ctr.un6_ctr_reg_1.SUM12 term S end
    gate I1_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net I1_ctr.N_31
    gate I1_ctr.un6_ctr_reg_1.SUM13 term S end
    gate I1_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net I1_ctr.N_32
    gate I1_ctr.un6_ctr_reg_1.SUM14 term S end
    gate I1_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net I1_ctr.N_33
    gate I1_ctr.un6_ctr_reg_1.SUM15 term S end
    gate I1_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net I1_ctr.N_34
    gate I1_ctr.un6_ctr_reg_1.SUM16 term S end
    gate I1_ctr.ctr_reg_6_0_and2[16] term A end
  end
  net I1_ctr.N_70
    gate I1_ctr.G_40 term Q end
    gate I1_ctr.G_39 term A end
    gate I1_ctr.un1_I_clr_regs_0_and2 term B end
  end
  net I1_ctr.holding_reg_6[1]
    gate I1_ctr.holding_reg_6_0_and2[1] term Q end
    gate I1_ctr.O_data_0[1] term B end
  end
  net I1_ctr.holding_reg_6[2]
    gate I1_ctr.holding_reg_6_0_and2[2] term Q end
    gate I1_ctr.O_data_0[2] term B end
  end
  net I1_ctr.holding_reg_6[3]
    gate I1_ctr.holding_reg_6_0_and2[3] term Q end
    gate I1_ctr.O_data_0[3] term B end
  end
  net I1_ctr.holding_reg_6[4]
    gate I1_ctr.holding_reg_6_0_and2[4] term Q end
    gate I1_ctr.O_data_0[4] term B end
  end
  net I1_ctr.holding_reg_6[5]
    gate I1_ctr.holding_reg_6_0_and2[5] term Q end
    gate I1_ctr.O_data_0[5] term B end
  end
  net I1_ctr.holding_reg_6[6]
    gate I1_ctr.holding_reg_6_0_and2[6] term Q end
    gate I1_ctr.O_data_0[6] term B end
  end
  net I1_ctr.holding_reg_6[7]
    gate I1_ctr.holding_reg_6_0_and2[7] term Q end
    gate I1_ctr.O_data_0[7] term B end
  end
  net I1_ctr.holding_reg_6[8]
    gate I1_ctr.holding_reg_6_0_and2[8] term Q end
    gate I1_ctr.O_data_0[8] term B end
  end
  net I1_ctr.holding_reg_6[9]
    gate I1_ctr.holding_reg_6_0_and2[9] term Q end
    gate I1_ctr.O_data_0[9] term B end
  end
  net I1_ctr.holding_reg_6[10]
    gate I1_ctr.holding_reg_6_0_and2[10] term Q end
    gate I1_ctr.O_data_0[10] term B end
  end
  net I1_ctr.holding_reg_6[11]
    gate I1_ctr.holding_reg_6_0_and2[11] term Q end
    gate I1_ctr.O_data_0[11] term B end
  end
  net I1_ctr.holding_reg_6[12]
    gate I1_ctr.holding_reg_6_0_and2[12] term Q end
    gate I1_ctr.O_data_0[12] term B end
  end
  net I1_ctr.holding_reg_6[13]
    gate I1_ctr.holding_reg_6_0_and2[13] term Q end
    gate I1_ctr.O_data_0[13] term B end
  end
  net I1_ctr.holding_reg_6[14]
    gate I1_ctr.holding_reg_6_0_and2[14] term Q end
    gate I1_ctr.O_data_0[14] term B end
  end
  net I1_ctr.holding_reg_6[15]
    gate I1_ctr.holding_reg_6_0_and2[15] term Q end
    gate I1_ctr.O_data_0[15] term B end
  end
  net I1_ctr.holding_reg_6[16]
    gate I1_ctr.holding_reg_6_0_and2[16] term Q end
    gate I1_ctr.O_data_0[16] term B end
  end
  net I1_ctr.N_90
    gate I1_ctr.un1_I_clr_regs_0_and2 term Q end
    gate I1_ctr.un1_I_clr_regs_0 term B end
  end
  net I1_ctr.N_91_i
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate I1_ctr.un1_I_clr_regs_0 term C end
  end
  net I1_ctr.ctr_reg_6[0]
    gate I1_ctr.ctr_reg_6_0_and2[0] term Q end
    gate I1_ctr.ctr_reg[0] term QD end
  end
  net I1_ctr.ctr_reg_6[1]
    gate I1_ctr.ctr_reg_6_0_and2[1] term Q end
    gate I1_ctr.ctr_reg[1] term QD end
  end
  net I1_ctr.ctr_reg_6[2]
    gate I1_ctr.ctr_reg_6_0_and2[2] term Q end
    gate I1_ctr.ctr_reg[2] term QD end
  end
  net I1_ctr.ctr_reg_6[3]
    gate I1_ctr.ctr_reg_6_0_and2[3] term Q end
    gate I1_ctr.ctr_reg[3] term QD end
  end
  net I1_ctr.ctr_reg_6[4]
    gate I1_ctr.ctr_reg_6_0_and2[4] term Q end
    gate I1_ctr.ctr_reg[4] term QD end
  end
  net I1_ctr.ctr_reg_6[5]
    gate I1_ctr.ctr_reg_6_0_and2[5] term Q end
    gate I1_ctr.ctr_reg[5] term QD end
  end
  net I1_ctr.ctr_reg_6[6]
    gate I1_ctr.ctr_reg_6_0_and2[6] term Q end
    gate I1_ctr.ctr_reg[6] term QD end
  end
  net I1_ctr.ctr_reg_6[7]
    gate I1_ctr.ctr_reg_6_0_and2[7] term Q end
    gate I1_ctr.ctr_reg[7] term QD end
  end
  net I1_ctr.ctr_reg_6[8]
    gate I1_ctr.ctr_reg_6_0_and2[8] term Q end
    gate I1_ctr.ctr_reg[8] term QD end
  end
  net I1_ctr.ctr_reg_6[9]
    gate I1_ctr.ctr_reg_6_0_and2[9] term Q end
    gate I1_ctr.ctr_reg[9] term QD end
  end
  net I1_ctr.ctr_reg_6[10]
    gate I1_ctr.ctr_reg_6_0_and2[10] term Q end
    gate I1_ctr.ctr_reg[10] term QD end
  end
  net I1_ctr.ctr_reg_6[11]
    gate I1_ctr.ctr_reg_6_0_and2[11] term Q end
    gate I1_ctr.ctr_reg[11] term QD end
  end
  net I1_ctr.ctr_reg_6[12]
    gate I1_ctr.ctr_reg_6_0_and2[12] term Q end
    gate I1_ctr.ctr_reg[12] term QD end
  end
  net I1_ctr.ctr_reg_6[13]
    gate I1_ctr.ctr_reg_6_0_and2[13] term Q end
    gate I1_ctr.ctr_reg[13] term QD end
  end
  net I1_ctr.ctr_reg_6[14]
    gate I1_ctr.ctr_reg_6_0_and2[14] term Q end
    gate I1_ctr.ctr_reg[14] term QD end
  end
  net I1_ctr.ctr_reg_6[15]
    gate I1_ctr.ctr_reg_6_0_and2[15] term Q end
    gate I1_ctr.ctr_reg[15] term QD end
  end
  net I1_ctr.ctr_reg_6[16]
    gate I1_ctr.ctr_reg_6_0_and2[16] term Q end
    gate I1_ctr.ctr_reg[16] term QD end
  end
  net I1_ctr.N_110
    gate I1_ctr.G_39 term Q end
    gate I_662 term A end
    gate I_659 term A end
  end
  net I1_ctr.un6_ctr_reg_1.CO1
    gate I1_ctr.un6_ctr_reg_1.CO1 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO2 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO2
    gate I1_ctr.un6_ctr_reg_1.CO2 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO3
    gate I1_ctr.un6_ctr_reg_1.CO6 term CO3 end
    gate I1_ctr.un6_ctr_reg_1.CO4 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO4
    gate I1_ctr.un6_ctr_reg_1.CO4 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO5 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO5
    gate I1_ctr.un6_ctr_reg_1.CO5 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO6
    gate I1_ctr.un6_ctr_reg_1.CO6 term CO6 end
    gate I1_ctr.un6_ctr_reg_1.CO7 term A end
    gate I1_ctr.un6_ctr_reg_1.CO12 term CI end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO7
    gate I1_ctr.un6_ctr_reg_1.CO7 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO8 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO8
    gate I1_ctr.un6_ctr_reg_1.CO8 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO9
    gate I1_ctr.un6_ctr_reg_1.CO12 term CO3 end
    gate I1_ctr.un6_ctr_reg_1.CO10 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO10
    gate I1_ctr.un6_ctr_reg_1.CO10 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO11 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO11
    gate I1_ctr.un6_ctr_reg_1.CO11 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO12
    gate I1_ctr.un6_ctr_reg_1.CO12 term CO6 end
    gate I1_ctr.un6_ctr_reg_1.CO13 term A end
    gate I1_ctr.un6_ctr_reg_1.CO15 term CI end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO13
    gate I1_ctr.un6_ctr_reg_1.CO13 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO14 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO14
    gate I1_ctr.un6_ctr_reg_1.CO14 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO15
    gate I1_ctr.un6_ctr_reg_1.CO15 term CO end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term E1 end
  end
  net V0_ctr.shft_reg[0]
    gate V0_ctr.shft_reg[0] term QZ end
    gate V0_ctr.shft_reg[1] term QD end
    gate V0_ctr.G_40 term A end
  end
  net V0_ctr.shft_reg[1]
    gate V0_ctr.shft_reg[1] term QZ end
    gate V0_ctr.G_40 term B end
  end
  net V0_ctr.ctr_reg[0]
    gate V0_ctr.ctr_reg[0] term QZ end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_331 term A end
    gate V0_ctr.un6_ctr_reg_1.CO1 term A end
    gate V0_ctr.un6_ctr_reg_1.CO6 term CI end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term E1 end
  end
  net V0_ctr.ctr_reg[1]
    gate V0_ctr.ctr_reg[1] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[1] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_331 term C end
    gate V0_ctr.un6_ctr_reg_1.CO1 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A0 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term A end
  end
  net V0_ctr.ctr_reg[2]
    gate V0_ctr.ctr_reg[2] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[2] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_331 term B end
    gate V0_ctr.un6_ctr_reg_1.CO2 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A1 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term A end
  end
  net V0_ctr.ctr_reg[3]
    gate V0_ctr.ctr_reg[3] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[3] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_329 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A2 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term A end
  end
  net V0_ctr.ctr_reg[4]
    gate V0_ctr.ctr_reg[4] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[4] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_329 term A end
    gate V0_ctr.un6_ctr_reg_1.CO4 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A3 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term A end
  end
  net V0_ctr.ctr_reg[5]
    gate V0_ctr.ctr_reg[5] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[5] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_332 term C end
    gate V0_ctr.un6_ctr_reg_1.CO5 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A4 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term A end
  end
  net V0_ctr.ctr_reg[6]
    gate V0_ctr.ctr_reg[6] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[6] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_332 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A5 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term A end
  end
  net V0_ctr.ctr_reg[7]
    gate V0_ctr.ctr_reg[7] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[7] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_327 term B end
    gate V0_ctr.un6_ctr_reg_1.CO7 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A0 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term A end
  end
  net V0_ctr.ctr_reg[8]
    gate V0_ctr.ctr_reg[8] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[8] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_327 term A end
    gate V0_ctr.un6_ctr_reg_1.CO8 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A1 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term A end
  end
  net V0_ctr.ctr_reg[9]
    gate V0_ctr.ctr_reg[9] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[9] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_333 term C end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A2 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term A end
  end
  net V0_ctr.ctr_reg[10]
    gate V0_ctr.ctr_reg[10] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[10] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_333 term B end
    gate V0_ctr.un6_ctr_reg_1.CO10 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A3 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term A end
  end
  net V0_ctr.ctr_reg[11]
    gate V0_ctr.ctr_reg[11] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[11] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_325 term B end
    gate V0_ctr.un6_ctr_reg_1.CO11 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A4 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term A end
  end
  net V0_ctr.ctr_reg[12]
    gate V0_ctr.ctr_reg[12] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[12] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_325 term A end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A5 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term A end
  end
  net V0_ctr.ctr_reg[13]
    gate V0_ctr.ctr_reg[13] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[13] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_334 term C end
    gate V0_ctr.un6_ctr_reg_1.CO13 term B end
    gate V0_ctr.un6_ctr_reg_1.CO15 term A0 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term A end
  end
  net V0_ctr.ctr_reg[14]
    gate V0_ctr.ctr_reg[14] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[14] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_334 term B end
    gate V0_ctr.un6_ctr_reg_1.CO14 term B end
    gate V0_ctr.un6_ctr_reg_1.CO15 term A1 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term A end
  end
  net V0_ctr.ctr_reg[15]
    gate V0_ctr.ctr_reg[15] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[15] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_335 term C end
    gate V0_ctr.un6_ctr_reg_1.CO15 term A2 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term A end
  end
  net V0_ctr.ctr_reg[16]
    gate V0_ctr.ctr_reg[16] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[16] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_335 term B end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term A end
  end
  net V0_ctr.un1_I_clr_regs
    gate V0_ctr.un1_I_clr_regs_0 term Q end
    gate V0_ctr.O_data_0[16] term S end
    gate V0_ctr.O_data_0[15] term S end
    gate V0_ctr.O_data_0[14] term S end
    gate V0_ctr.O_data_0[13] term S end
    gate V0_ctr.O_data_0[12] term S end
    gate V0_ctr.O_data_0[11] term S end
    gate V0_ctr.O_data_0[10] term S end
    gate V0_ctr.O_data_0[9] term S end
    gate V0_ctr.O_data_0[8] term S end
    gate V0_ctr.O_data_0[7] term S end
    gate V0_ctr.O_data_0[6] term S end
    gate V0_ctr.O_data_0[5] term S end
    gate V0_ctr.O_data_0[4] term S end
    gate V0_ctr.O_data_0[3] term S end
    gate V0_ctr.O_data_0[2] term S end
    gate V0_ctr.O_data_0[1] term S end
  end
  net V0_ctr.N_2
    gate V0_ctr.O_data_0[1] term Q end
    gate V0_ctr.O_data[1] term QD end
  end
  net V0_ctr.N_3
    gate V0_ctr.O_data_0[2] term Q end
    gate V0_ctr.O_data[2] term QD end
  end
  net V0_ctr.N_4
    gate V0_ctr.O_data_0[3] term Q end
    gate V0_ctr.O_data[3] term QD end
  end
  net V0_ctr.N_5
    gate V0_ctr.O_data_0[4] term Q end
    gate V0_ctr.O_data[4] term QD end
  end
  net V0_ctr.N_6
    gate V0_ctr.O_data_0[5] term Q end
    gate V0_ctr.O_data[5] term QD end
  end
  net V0_ctr.N_7
    gate V0_ctr.O_data_0[6] term Q end
    gate V0_ctr.O_data[6] term QD end
  end
  net V0_ctr.N_8
    gate V0_ctr.O_data_0[7] term Q end
    gate V0_ctr.O_data[7] term QD end
  end
  net V0_ctr.N_9
    gate V0_ctr.O_data_0[8] term Q end
    gate V0_ctr.O_data[8] term QD end
  end
  net V0_ctr.N_10
    gate V0_ctr.O_data_0[9] term Q end
    gate V0_ctr.O_data[9] term QD end
  end
  net V0_ctr.N_11
    gate V0_ctr.O_data_0[10] term Q end
    gate V0_ctr.O_data[10] term QD end
  end
  net V0_ctr.N_12
    gate V0_ctr.O_data_0[11] term Q end
    gate V0_ctr.O_data[11] term QD end
  end
  net V0_ctr.N_13
    gate V0_ctr.O_data_0[12] term Q end
    gate V0_ctr.O_data[12] term QD end
  end
  net V0_ctr.N_14
    gate V0_ctr.O_data_0[13] term Q end
    gate V0_ctr.O_data[13] term QD end
  end
  net V0_ctr.N_15
    gate V0_ctr.O_data_0[14] term Q end
    gate V0_ctr.O_data[14] term QD end
  end
  net V0_ctr.N_16
    gate V0_ctr.O_data_0[15] term Q end
    gate V0_ctr.O_data[15] term QD end
  end
  net V0_ctr.N_17
    gate V0_ctr.O_data_0[16] term Q end
    gate V0_ctr.O_data[16] term QD end
  end
  net V0_ctr.N_18
    gate V0_ctr.un6_ctr_reg_1.SUM0 term S end
    gate V0_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net V0_ctr.N_19
    gate V0_ctr.un6_ctr_reg_1.SUM1 term S end
    gate V0_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net V0_ctr.N_20
    gate V0_ctr.un6_ctr_reg_1.SUM2 term S end
    gate V0_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net V0_ctr.N_21
    gate V0_ctr.un6_ctr_reg_1.SUM3 term S end
    gate V0_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net V0_ctr.N_22
    gate V0_ctr.un6_ctr_reg_1.SUM4 term S end
    gate V0_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net V0_ctr.N_23
    gate V0_ctr.un6_ctr_reg_1.SUM5 term S end
    gate V0_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net V0_ctr.N_24
    gate V0_ctr.un6_ctr_reg_1.SUM6 term S end
    gate V0_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net V0_ctr.N_25
    gate V0_ctr.un6_ctr_reg_1.SUM7 term S end
    gate V0_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net V0_ctr.N_26
    gate V0_ctr.un6_ctr_reg_1.SUM8 term S end
    gate V0_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net V0_ctr.N_27
    gate V0_ctr.un6_ctr_reg_1.SUM9 term S end
    gate V0_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net V0_ctr.N_28
    gate V0_ctr.un6_ctr_reg_1.SUM10 term S end
    gate V0_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net V0_ctr.N_29
    gate V0_ctr.un6_ctr_reg_1.SUM11 term S end
    gate V0_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net V0_ctr.N_30
    gate V0_ctr.un6_ctr_reg_1.SUM12 term S end
    gate V0_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net V0_ctr.N_31
    gate V0_ctr.un6_ctr_reg_1.SUM13 term S end
    gate V0_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net V0_ctr.N_32
    gate V0_ctr.un6_ctr_reg_1.SUM14 term S end
    gate V0_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net V0_ctr.N_33
    gate V0_ctr.un6_ctr_reg_1.SUM15 term S end
    gate V0_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net V0_ctr.N_34
    gate V0_ctr.un6_ctr_reg_1.SUM16 term S end
    gate V0_ctr.ctr_reg_6_0_and2[16] term A end
  end
  net V0_ctr.N_70
    gate V0_ctr.G_40 term Q end
    gate V0_ctr.G_39 term A end
    gate V0_ctr.un1_I_clr_regs_0_and2 term B end
  end
  net V0_ctr.holding_reg_6[1]
    gate V0_ctr.holding_reg_6_0_and2[1] term Q end
    gate V0_ctr.O_data_0[1] term B end
  end
  net V0_ctr.holding_reg_6[2]
    gate V0_ctr.holding_reg_6_0_and2[2] term Q end
    gate V0_ctr.O_data_0[2] term B end
  end
  net V0_ctr.holding_reg_6[3]
    gate V0_ctr.holding_reg_6_0_and2[3] term Q end
    gate V0_ctr.O_data_0[3] term B end
  end
  net V0_ctr.holding_reg_6[4]
    gate V0_ctr.holding_reg_6_0_and2[4] term Q end
    gate V0_ctr.O_data_0[4] term B end
  end
  net V0_ctr.holding_reg_6[5]
    gate V0_ctr.holding_reg_6_0_and2[5] term Q end
    gate V0_ctr.O_data_0[5] term B end
  end
  net V0_ctr.holding_reg_6[6]
    gate V0_ctr.holding_reg_6_0_and2[6] term Q end
    gate V0_ctr.O_data_0[6] term B end
  end
  net V0_ctr.holding_reg_6[7]
    gate V0_ctr.holding_reg_6_0_and2[7] term Q end
    gate V0_ctr.O_data_0[7] term B end
  end
  net V0_ctr.holding_reg_6[8]
    gate V0_ctr.holding_reg_6_0_and2[8] term Q end
    gate V0_ctr.O_data_0[8] term B end
  end
  net V0_ctr.holding_reg_6[9]
    gate V0_ctr.holding_reg_6_0_and2[9] term Q end
    gate V0_ctr.O_data_0[9] term B end
  end
  net V0_ctr.holding_reg_6[10]
    gate V0_ctr.holding_reg_6_0_and2[10] term Q end
    gate V0_ctr.O_data_0[10] term B end
  end
  net V0_ctr.holding_reg_6[11]
    gate V0_ctr.holding_reg_6_0_and2[11] term Q end
    gate V0_ctr.O_data_0[11] term B end
  end
  net V0_ctr.holding_reg_6[12]
    gate V0_ctr.holding_reg_6_0_and2[12] term Q end
    gate V0_ctr.O_data_0[12] term B end
  end
  net V0_ctr.holding_reg_6[13]
    gate V0_ctr.holding_reg_6_0_and2[13] term Q end
    gate V0_ctr.O_data_0[13] term B end
  end
  net V0_ctr.holding_reg_6[14]
    gate V0_ctr.holding_reg_6_0_and2[14] term Q end
    gate V0_ctr.O_data_0[14] term B end
  end
  net V0_ctr.holding_reg_6[15]
    gate V0_ctr.holding_reg_6_0_and2[15] term Q end
    gate V0_ctr.O_data_0[15] term B end
  end
  net V0_ctr.holding_reg_6[16]
    gate V0_ctr.holding_reg_6_0_and2[16] term Q end
    gate V0_ctr.O_data_0[16] term B end
  end
  net V0_ctr.N_90
    gate V0_ctr.un1_I_clr_regs_0_and2 term Q end
    gate V0_ctr.un1_I_clr_regs_0 term B end
  end
  net V0_ctr.N_91_i
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate V0_ctr.un1_I_clr_regs_0 term C end
  end
  net V0_ctr.ctr_reg_6[0]
    gate V0_ctr.ctr_reg_6_0_and2[0] term Q end
    gate V0_ctr.ctr_reg[0] term QD end
  end
  net V0_ctr.ctr_reg_6[1]
    gate V0_ctr.ctr_reg_6_0_and2[1] term Q end
    gate V0_ctr.ctr_reg[1] term QD end
  end
  net V0_ctr.ctr_reg_6[2]
    gate V0_ctr.ctr_reg_6_0_and2[2] term Q end
    gate V0_ctr.ctr_reg[2] term QD end
  end
  net V0_ctr.ctr_reg_6[3]
    gate V0_ctr.ctr_reg_6_0_and2[3] term Q end
    gate V0_ctr.ctr_reg[3] term QD end
  end
  net V0_ctr.ctr_reg_6[4]
    gate V0_ctr.ctr_reg_6_0_and2[4] term Q end
    gate V0_ctr.ctr_reg[4] term QD end
  end
  net V0_ctr.ctr_reg_6[5]
    gate V0_ctr.ctr_reg_6_0_and2[5] term Q end
    gate V0_ctr.ctr_reg[5] term QD end
  end
  net V0_ctr.ctr_reg_6[6]
    gate V0_ctr.ctr_reg_6_0_and2[6] term Q end
    gate V0_ctr.ctr_reg[6] term QD end
  end
  net V0_ctr.ctr_reg_6[7]
    gate V0_ctr.ctr_reg_6_0_and2[7] term Q end
    gate V0_ctr.ctr_reg[7] term QD end
  end
  net V0_ctr.ctr_reg_6[8]
    gate V0_ctr.ctr_reg_6_0_and2[8] term Q end
    gate V0_ctr.ctr_reg[8] term QD end
  end
  net V0_ctr.ctr_reg_6[9]
    gate V0_ctr.ctr_reg_6_0_and2[9] term Q end
    gate V0_ctr.ctr_reg[9] term QD end
  end
  net V0_ctr.ctr_reg_6[10]
    gate V0_ctr.ctr_reg_6_0_and2[10] term Q end
    gate V0_ctr.ctr_reg[10] term QD end
  end
  net V0_ctr.ctr_reg_6[11]
    gate V0_ctr.ctr_reg_6_0_and2[11] term Q end
    gate V0_ctr.ctr_reg[11] term QD end
  end
  net V0_ctr.ctr_reg_6[12]
    gate V0_ctr.ctr_reg_6_0_and2[12] term Q end
    gate V0_ctr.ctr_reg[12] term QD end
  end
  net V0_ctr.ctr_reg_6[13]
    gate V0_ctr.ctr_reg_6_0_and2[13] term Q end
    gate V0_ctr.ctr_reg[13] term QD end
  end
  net V0_ctr.ctr_reg_6[14]
    gate V0_ctr.ctr_reg_6_0_and2[14] term Q end
    gate V0_ctr.ctr_reg[14] term QD end
  end
  net V0_ctr.ctr_reg_6[15]
    gate V0_ctr.ctr_reg_6_0_and2[15] term Q end
    gate V0_ctr.ctr_reg[15] term QD end
  end
  net V0_ctr.ctr_reg_6[16]
    gate V0_ctr.ctr_reg_6_0_and2[16] term Q end
    gate V0_ctr.ctr_reg[16] term QD end
  end
  net V0_ctr.N_110
    gate V0_ctr.G_39 term Q end
    gate I_658 term A end
    gate I_655 term A end
  end
  net V0_ctr.un6_ctr_reg_1.CO1
    gate V0_ctr.un6_ctr_reg_1.CO1 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO2 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO2
    gate V0_ctr.un6_ctr_reg_1.CO2 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO3
    gate V0_ctr.un6_ctr_reg_1.CO6 term CO3 end
    gate V0_ctr.un6_ctr_reg_1.CO4 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO4
    gate V0_ctr.un6_ctr_reg_1.CO4 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO5 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO5
    gate V0_ctr.un6_ctr_reg_1.CO5 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO6
    gate V0_ctr.un6_ctr_reg_1.CO6 term CO6 end
    gate V0_ctr.un6_ctr_reg_1.CO7 term A end
    gate V0_ctr.un6_ctr_reg_1.CO12 term CI end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO7
    gate V0_ctr.un6_ctr_reg_1.CO7 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO8 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO8
    gate V0_ctr.un6_ctr_reg_1.CO8 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO9
    gate V0_ctr.un6_ctr_reg_1.CO12 term CO3 end
    gate V0_ctr.un6_ctr_reg_1.CO10 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO10
    gate V0_ctr.un6_ctr_reg_1.CO10 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO11 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO11
    gate V0_ctr.un6_ctr_reg_1.CO11 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO12
    gate V0_ctr.un6_ctr_reg_1.CO12 term CO6 end
    gate V0_ctr.un6_ctr_reg_1.CO13 term A end
    gate V0_ctr.un6_ctr_reg_1.CO15 term CI end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO13
    gate V0_ctr.un6_ctr_reg_1.CO13 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO14 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO14
    gate V0_ctr.un6_ctr_reg_1.CO14 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO15
    gate V0_ctr.un6_ctr_reg_1.CO15 term CO end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term E1 end
  end
  net idl_regs.B_DC90_48V_Enable_ON
    gate idl_regs.B_DC90_48V_Enable_ON term QZ end
    gate idl_regs.O_B_CNTRL_BC_48VDC_DC90_wstb_0_and3_0_and2 term A end
  end
  net idl_regs.AC_ENABLE_ON
    gate idl_regs.K1_ENABLE_ON term QZ end
    gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2 term A end
    gate idl_regs.O_B_SMC_CNTRL_BC_SWITCHED_AC_wstb_0_and3_0_and2 term A end
    gate idl_regs.O_K1_ON_wstb_0_and3_0_and2 term A end
  end
  net idl_regs.V48_ENABLE_ON
    gate idl_regs.V48_ENABLE_ON term QZ end
    gate idl_regs.O_V48_ON_wstb_0_and3_0_and2 term B end
    gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2_268 term A end
    gate idl_regs.O_SMC_CNTRL_JAG_48VDC_ON_wstb_0_and3_0_and2 term B end
  end
  net idl_regs.N_798
    gate idl_regs.r_data_0_0_and2[0] term Q end
    gate idl_regs.r_data_0_0[0] term A end
  end
  net idl_regs.N_799
    gate idl_regs.r_data_0_0_and2_0[0] term Q end
    gate idl_regs.r_data_0_0_0_627 term F end
  end
  net idl_regs.N_800_i
    gate idl_regs.r_data_0_0_and2_1[0] term Q end
    gate idl_regs.r_data_0_0_0_627 term C end
  end
  net idl_regs.N_801_i
    gate idl_regs.r_data_0_0_and2_2[0] term Q end
    gate idl_regs.r_data_0_0_0_627 term B end
  end
  net idl_regs.N_802
    gate idl_regs.r_data_0_0_and2_3[0] term Q end
    gate idl_regs.r_data_0_0_0_627 term E end
  end
  net idl_regs.N_803_i
    gate idl_regs.r_data_0_0_and2_4[0] term Q end
    gate idl_regs.r_data_0_0_0_628 term C end
  end
  net idl_regs.N_804
    gate idl_regs.r_data_0_0_and2_5[0] term Q end
    gate idl_regs.r_data_0_0_0_627 term D end
  end
  net idl_regs.N_805_i
    gate idl_regs.r_data_0_0_and2_6[0] term Q end
    gate idl_regs.r_data_0_0_0_627 term A end
  end
  net idl_regs.N_806_i
    gate idl_regs.r_data_0_0_and2_7[0] term Q end
    gate idl_regs.r_data_0_0_0_628 term B end
  end
  net idl_regs.N_807
    gate idl_regs.r_data_0_0_and2_8[0] term Q end
    gate idl_regs.r_data_0_0_0_628 term A end
  end
  net idl_regs.N_808_i
    gate idl_regs.r_data_0_0_and2_9[0] term Q end
    gate idl_regs.r_data_0_0_0_628 term D end
  end
  net idl_regs.N_809
    gate idl_regs.r_data_0_0_and2[1] term Q end
    gate idl_regs.r_data_0_0_1_619 term A end
  end
  net idl_regs.N_810
    gate idl_regs.r_data_0_0_and2_0[1] term Q end
    gate idl_regs.r_data_0_0[1] term C end
  end
  net idl_regs.N_811
    gate idl_regs.r_data_0_0_and2_1[1] term Q end
    gate idl_regs.r_data_0_0_1_615 term A end
  end
  net idl_regs.N_812
    gate idl_regs.r_data_0_0_and2_2[1] term Q end
    gate idl_regs.r_data_0_0[1] term B end
  end
  net idl_regs.N_813
    gate idl_regs.r_data_0_0_and2_3[1] term Q end
    gate idl_regs.r_data_0_0_1_615 term B end
  end
  net idl_regs.N_814
    gate idl_regs.r_data_0_0_and2_4[1] term Q end
    gate idl_regs.r_data_0_0_1_619 term C end
  end
  net idl_regs.N_815
    gate idl_regs.r_data_0_0_and2_5[1] term Q end
    gate idl_regs.r_data_0_0_1_619 term B end
  end
  net idl_regs.N_816
    gate idl_regs.r_data_0_0_and2[2] term Q end
    gate idl_regs.r_data_0_0_2_591 term A end
  end
  net idl_regs.N_817
    gate idl_regs.r_data_0_0_and2_0[2] term Q end
    gate idl_regs.r_data_0_0_2_590 term B end
  end
  net idl_regs.N_818
    gate idl_regs.r_data_0_0_and2[3] term Q end
    gate idl_regs.r_data_0_0_3_572 term A end
  end
  net idl_regs.N_819
    gate idl_regs.r_data_0_0_and2_0[3] term Q end
    gate idl_regs.r_data_0_0_3_571 term B end
  end
  net idl_regs.N_820
    gate idl_regs.r_data_0_0_and2[4] term Q end
    gate idl_regs.r_data_0_0_4_553 term A end
  end
  net idl_regs.BC_TACH1_CTL_2
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2 term Q end
    gate idl_regs.O_BC_TACH1_CTL term QD end
  end
  net idl_regs.BC_TACH0_CTL_2
    gate idl_regs.BC_TACH0_CTL_2_0_and2_0_and2 term Q end
    gate idl_regs.O_BC_TACH0_CTL term QD end
  end
  net idl_regs.AUX_3_CTL_wstb
    gate idl_regs.AUX_3_CTL_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_AUX_3_CTL[0] term QC end
    gate idl_regs.O_AUX_3_CTL[1] term QC end
  end
  net idl_regs.AUX_2_CTL_wstb
    gate idl_regs.AUX_2_CTL_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_AUX_2_CTL[1] term QC end
    gate idl_regs.O_AUX_2_CTL[0] term QC end
  end
  net idl_regs.AUX_1_CTL_wstb
    gate idl_regs.AUX_1_CTL_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_AUX_1_CTL[1] term QC end
    gate idl_regs.O_AUX_1_CTL[0] term QC end
  end
  net idl_regs.AUX_0_CTL_wstb
    gate idl_regs.AUX_0_CTL_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_AUX_0_CTL[1] term QC end
    gate idl_regs.O_AUX_0_CTL[0] term QC end
  end
  net idl_regs.AUX_FAN_CTL_wstb
    gate idl_regs.AUX_FAN_CTL_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_AUX_FAN_CTL[1] term QC end
    gate idl_regs.O_AUX_FAN_CTL[0] term QC end
  end
  net idl_regs.CTR_CTL_wstb
    gate idl_regs.CTR_CTL_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_CTR_CTL term QC end
  end
  net idl_regs.CLR_LOCK_OUT_wstb
    gate idl_regs.CLR_LOCK_OUT_wstb_0_and3_0_and2 term Q end
    gate I_686 term A end
    gate I_683 term A end
  end
  net idl_regs.B_DC90_48V_Enable_wstb
    gate idl_regs.B_DC90_48V_Enable_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_B_DC90_48V_Enable term QC end
  end
  net idl_regs.K1_ENABLE_wstb
    gate idl_regs.K1_ENABLE_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_K1_ENABLE term QC end
  end
  net idl_regs.V48_ENABLE_wstb
    gate idl_regs.V48_ENABLE_wstb_0_and3_0_and2 term Q end
    gate idl_regs.O_V48_ENABLE term QC end
  end
  net idl_regs.N_881
    gate idl_regs.G_519 term Q end
    gate idl_regs.G_521 term A end
    gate idl_regs.G_528 term B end
  end
  net idl_regs.N_882
    gate idl_regs.G_521 term Q end
    gate idl_regs.G_565 term A end
    gate idl_regs.G_559 term A end
    gate idl_regs.G_532 term B end
    gate idl_regs.G_524 term B end
  end
  net idl_regs.N_883
    gate idl_regs.G_522 term Q end
    gate idl_regs.G_525 term A end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term B end
    gate idl_regs.G_537 term A end
    gate idl_regs.G_557 term A end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term C end
  end
  net idl_regs.N_884
    gate idl_regs.G_523 term Q end
    gate idl_regs.G_531 term A end
    gate idl_regs.G_530 term B end
  end
  net idl_regs.N_885
    gate idl_regs.G_524 term Q end
    gate idl_regs.G_544 term A end
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and3_0_and2 term A end
    gate idl_regs.G_537 term B end
    gate idl_regs.G_536 term A end
  end
  net idl_regs.N_886
    gate idl_regs.G_525 term Q end
    gate idl_regs.G_554 term A end
    gate idl_regs.G_542 term A end
    gate idl_regs.G_558 term A end
    gate idl_regs.G_559 term B end
    gate idl_regs.O_SMC_MON_PDU_JAG_48V_GOOD_rstb_0_and2_0_and2_1 term B end
  end
  net idl_regs.N_887
    gate idl_regs.G_526 term Q end
    gate idl_regs.G_543 term A end
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term C end
    gate un198_noalloc_rdata_0_437 term B end
    gate idl_regs.G_536 term B end
  end
  net idl_regs.N_888
    gate idl_regs.G_527 term Q end
    gate idl_regs.G_533 term A end
    gate V0_LO_rstb_i term A end
    gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 term A end
    gate idl_regs.G_546 term B end
  end
  net idl_regs.N_889
    gate idl_regs.G_528 term Q end
    gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2 term A end
    gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2 term C end
    gate idl_regs.G_535 term B end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term A end
    gate idl_regs.G_558 term B end
    gate N_290_i term A end
  end
  net idl_regs.N_890
    gate idl_regs.G_529 term Q end
    gate idl_regs.G_541 term A end
    gate idl_regs.G_544 term B end
    gate idl_regs.G_555 term A end
  end
  net idl_regs.N_891
    gate idl_regs.G_530 term Q end
    gate idl_regs.AUX_FAN_CTL_wstb_0_and3_0_and2 term A end
    gate idl_regs.AUX_3_CTL_wstb_0_and3_0_and2 term A end
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and3_0_and2 term C end
    gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_0[1] term C end
    gate idl_regs.r_data_0_0_and2_1[1] term C end
    gate idl_regs.G_547 term A end
    gate idl_regs.r_data_0_0_and2_3[0] term C end
    gate idl_regs.r_data_0_0_and2_2[0] term C end
    gate un132_noalloc_rdata[0] term C end
  end
  net idl_regs.N_892
    gate idl_regs.G_531 term Q end
    gate idl_regs.AUX_1_CTL_wstb_0_and3_0_and2 term A end
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_2 term A end
    gate idl_regs.O_V48_ON_wstb_0_and3_0_and2 term A end
    gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2 term C end
    gate idl_regs.O_B_SMC_CNTRL_BC_SWITCHED_AC_wstb_0_and3_0_and2 term C end
    gate idl_regs.r_data_0_0_and2_2[1] term C end
    gate idl_regs.r_data_0_0_and2_4[0] term C end
    gate un253_noalloc_rdata[0] term C end
    gate un241_noalloc_rdata[0] term C end
    gate G_139 term A end
    gate N_292_i term A end
  end
  net idl_regs.N_893
    gate idl_regs.G_532 term Q end
    gate idl_regs.CLR_LOCK_OUT_wstb_0_and3_0_and2 term C end
    gate idl_regs.CTR_CTL_wstb_0_and3_0_and2 term A end
    gate idl_regs.G_542 term B end
    gate idl_regs.G_556 term A end
  end
  net idl_regs.N_894
    gate idl_regs.G_533 term Q end
    gate idl_regs.AUX_2_CTL_wstb_0_and3_0_and2 term A end
    gate idl_regs.O_K1_ON_wstb_0_and3_0_and2 term C end
    gate I2_LO_rstb_i term A end
    gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2_277 term B end
    gate idl_regs.O_SMC_CNTRL_JAG_48VDC_ON_wstb_0_and3_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_4[1] term C end
    gate idl_regs.r_data_0_0_and2_8[0] term C end
    gate un235_noalloc_rdata[0] term C end
    gate un229_noalloc_rdata_i[0] term C end
    gate G_140 term A end
    gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 term A end
  end
  net idl_regs.N_895
    gate idl_regs.G_534 term Q end
    gate idl_regs.G_538 term A end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term C end
    gate N_292_i term C end
  end
  net idl_regs.N_896
    gate idl_regs.G_535 term Q end
    gate idl_regs.G_555 term B end
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term A end
    gate idl_regs.G_557 term B end
    gate un198_noalloc_rdata_i[0] term A end
  end
  net idl_regs.N_897
    gate idl_regs.G_536 term Q end
    gate BC_TACH0_CTR_LO_rstb_i term A end
    gate idl_regs.O_BC_TACH0_CTR_HI_rstb_0_and2_0_and2 term A end
    gate BC_TACH1_CTR_LO_rstb_i term A end
    gate idl_regs.G_547 term B end
    gate idl_regs.BC_TACH0_LOCK_OUT_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 term B end
  end
  net idl_regs.N_898
    gate idl_regs.G_537 term Q end
    gate idl_regs.r_data_0_0_and2_0[1] term A end
    gate idl_regs.r_data_0_0_and2_2[1] term A end
    gate idl_regs.r_data_0_0_and2_4[1] term A end
    gate idl_regs.r_data_0_0_and2_5[1] term A end
    gate idl_regs.r_data_0_0_and2_8[0] term A end
    gate idl_regs.r_data_0_0_and2_9[0] term A end
    gate idl_regs.r_data_0_0_and2_4[0] term A end
    gate idl_regs.r_data_0_0_and2_7[0] term A end
    gate idl_regs.r_data_0_0_and2_1[0] term A end
    gate idl_regs.r_data_0_0_and2_2[0] term A end
  end
  net idl_regs.N_899
    gate idl_regs.G_538 term Q end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_2 term B end
    gate idl_regs.G_554 term B end
    gate idl_regs.O_BC_TACH1_CTR_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term A end
  end
  net idl_regs.N_900
    gate idl_regs.G_539 term Q end
    gate idl_regs.AUX_0_CTL_wstb_0_and3_0_and2 term A end
    gate I1_LO_rstb_i term A end
    gate idl_regs.O_BC_TACH1_CTR_HI_rstb_0_and2_0_and2 term B end
    gate idl_regs.O_B_CNTRL_BC_48VDC_DC90_wstb_0_and3_0_and2 term C end
    gate idl_regs.r_data_0_0_and2_5[1] term C end
    gate idl_regs.r_data_0_0_and2_9[0] term C end
    gate un247_noalloc_rdata[0] term C end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term A end
  end
  net idl_regs.N_901
    gate idl_regs.G_540 term Q end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term C end
    gate idl_regs.G_564 term A end
    gate BC_TACH1_CTR_LO_rstb_i term C end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2_435 term B end
  end
  net idl_regs.N_902
    gate idl_regs.G_541 term Q end
    gate idl_regs.CLR_LOCK_OUT_wstb_0_and3_0_and2 term B end
    gate idl_regs.CTR_CTL_wstb_0_and3_0_and2 term C end
    gate idl_regs.G_565 term B end
    gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2_268 term B end
    gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2_277 term A end
  end
  net idl_regs.N_903
    gate idl_regs.G_542 term Q end
    gate V0_LO_rstb_i term B end
    gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_0[0] term A end
    gate idl_regs.G_560 term B end
  end
  net idl_regs.N_904
    gate idl_regs.G_543 term Q end
    gate idl_regs.O_BC_TACH1_CTR_HI_rstb_0_and2_0_and2 term C end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term C end
    gate N_290_i term C end
    gate idl_regs.G_556 term B end
  end
  net idl_regs.N_905
    gate idl_regs.G_544 term Q end
    gate idl_regs.V48_ENABLE_wstb_0_and3_0_and2 term A end
    gate idl_regs.K1_ENABLE_wstb_0_and3_0_and2 term A end
    gate idl_regs.AUX_0_CTL_wstb_0_and3_0_and2 term B end
    gate idl_regs.AUX_1_CTL_wstb_0_and3_0_and2 term B end
    gate idl_regs.AUX_2_CTL_wstb_0_and3_0_and2 term B end
    gate idl_regs.AUX_3_CTL_wstb_0_and3_0_and2 term B end
  end
  net idl_regs.N_906
    gate idl_regs.G_545 term Q end
    gate idl_regs.V48_ENABLE_wstb_0_and3_0_and2 term B end
    gate idl_regs.B_DC90_48V_Enable_wstb_0_and3_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_7[0] term C end
    gate idl_regs.r_data_0_0_and2_5[0] term C end
    gate idl_regs.BC_TACH0_LOCK_OUT_rstb_0_and2_0_and2 term B end
    gate un198_noalloc_rdata_i[0] term B end
  end
  net idl_regs.N_907
    gate idl_regs.G_546 term Q end
    gate idl_regs.O_BC_TACH0_CTR_HI_rstb_0_and2_0_and2 term B end
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term B end
    gate N_291_i term C end
    gate un192_noalloc_rdata_0_and2_0_428 term B end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2_445 term B end
  end
  net idl_regs.N_908
    gate idl_regs.G_547 term Q end
    gate idl_regs.r_data_0_0_and2[4] term B end
    gate idl_regs.r_data_0_0_and2[3] term B end
    gate idl_regs.r_data_0_0_and2[2] term B end
    gate idl_regs.r_data_0_0_and2[1] term B end
    gate idl_regs.r_data_0_0_and2[0] term B end
  end
  net idl_regs.N_913
    gate idl_regs.G_553 term Q end
    gate idl_regs.CTR_CTL_wstb_0_and3_0_and2 term B end
    gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_0[0] term C end
  end
  net idl_regs.N_914
    gate idl_regs.G_554 term Q end
    gate I1_LO_rstb_i term B end
    gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 term B end
    gate I2_LO_rstb_i term B end
    gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 term B end
  end
  net idl_regs.N_915
    gate idl_regs.G_555 term Q end
    gate idl_regs.B_DC90_48V_Enable_wstb_0_and3_0_and2 term B end
    gate idl_regs.O_B_CNTRL_BC_48VDC_DC90_wstb_0_and3_0_and2 term B end
    gate idl_regs.O_B_SMC_CNTRL_BC_SWITCHED_AC_wstb_0_and3_0_and2 term B end
    gate idl_regs.O_SMC_CNTRL_JAG_48VDC_ON_wstb_0_and3_0_and2 term C end
  end
  net idl_regs.N_916
    gate idl_regs.G_556 term Q end
    gate GEN_FREQ_CTR_LO_rstb_i term B end
    gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 term B end
    gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 term B end
    gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 term A end
  end
  net idl_regs.N_917
    gate idl_regs.G_557 term Q end
    gate idl_regs.r_data_0_0_and2_5[0] term A end
    gate un247_noalloc_rdata[0] term A end
    gate un241_noalloc_rdata[0] term A end
    gate un229_noalloc_rdata_i[0] term A end
  end
  net idl_regs.N_918
    gate idl_regs.G_558 term Q end
    gate un132_noalloc_rdata[0] term A end
    gate un235_noalloc_rdata[0] term A end
    gate un253_noalloc_rdata[0] term A end
    gate N_291_i term A end
  end
  net idl_regs.N_919
    gate idl_regs.G_559 term Q end
    gate idl_regs.r_data_0_0_and2_1[1] term A end
    gate idl_regs.r_data_0_0_and2_3[0] term A end
    gate G_139 term B end
    gate G_140 term B end
  end
  net idl_regs.N_920
    gate idl_regs.G_560 term Q end
    gate idl_regs.r_data_0_0_and2_0[3] term B end
    gate idl_regs.r_data_0_0_and2_0[2] term B end
    gate idl_regs.r_data_0_0_and2_3[1] term B end
    gate idl_regs.r_data_0_0_and2_6[0] term B end
  end
  net idl_regs.N_923
    gate idl_regs.G_563 term Q end
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_631 term A end
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and3_0_and2 term B end
  end
  net idl_regs.N_924
    gate idl_regs.G_564 term Q end
    gate idl_regs.K1_ENABLE_wstb_0_and3_0_and2 term B end
    gate BC_TACH0_CTR_LO_rstb_i term B end
    gate idl_regs.r_data_0_0_and2_1[0] term C end
  end
  net idl_regs.N_925
    gate idl_regs.G_565 term Q end
    gate idl_regs.AUX_FAN_CTL_wstb_0_and3_0_and2 term B end
    gate idl_regs.O_V48_ON_wstb_0_and3_0_and2 term C end
    gate idl_regs.O_K1_ON_wstb_0_and3_0_and2 term B end
  end
  net idl_regs.SMC_MON_BC_FAN1_STATE_rstb_1
    gate idl_regs.O_SMC_MON_PDU_JAG_48V_GOOD_rstb_0_and2_0_and2_1 term Q end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term B end
    gate un210_noalloc_rdata_0_and2_0_421 term A end
  end
  net idl_regs.BC_TACH0_CTL_2_2
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_2 term Q end
    gate idl_regs.BC_TACH0_CTL_2_0_and2_0_and2 term C end
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2 term C end
  end
  net N_296
    gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2_268 term Q end
    gate idl_regs.O_B_CNTRL_BC_48VDC_wstb_0_and3_0_and2 term B end
  end
  net N_305
    gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2_277 term Q end
    gate idl_regs.O_SMC_CNTRL_JAG_SWITCHED_AC_wstb_0_and2_0_and2 term B end
  end
  net N_318
    gate idl_regs.O_address_match_0_i_or2_290 term Q end
    gate idl_regs.N_933_i term D end
  end
  net N_321
    gate I1_ctr.un1_I_clr_regs_0_and2_0_293 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_302 term A end
  end
  net N_323
    gate I1_ctr.un1_I_clr_regs_0_and2_0_295 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_301 term A end
  end
  net N_325
    gate I1_ctr.un1_I_clr_regs_0_and2_0_297 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_300 term A end
  end
  net N_327
    gate I1_ctr.un1_I_clr_regs_0_and2_0_299 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term D end
  end
  net N_328_i
    gate I1_ctr.un1_I_clr_regs_0_and2_0_300 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_329_i
    gate I1_ctr.un1_I_clr_regs_0_and2_0_301 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_330
    gate I1_ctr.un1_I_clr_regs_0_and2_0_302 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_303 term A end
  end
  net N_331
    gate I1_ctr.un1_I_clr_regs_0_and2_0_303 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_337
    gate I2_ctr.un1_I_clr_regs_0_and2_0_309 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_318 term A end
  end
  net N_339
    gate I2_ctr.un1_I_clr_regs_0_and2_0_311 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_317 term A end
  end
  net N_341
    gate I2_ctr.un1_I_clr_regs_0_and2_0_313 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_316 term A end
  end
  net N_343
    gate I2_ctr.un1_I_clr_regs_0_and2_0_315 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term D end
  end
  net N_344_i
    gate I2_ctr.un1_I_clr_regs_0_and2_0_316 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_345_i
    gate I2_ctr.un1_I_clr_regs_0_and2_0_317 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_346
    gate I2_ctr.un1_I_clr_regs_0_and2_0_318 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_319 term A end
  end
  net N_347
    gate I2_ctr.un1_I_clr_regs_0_and2_0_319 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_353
    gate V0_ctr.un1_I_clr_regs_0_and2_0_325 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_334 term A end
  end
  net N_355
    gate V0_ctr.un1_I_clr_regs_0_and2_0_327 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_333 term A end
  end
  net N_357
    gate V0_ctr.un1_I_clr_regs_0_and2_0_329 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_332 term A end
  end
  net N_359
    gate V0_ctr.un1_I_clr_regs_0_and2_0_331 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term D end
  end
  net N_360_i
    gate V0_ctr.un1_I_clr_regs_0_and2_0_332 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_361_i
    gate V0_ctr.un1_I_clr_regs_0_and2_0_333 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_362
    gate V0_ctr.un1_I_clr_regs_0_and2_0_334 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_335 term A end
  end
  net N_363
    gate V0_ctr.un1_I_clr_regs_0_and2_0_335 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_368
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_340 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_355 term A end
  end
  net N_370
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_342 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_354 term A end
  end
  net N_372
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_344 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_353 term A end
  end
  net N_374
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_346 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_352 term A end
  end
  net N_378
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_350 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_358 term A end
  end
  net N_380_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_352 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_381
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_353 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term F end
  end
  net N_382_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_354 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net N_383_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_355 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_386
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_358 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_390
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_378 term A end
  end
  net N_392
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_364 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_377 term A end
  end
  net N_394
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_376 term A end
  end
  net N_396
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_368 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_375 term A end
  end
  net N_398
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_370 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_374 term A end
  end
  net N_402
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_374 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_381 term A end
  end
  net N_403_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_375 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_404
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_376 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term F end
  end
  net N_405_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_377 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net N_406_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_378 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_409
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_381 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_413
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_385 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_395 term A end
  end
  net N_415
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_387 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_394 term A end
  end
  net N_417
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_389 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_393 term A end
  end
  net N_419
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_391 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_392 term A end
  end
  net N_420_i
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_392 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net N_421
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_393 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_422_i
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_394 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_423_i
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0_395 term Q end
    gate tach1_freq_ctr.un1_I_clr_regs_0_and2_0 term D end
  end
  net N_428
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_400 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_410 term A end
  end
  net N_430
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_402 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_409 term A end
  end
  net N_432
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_404 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_408 term A end
  end
  net N_434
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_406 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_407 term A end
  end
  net N_435_i
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_407 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net N_436
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_408 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_437_i
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_409 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_438_i
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0_410 term Q end
    gate tach0_freq_ctr.un1_I_clr_regs_0_and2_0 term D end
  end
  net N_443
    gate valid_read_0_and2_415 term Q end
    gate valid_read_0_and2_418 term C end
  end
  net N_445_i
    gate valid_read_0_and2_417 term Q end
    gate valid_read_0_and2 term D end
  end
  net N_446_i
    gate valid_read_0_and2_418 term Q end
    gate valid_read_0_and2 term C end
  end
  net N_449
    gate un210_noalloc_rdata_0_and2_0_421 term Q end
    gate N_292_i term B end
  end
  net N_456
    gate un192_noalloc_rdata_0_and2_0_428 term Q end
    gate N_290_i term B end
  end
  net N_463
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2_435 term Q end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term B end
  end
  net N_465
    gate un198_noalloc_rdata_0_437 term Q end
    gate un198_noalloc_rdata_i[0] term C end
  end
  net N_473
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2_445 term Q end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term B end
  end
  net N_510_i
    gate noalloc_rdata_29_0_482 term Q end
    gate noalloc_rdata_29_0_486 term B end
  end
  net N_513_i
    gate noalloc_rdata_29_0_485 term Q end
    gate noalloc_rdata_29_i[0] term C end
  end
  net N_514_i
    gate noalloc_rdata_29_0_486 term Q end
    gate noalloc_rdata_29_i[0] term B end
  end
  net N_519_i
    gate noalloc_rdata_29_0_491 term Q end
    gate noalloc_rdata_29_i[0] term A end
  end
  net N_524_i
    gate noalloc_rdata_18_1_496 term Q end
    gate noalloc_rdata_18_1_500 term B end
  end
  net N_527_i
    gate noalloc_rdata_18_1_499 term Q end
    gate noalloc_rdata_18[1] term F end
  end
  net N_528_i
    gate noalloc_rdata_18_1_500 term Q end
    gate noalloc_rdata_18[1] term E end
  end
  net N_533_i
    gate noalloc_rdata_18_1_505 term Q end
    gate noalloc_rdata_18[1] term D end
  end
  net N_536
    gate G_87_508 term Q end
    gate N_110_i term B end
  end
  net N_543_i
    gate G_87_515 term Q end
    gate N_110_i term F end
  end
  net N_544_i
    gate G_87_516 term Q end
    gate N_110_i term E end
  end
  net N_547
    gate noalloc_rdata_6_519 term Q end
    gate noalloc_rdata_6_530 term D end
  end
  net N_557_i
    gate noalloc_rdata_6_529 term Q end
    gate noalloc_rdata_6_531 term A end
  end
  net N_558_i
    gate noalloc_rdata_6_530 term Q end
    gate noalloc_rdata[6] term E end
  end
  net N_559_i
    gate noalloc_rdata_6_531 term Q end
    gate noalloc_rdata[6] term D end
  end
  net N_562
    gate noalloc_rdata_5_534 term Q end
    gate noalloc_rdata[5] term B end
  end
  net N_565
    gate noalloc_rdata_5_537 term Q end
    gate noalloc_rdata_5_544 term C end
  end
  net N_571_i
    gate noalloc_rdata_5_543 term Q end
    gate noalloc_rdata_5_545 term A end
  end
  net N_572_i
    gate noalloc_rdata_5_544 term Q end
    gate noalloc_rdata[5] term E end
  end
  net N_573_i
    gate noalloc_rdata_5_545 term Q end
    gate noalloc_rdata[5] term D end
  end
  net N_576
    gate idl_regs.r_data_0_0_4_548 term Q end
    gate idl_regs.r_data_0_0_4_549 term B end
  end
  net N_577_i
    gate idl_regs.r_data_0_0_4_549 term Q end
    gate idl_regs.r_data_0_0_4_552 term C end
  end
  net N_580
    gate idl_regs.r_data_0_0_4_552 term Q end
    gate idl_regs.r_data_0_0[4] term B end
  end
  net N_581
    gate idl_regs.r_data_0_0_4_553 term Q end
    gate idl_regs.r_data_0_0[4] term C end
  end
  net N_585_i
    gate idl_regs.r_data_0_0_4_557 term Q end
    gate idl_regs.r_data_0_0[4] term D end
  end
  net N_586_i
    gate idl_regs.r_data_0_0_4_558 term Q end
    gate idl_regs.r_data_0_0[4] term F end
  end
  net N_587_i
    gate idl_regs.r_data_0_0_4_559 term Q end
    gate idl_regs.r_data_0_0[4] term E end
  end
  net N_591
    gate noalloc_rdata_i_and2_7_563 term Q end
    gate N_110_i term D end
  end
  net N_592_i
    gate idl_regs.r_data_0_0_3_564 term Q end
    gate idl_regs.r_data_0_0_3_567 term D end
  end
  net N_595
    gate idl_regs.r_data_0_0_3_567 term Q end
    gate idl_regs.r_data_0_0_3_572 term C end
  end
  net N_599
    gate idl_regs.r_data_0_0_3_571 term Q end
    gate idl_regs.r_data_0_0[3] term B end
  end
  net N_600
    gate idl_regs.r_data_0_0_3_572 term Q end
    gate idl_regs.r_data_0_0[3] term C end
  end
  net N_604_i
    gate idl_regs.r_data_0_0_3_576 term Q end
    gate idl_regs.r_data_0_0[3] term D end
  end
  net N_605_i
    gate idl_regs.r_data_0_0_3_577 term Q end
    gate idl_regs.r_data_0_0[3] term F end
  end
  net N_606_i
    gate idl_regs.r_data_0_0_3_578 term Q end
    gate idl_regs.r_data_0_0[3] term E end
  end
  net N_612_i
    gate idl_regs.r_data_0_0_2_584 term Q end
    gate idl_regs.r_data_0_0_2_586 term D end
  end
  net N_614
    gate idl_regs.r_data_0_0_2_586 term Q end
    gate idl_regs.r_data_0_0_2_591 term C end
  end
  net N_618
    gate idl_regs.r_data_0_0_2_590 term Q end
    gate idl_regs.r_data_0_0[2] term B end
  end
  net N_619
    gate idl_regs.r_data_0_0_2_591 term Q end
    gate idl_regs.r_data_0_0[2] term C end
  end
  net N_623_i
    gate idl_regs.r_data_0_0_2_595 term Q end
    gate idl_regs.r_data_0_0[2] term D end
  end
  net N_624_i
    gate idl_regs.r_data_0_0_2_596 term Q end
    gate idl_regs.r_data_0_0[2] term F end
  end
  net N_625_i
    gate idl_regs.r_data_0_0_2_597 term Q end
    gate idl_regs.r_data_0_0[2] term E end
  end
  net N_630
    gate noalloc_rdata_i_and2_0_602 term Q end
    gate noalloc_rdata_i_and2_0_606 term B end
  end
  net N_634_i
    gate noalloc_rdata_i_and2_0_606 term Q end
    gate noalloc_rdata_i_and2_0_607 term A end
  end
  net N_635
    gate noalloc_rdata_i_and2_0_607 term Q end
    gate noalloc_rdata_i_and2_0_611 term A end
  end
  net N_639
    gate noalloc_rdata_i_and2_0_611 term Q end
    gate idl_regs.r_data_0_0[0] term D end
  end
  net N_642
    gate noalloc_rdata_i_and2_1_614 term Q end
    gate idl_regs.r_data_0_0[1] term D end
  end
  net N_643_i
    gate idl_regs.r_data_0_0_1_615 term Q end
    gate idl_regs.r_data_0_0[1] term F end
  end
  net N_647_i
    gate idl_regs.r_data_0_0_1_619 term Q end
    gate idl_regs.r_data_0_0[1] term E end
  end
  net N_655_i
    gate idl_regs.r_data_0_0_0_627 term Q end
    gate idl_regs.r_data_0_0[0] term E end
  end
  net N_656
    gate idl_regs.r_data_0_0_0_628 term Q end
    gate idl_regs.r_data_0_0[0] term B end
  end
  net N_659
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2_631 term Q end
    gate idl_regs.BC_TACH0_CTL_2_0_and2_0_and2 term B end
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2 term B end
  end
  net v0_sr.clkedge_i
    gate I_636 term Q end
    gate v0_sr.detedge term QD end
  end
  net i1_sr.clkedge_i
    gate I_637 term Q end
    gate i1_sr.detedge term QD end
  end
  net i2_sr.clkedge_i
    gate I_638 term Q end
    gate i2_sr.detedge term QD end
  end
  net main_sr.clkedge_i
    gate I_639 term Q end
    gate main_sr.detedge term QD end
  end
  net gen_freq_sr.clkedge_i
    gate I_640 term Q end
    gate gen_freq_sr.detedge term QD end
  end
  net tach0_sr.clkedge_i
    gate I_641 term Q end
    gate tach0_sr.detedge term QD end
  end
  net tach1_sr.clkedge_i
    gate I_642 term Q end
    gate tach1_sr.detedge term QD end
  end
  net B_SMC_CNTRL_BC_SWITCHED_AC_i
    gate I_643 term Q end
    gate B_SMC_CNTRL_BC_SWITCHED_AC_i_p term A end
  end
  net SMC_CNTRL_JAG_48VDC_ON_i
    gate I_644 term Q end
    gate SMC_CNTRL_JAG_48VDC_ON_i_p term A end
  end
  net SMC_CNTRL_JAG_SWITCHED_AC_i
    gate I_645 term Q end
    gate SMC_CNTRL_JAG_SWITCHED_AC_i_p term A end
  end
  net B_CNTRL_BC_48VDC_i
    gate I_646 term Q end
    gate B_CNTRL_BC_48VDC_i_p term A end
  end
  net B_CNTRL_BC_48VDC_DC90_i
    gate I_647 term Q end
    gate B_CNTRL_BC_48VDC_DC90_i_p term A end
  end
  net I_ale_i
    gate I_635 term Q end
    gate addr[12] term QC end
    gate addr[11] term QC end
    gate addr[10] term QC end
    gate addr[9] term QC end
    gate addr[8] term QC end
    gate addr[15] term QC end
    gate addr[14] term QC end
    gate addr[13] term QC end
  end
  net un85_noalloc_rdata_i[1]
    gate un85_noalloc_rdata_i[1] term Q end
    gate noalloc_rdata_i_and2_1_614 term A end
  end
  net N_284_i_i
    gate N_284_i term Q end
    gate noalloc_rdata_i_and2_1_614 term B end
  end
  net N_286_i_i
    gate N_286_i term Q end
    gate noalloc_rdata_i_and2_1_614 term C end
  end
  net un229_noalloc_rdata_i[0]
    gate un229_noalloc_rdata_i[0] term Q end
    gate noalloc_rdata_i_and2_0_611 term B end
  end
  net N_291_i
    gate N_291_i term Q end
    gate noalloc_rdata_i_and2_0_606 term D end
  end
  net N_289_i_i
    gate N_289_i term Q end
    gate noalloc_rdata_i_and2_0_606 term A end
  end
  net un198_noalloc_rdata_i_i[0]
    gate un198_noalloc_rdata_i[0] term Q end
    gate noalloc_rdata_i_and2_0_607 term C end
  end
  net N_290_i_i
    gate N_290_i term Q end
    gate noalloc_rdata_i_and2_0_602 term A end
  end
  net N_292_i_i
    gate N_292_i term Q end
    gate noalloc_rdata_i_and2_0_602 term B end
  end
  net freq_div_ctr_i_i[1]
    gate freq_div_ctr[1] term QZ end
    gate G_146 term C end
    gate un3_freq_div_ctr_1.SUM1 term A end
    gate un3_freq_div_ctr_1.CO6 term A0 end
    gate un3_freq_div_ctr_1.CO1 term B end
  end
  net freq_div_ctr_i_i[2]
    gate freq_div_ctr[2] term QZ end
    gate G_146 term B end
    gate un3_freq_div_ctr_1.SUM2 term A end
    gate un3_freq_div_ctr_1.CO6 term A1 end
    gate un3_freq_div_ctr_1.CO2 term B end
  end
  net MAIN_BLOWER_LO_rstb_i
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term Q end
    gate I_650 term A end
    gate G_77 term B end
    gate un25_noalloc_rdata_0_and2[6] term B end
    gate un25_noalloc_rdata[5] term B end
    gate un25_noalloc_rdata[4] term B end
    gate un25_noalloc_rdata[3] term B end
    gate un25_noalloc_rdata[2] term B end
    gate un25_noalloc_rdata[1] term B end
    gate un25_noalloc_rdata[0] term B end
  end
  net noalloc_rdata_29_i[0]
    gate noalloc_rdata_29_i[0] term Q end
    gate idl_regs.r_data_0_0[0] term C end
  end
  net freq_div_ctr_i_i[8]
    gate freq_div_ctr[8] term QZ end
    gate un3_freq_div_ctr_1.SUM8 term A end
    gate G_9_0_or2 term B end
  end
  net K1_ON_i_i
    gate K1_ON term QZ end
    gate K1_ON term FB end
    gate N_212_i term B end
    gate G_140 term C end
  end
  net V48_ON_i_i
    gate V48_ON term QZ end
    gate V48_ON term FB end
    gate N_211_i term B end
    gate G_139 term C end
  end
  net r15khz_clk_i
    gate I_649 term Q end
    gate r15khz_clk_0 term B end
  end
  net idl_regs.N_756_i
    gate idl_regs.N_756_i term Q end
    gate idl_regs.G_539 term A end
    gate idl_regs.CLR_LOCK_OUT_wstb_0_and3_0_and2 term A end
    gate GEN_FREQ_CTR_LO_rstb_i term A end
    gate idl_regs.G_560 term A end
    gate idl_regs.G_545 term B end
  end
  net idl_regs.N_933_i
    gate idl_regs.N_933_i term Q end
    gate idl_regs.G_534 term B end
    gate idl_regs.G_519 term A end
  end
  net I_alez
    gate I_alez_p term CK end
    gate addr[6] term QC end
    gate addr[5] term QC end
    gate addr[4] term QC end
    gate addr[3] term QC end
    gate addr[2] term QC end
    gate addr[1] term QC end
    gate addr[0] term QC end
    gate addr[7] term QC end
  end
  net IN_wrz
    gate IN_wr_p term Q end
    gate wstb_0_and2 term B end
  end
  net IN_rdz
    gate IN_rd_p term Q end
    gate idl_regs.G_526 term B end
    gate valid_read_0_and2 term B end
    gate idl_regs.G_522 term A end
  end
  net IN_psenz
    gate IN_psen_p term Q end
    gate valid_read_0_and2 term A end
    gate wstb_0_and2 term A end
  end
  net I_port2z[0]
    gate I_port2_p[0] term Q end
    gate addr[8] term QD end
  end
  net I_port2z[1]
    gate I_port2_p[1] term Q end
    gate addr[9] term QD end
  end
  net I_port2z[2]
    gate I_port2_p[2] term Q end
    gate addr[10] term QD end
  end
  net I_port2z[3]
    gate I_port2_p[3] term Q end
    gate addr[11] term QD end
  end
  net I_port2z[4]
    gate I_port2_p[4] term Q end
    gate addr[12] term QD end
  end
  net I_port2z[5]
    gate I_port2_p[5] term Q end
    gate addr[13] term QD end
  end
  net I_port2z[6]
    gate I_port2_p[6] term Q end
    gate addr[14] term QD end
  end
  net I_port2z[7]
    gate I_port2_p[7] term Q end
    gate addr[15] term QD end
  end
  net I_clkz
    gate I_clkz_p term CK end
    gate idl_regs.O_BC_TACH0_CTL term QC end
    gate idl_regs.O_BC_TACH1_CTL term QC end
    gate idl_regs.V48_ENABLE_ON term QC end
    gate idl_regs.K1_ENABLE_ON term QC end
    gate idl_regs.B_DC90_48V_Enable_ON term QC end
    gate V0_ctr.ctr_reg[1] term QC end
    gate V0_ctr.ctr_reg[0] term QC end
    gate V0_ctr.ctr_reg[16] term QC end
    gate V0_ctr.ctr_reg[15] term QC end
    gate V0_ctr.ctr_reg[14] term QC end
    gate V0_ctr.ctr_reg[13] term QC end
    gate V0_ctr.ctr_reg[12] term QC end
    gate V0_ctr.ctr_reg[11] term QC end
    gate V0_ctr.ctr_reg[10] term QC end
    gate V0_ctr.ctr_reg[9] term QC end
    gate V0_ctr.ctr_reg[8] term QC end
    gate V0_ctr.ctr_reg[7] term QC end
    gate V0_ctr.ctr_reg[6] term QC end
    gate V0_ctr.ctr_reg[5] term QC end
    gate V0_ctr.ctr_reg[4] term QC end
    gate V0_ctr.ctr_reg[3] term QC end
    gate V0_ctr.ctr_reg[2] term QC end
    gate V0_ctr.O_data[15] term QC end
    gate V0_ctr.O_data[14] term QC end
    gate V0_ctr.O_data[13] term QC end
    gate V0_ctr.O_data[12] term QC end
    gate V0_ctr.O_data[11] term QC end
    gate V0_ctr.O_data[10] term QC end
    gate V0_ctr.O_data[9] term QC end
    gate V0_ctr.O_data[8] term QC end
    gate V0_ctr.O_data[7] term QC end
    gate V0_ctr.O_data[6] term QC end
    gate V0_ctr.O_data[5] term QC end
    gate V0_ctr.O_data[4] term QC end
    gate V0_ctr.O_data[3] term QC end
    gate V0_ctr.O_data[2] term QC end
    gate V0_ctr.O_data[1] term QC end
    gate V0_ctr.shft_reg[1] term QC end
    gate V0_ctr.shft_reg[0] term QC end
    gate V0_ctr.O_data[16] term QC end
    gate I1_ctr.ctr_reg[11] term QC end
    gate I1_ctr.ctr_reg[10] term QC end
    gate I1_ctr.ctr_reg[9] term QC end
    gate I1_ctr.ctr_reg[8] term QC end
    gate I1_ctr.ctr_reg[7] term QC end
    gate I1_ctr.ctr_reg[6] term QC end
    gate I1_ctr.ctr_reg[5] term QC end
    gate I1_ctr.ctr_reg[4] term QC end
    gate I1_ctr.ctr_reg[3] term QC end
    gate I1_ctr.ctr_reg[2] term QC end
    gate I1_ctr.ctr_reg[1] term QC end
    gate I1_ctr.ctr_reg[0] term QC end
    gate I1_ctr.O_data[10] term QC end
    gate I1_ctr.O_data[9] term QC end
    gate I1_ctr.O_data[8] term QC end
    gate I1_ctr.O_data[7] term QC end
    gate I1_ctr.O_data[6] term QC end
    gate I1_ctr.O_data[5] term QC end
    gate I1_ctr.O_data[4] term QC end
    gate I1_ctr.O_data[3] term QC end
    gate I1_ctr.O_data[2] term QC end
    gate I1_ctr.O_data[1] term QC end
    gate I1_ctr.ctr_reg[16] term QC end
    gate I1_ctr.ctr_reg[15] term QC end
    gate I1_ctr.ctr_reg[14] term QC end
    gate I1_ctr.ctr_reg[13] term QC end
    gate I1_ctr.ctr_reg[12] term QC end
    gate I1_ctr.shft_reg[1] term QC end
    gate I1_ctr.shft_reg[0] term QC end
    gate I1_ctr.O_data[16] term QC end
    gate I1_ctr.O_data[15] term QC end
    gate I1_ctr.O_data[14] term QC end
    gate I1_ctr.O_data[13] term QC end
    gate I1_ctr.O_data[12] term QC end
    gate I1_ctr.O_data[11] term QC end
    gate I2_ctr.ctr_reg[6] term QC end
    gate I2_ctr.ctr_reg[5] term QC end
    gate I2_ctr.ctr_reg[4] term QC end
    gate I2_ctr.ctr_reg[3] term QC end
    gate I2_ctr.ctr_reg[2] term QC end
    gate I2_ctr.ctr_reg[1] term QC end
    gate I2_ctr.ctr_reg[0] term QC end
    gate I2_ctr.O_data[5] term QC end
    gate I2_ctr.O_data[4] term QC end
    gate I2_ctr.O_data[3] term QC end
    gate I2_ctr.O_data[2] term QC end
    gate I2_ctr.O_data[1] term QC end
    gate I2_ctr.ctr_reg[16] term QC end
    gate I2_ctr.ctr_reg[15] term QC end
    gate I2_ctr.ctr_reg[14] term QC end
    gate I2_ctr.ctr_reg[13] term QC end
    gate I2_ctr.ctr_reg[12] term QC end
    gate I2_ctr.ctr_reg[11] term QC end
    gate I2_ctr.ctr_reg[10] term QC end
    gate I2_ctr.ctr_reg[9] term QC end
    gate I2_ctr.ctr_reg[8] term QC end
    gate I2_ctr.ctr_reg[7] term QC end
    gate I2_ctr.shft_reg[1] term QC end
    gate I2_ctr.shft_reg[0] term QC end
    gate I2_ctr.O_data[16] term QC end
    gate I2_ctr.O_data[15] term QC end
    gate I2_ctr.O_data[14] term QC end
    gate I2_ctr.O_data[13] term QC end
    gate I2_ctr.O_data[12] term QC end
    gate I2_ctr.O_data[11] term QC end
    gate I2_ctr.O_data[10] term QC end
    gate I2_ctr.O_data[9] term QC end
    gate I2_ctr.O_data[8] term QC end
    gate I2_ctr.O_data[7] term QC end
    gate I2_ctr.O_data[6] term QC end
    gate MAIN_ctr.ctr_reg[1] term QC end
    gate MAIN_ctr.ctr_reg[0] term QC end
    gate MAIN_ctr.ctr_reg[16] term QC end
    gate MAIN_ctr.ctr_reg[15] term QC end
    gate MAIN_ctr.ctr_reg[14] term QC end
    gate MAIN_ctr.ctr_reg[13] term QC end
    gate MAIN_ctr.ctr_reg[12] term QC end
    gate MAIN_ctr.ctr_reg[11] term QC end
    gate MAIN_ctr.ctr_reg[10] term QC end
    gate MAIN_ctr.ctr_reg[9] term QC end
    gate MAIN_ctr.ctr_reg[8] term QC end
    gate MAIN_ctr.ctr_reg[7] term QC end
    gate MAIN_ctr.ctr_reg[6] term QC end
    gate MAIN_ctr.ctr_reg[5] term QC end
    gate MAIN_ctr.ctr_reg[4] term QC end
    gate MAIN_ctr.ctr_reg[3] term QC end
    gate MAIN_ctr.ctr_reg[2] term QC end
    gate MAIN_ctr.O_data[15] term QC end
    gate MAIN_ctr.O_data[14] term QC end
    gate MAIN_ctr.O_data[13] term QC end
    gate MAIN_ctr.O_data[12] term QC end
    gate MAIN_ctr.O_data[11] term QC end
    gate MAIN_ctr.O_data[10] term QC end
    gate MAIN_ctr.O_data[9] term QC end
    gate MAIN_ctr.O_data[8] term QC end
    gate MAIN_ctr.O_data[7] term QC end
    gate MAIN_ctr.ctr_reg[22] term QC end
    gate MAIN_ctr.ctr_reg[21] term QC end
    gate MAIN_ctr.ctr_reg[20] term QC end
    gate MAIN_ctr.ctr_reg[19] term QC end
    gate MAIN_ctr.ctr_reg[18] term QC end
    gate MAIN_ctr.ctr_reg[17] term QC end
    gate MAIN_ctr.shft_reg[1] term QC end
    gate MAIN_ctr.shft_reg[0] term QC end
    gate MAIN_ctr.O_data[22] term QC end
    gate MAIN_ctr.O_data[21] term QC end
    gate MAIN_ctr.O_data[20] term QC end
    gate MAIN_ctr.O_data[19] term QC end
    gate MAIN_ctr.O_data[18] term QC end
    gate MAIN_ctr.O_data[17] term QC end
    gate MAIN_ctr.O_data[16] term QC end
    gate gen_freq_ctr.ctr_reg[9] term QC end
    gate gen_freq_ctr.ctr_reg[8] term QC end
    gate gen_freq_ctr.ctr_reg[7] term QC end
    gate gen_freq_ctr.ctr_reg[6] term QC end
    gate gen_freq_ctr.ctr_reg[5] term QC end
    gate gen_freq_ctr.ctr_reg[4] term QC end
    gate gen_freq_ctr.ctr_reg[3] term QC end
    gate gen_freq_ctr.ctr_reg[2] term QC end
    gate gen_freq_ctr.ctr_reg[1] term QC end
    gate gen_freq_ctr.ctr_reg[0] term QC end
    gate gen_freq_ctr.O_data[0] term QC end
    gate gen_freq_ctr.ctr_reg[23] term QC end
    gate gen_freq_ctr.ctr_reg[22] term QC end
    gate gen_freq_ctr.ctr_reg[21] term QC end
    gate gen_freq_ctr.ctr_reg[20] term QC end
    gate gen_freq_ctr.ctr_reg[19] term QC end
    gate gen_freq_ctr.ctr_reg[18] term QC end
    gate gen_freq_ctr.ctr_reg[17] term QC end
    gate gen_freq_ctr.ctr_reg[16] term QC end
    gate gen_freq_ctr.ctr_reg[15] term QC end
    gate gen_freq_ctr.ctr_reg[14] term QC end
    gate gen_freq_ctr.ctr_reg[13] term QC end
    gate gen_freq_ctr.ctr_reg[12] term QC end
    gate gen_freq_ctr.ctr_reg[11] term QC end
    gate gen_freq_ctr.ctr_reg[10] term QC end
    gate gen_freq_ctr.O_data[15] term QC end
    gate gen_freq_ctr.O_data[14] term QC end
    gate gen_freq_ctr.O_data[13] term QC end
    gate gen_freq_ctr.O_data[12] term QC end
    gate gen_freq_ctr.O_data[11] term QC end
    gate gen_freq_ctr.O_data[10] term QC end
    gate gen_freq_ctr.O_data[9] term QC end
    gate gen_freq_ctr.O_data[8] term QC end
    gate gen_freq_ctr.O_data[7] term QC end
    gate gen_freq_ctr.O_data[6] term QC end
    gate gen_freq_ctr.O_data[5] term QC end
    gate gen_freq_ctr.O_data[4] term QC end
    gate gen_freq_ctr.O_data[3] term QC end
    gate gen_freq_ctr.O_data[2] term QC end
    gate gen_freq_ctr.O_data[1] term QC end
    gate gen_freq_ctr.shft_reg[1] term QC end
    gate gen_freq_ctr.shft_reg[0] term QC end
    gate gen_freq_ctr.O_data[23] term QC end
    gate gen_freq_ctr.O_data[22] term QC end
    gate gen_freq_ctr.O_data[21] term QC end
    gate gen_freq_ctr.O_data[20] term QC end
    gate gen_freq_ctr.O_data[19] term QC end
    gate gen_freq_ctr.O_data[18] term QC end
    gate gen_freq_ctr.O_data[17] term QC end
    gate gen_freq_ctr.O_data[16] term QC end
    gate maint_mon.shft_reg[1] term QC end
    gate maint_mon.shft_reg[0] term QC end
    gate maint_mon.O_falling_data term QC end
    gate maint_mon.O_rising_data term QC end
    gate tach0_freq_ctr.ctr_reg[4] term QC end
    gate tach0_freq_ctr.ctr_reg[3] term QC end
    gate tach0_freq_ctr.ctr_reg[2] term QC end
    gate tach0_freq_ctr.ctr_reg[1] term QC end
    gate tach0_freq_ctr.ctr_reg[0] term QC end
    gate tach0_freq_ctr.O_data[3] term QC end
    gate tach0_freq_ctr.O_data[2] term QC end
    gate tach0_freq_ctr.O_data[1] term QC end
    gate tach0_freq_ctr.O_data[0] term QC end
    gate tach0_freq_ctr.ctr_reg[15] term QC end
    gate tach0_freq_ctr.ctr_reg[14] term QC end
    gate tach0_freq_ctr.ctr_reg[13] term QC end
    gate tach0_freq_ctr.ctr_reg[12] term QC end
    gate tach0_freq_ctr.ctr_reg[11] term QC end
    gate tach0_freq_ctr.ctr_reg[10] term QC end
    gate tach0_freq_ctr.ctr_reg[9] term QC end
    gate tach0_freq_ctr.ctr_reg[8] term QC end
    gate tach0_freq_ctr.ctr_reg[7] term QC end
    gate tach0_freq_ctr.ctr_reg[6] term QC end
    gate tach0_freq_ctr.ctr_reg[5] term QC end
    gate tach0_freq_ctr.ctl_shft_reg[0] term QC end
    gate tach0_freq_ctr.shft_reg[1] term QC end
    gate tach0_freq_ctr.shft_reg[0] term QC end
    gate tach0_freq_ctr.O_data[15] term QC end
    gate tach0_freq_ctr.O_data[14] term QC end
    gate tach0_freq_ctr.O_data[13] term QC end
    gate tach0_freq_ctr.O_data[12] term QC end
    gate tach0_freq_ctr.O_data[11] term QC end
    gate tach0_freq_ctr.O_data[10] term QC end
    gate tach0_freq_ctr.O_data[9] term QC end
    gate tach0_freq_ctr.O_data[8] term QC end
    gate tach0_freq_ctr.O_data[7] term QC end
    gate tach0_freq_ctr.O_data[6] term QC end
    gate tach0_freq_ctr.O_data[5] term QC end
    gate tach0_freq_ctr.O_data[4] term QC end
    gate tach0_freq_ctr.ctl_shft_reg[1] term QC end
    gate tach1_freq_ctr.ctr_reg[0] term QC end
    gate tach1_freq_ctr.ctr_reg[15] term QC end
    gate tach1_freq_ctr.ctr_reg[14] term QC end
    gate tach1_freq_ctr.ctr_reg[13] term QC end
    gate tach1_freq_ctr.ctr_reg[12] term QC end
    gate tach1_freq_ctr.ctr_reg[11] term QC end
    gate tach1_freq_ctr.ctr_reg[10] term QC end
    gate tach1_freq_ctr.ctr_reg[9] term QC end
    gate tach1_freq_ctr.ctr_reg[8] term QC end
    gate tach1_freq_ctr.ctr_reg[7] term QC end
    gate tach1_freq_ctr.ctr_reg[6] term QC end
    gate tach1_freq_ctr.ctr_reg[5] term QC end
    gate tach1_freq_ctr.ctr_reg[4] term QC end
    gate tach1_freq_ctr.ctr_reg[3] term QC end
    gate tach1_freq_ctr.ctr_reg[2] term QC end
    gate tach1_freq_ctr.ctr_reg[1] term QC end
    gate tach1_freq_ctr.O_data[14] term QC end
    gate tach1_freq_ctr.O_data[13] term QC end
    gate tach1_freq_ctr.O_data[12] term QC end
    gate tach1_freq_ctr.O_data[11] term QC end
    gate tach1_freq_ctr.O_data[10] term QC end
    gate tach1_freq_ctr.O_data[9] term QC end
    gate tach1_freq_ctr.O_data[8] term QC end
    gate tach1_freq_ctr.O_data[7] term QC end
    gate tach1_freq_ctr.O_data[6] term QC end
    gate tach1_freq_ctr.O_data[5] term QC end
    gate tach1_freq_ctr.O_data[4] term QC end
    gate tach1_freq_ctr.O_data[3] term QC end
    gate tach1_freq_ctr.O_data[2] term QC end
    gate tach1_freq_ctr.O_data[1] term QC end
    gate tach1_freq_ctr.O_data[0] term QC end
    gate tach1_freq_ctr.ctl_shft_reg[1] term QC end
    gate tach1_freq_ctr.ctl_shft_reg[0] term QC end
    gate tach1_freq_ctr.shft_reg[1] term QC end
    gate tach1_freq_ctr.shft_reg[0] term QC end
    gate tach1_freq_ctr.O_data[15] term QC end
    gate r15khz_clk term QC end
    gate freq_div_ctr[8] term QC end
    gate freq_div_ctr[7] term QC end
    gate freq_div_ctr[6] term QC end
    gate freq_div_ctr[5] term QC end
    gate freq_div_ctr[4] term QC end
    gate freq_div_ctr[3] term QC end
    gate freq_div_ctr[2] term QC end
    gate freq_div_ctr[1] term QC end
    gate freq_div_ctr[0] term QC end
  end
  net I_monitorsz[0]
    gate I_monitors_p[0] term Q end
    gate mon_freq_ctr_in_6 term A end
  end
  net I_monitorsz[1]
    gate I_monitors_p[1] term Q end
    gate mon_freq_ctr_in_7 term B end
  end
  net I_monitorsz[2]
    gate I_monitors_p[2] term Q end
    gate mon_freq_ctr_in_6 term B end
  end
  net I_monitorsz[3]
    gate I_monitors_p[3] term Q end
    gate mon_freq_ctr_in_0 term A end
    gate un132_noalloc_rdata[0] term B end
  end
  net I_monitorsz[4]
    gate I_monitors_p[4] term Q end
    gate mon_freq_ctr_in_6 term C end
  end
  net I_monitorsz[5]
    gate I_monitors_p[5] term Q end
    gate mon_freq_ctr_in_3 term A end
  end
  net I_monitorsz[6]
    gate I_monitors_p[6] term Q end
    gate mon_freq_ctr_in_6 term D end
  end
  net I_monitorsz[7]
    gate I_monitors_p[7] term Q end
    gate mon_freq_ctr_in_0 term B end
  end
  net I_monitorsz[8]
    gate I_monitors_p[8] term Q end
    gate mon_freq_ctr_in_4 term A end
  end
  net I_monitorsz[9]
    gate I_monitors_p[9] term Q end
    gate mon_freq_ctr_in_4 term B end
    gate un198_noalloc_rdata_0_437 term A end
  end
  net I_monitorsz[10]
    gate I_monitors_p[10] term Q end
    gate mon_freq_ctr_in_3 term B end
  end
  net I_main_blower_monz
    gate I_main_blower_mon_p term Q end
    gate MAIN_ctr.shft_reg[0] term QD end
  end
  net I_V0_monz
    gate I_V0_mon_p term Q end
    gate V0_ctr.shft_reg[0] term QD end
  end
  net I_I1_monz
    gate I_I1_mon_p term Q end
    gate I1_ctr.shft_reg[0] term QD end
  end
  net I_I2_monz
    gate I_I2_mon_p term Q end
    gate I2_ctr.shft_reg[0] term QD end
  end
  net I_maint_monz
    gate I_maint_mon_p term Q end
    gate maint_mon.shft_reg[0] term QD end
  end
  net I_reset_Nz
    gate I_reset_Nz_p term Q end
    gate I_648_rep2_rep1_rep2 term A end
    gate I_648_rep2_rep1_rep1 term A end
    gate I_648_rep2_rep2 term A end
    gate I_648_rep21 term A end
    gate I_648_rep20 term A end
    gate I_648_rep19 term A end
    gate I_648_rep18 term A end
    gate I_648_rep17 term A end
    gate I_648_rep16 term A end
    gate I_648_rep15 term A end
    gate I_648_rep14 term A end
    gate I_648_rep13 term A end
    gate I_648_rep12 term A end
    gate I_648_rep11 term A end
    gate I_648_rep10 term A end
    gate I_648_rep9 term A end
    gate I_648_rep8 term A end
    gate I_648_rep7 term A end
    gate I_648_rep6 term A end
    gate I_648_rep5 term A end
    gate I_648_rep4 term A end
    gate I_648_rep3 term A end
    gate I_648_rep1 term A end
    gate N_255_i term A end
    gate N_254_i term B end
    gate N_253_i term A end
    gate N_252_i term B end
  end
  net I_SMC_MON_DC90_OUTPUT_FAULTz
    gate I_SMC_MON_DC90_OUTPUT_FAULT_p term Q end
    gate un138_noalloc_rdata_0_and2[0] term A end
  end
  net I_SMC_MON_DC90_AC_PWR_FAULTz
    gate I_SMC_MON_DC90_AC_PWR_FAULT_p term Q end
    gate N_284_i term A end
  end
  net I_SMC_MON_DC90_OVR_TMPz
    gate I_SMC_MON_DC90_OVR_TMP_p term Q end
    gate un151_noalloc_rdata[2] term A end
  end
  net I_SMC_MON_DC90_48V_ONz
    gate I_SMC_MON_DC90_48V_ON_p term Q end
    gate un158_noalloc_rdata[3] term A end
  end
  net I_SMC_MON_BC_OUTPUT_FAULTz
    gate I_SMC_MON_BC_OUTPUT_FAULT_p term Q end
    gate N_289_i term A end
  end
  net I_SMC_MON_BC_AC_PWR_FAULTz
    gate I_SMC_MON_BC_AC_PWR_FAULT_p term Q end
    gate un171_noalloc_rdata_0_and2[1] term A end
  end
  net I_SMC_MON_BC_OVR_TMPz
    gate I_SMC_MON_BC_OVR_TMP_p term Q end
    gate un178_noalloc_rdata[2] term A end
  end
  net I_SMC_MON_BC_PHASE_LOSSz
    gate I_SMC_MON_BC_PHASE_LOSS_p term Q end
    gate un185_noalloc_rdata[3] term A end
  end
  net I_SMC_MON_BC_AC_ONz
    gate I_SMC_MON_BC_AC_ON_p term Q end
    gate un192_noalloc_rdata_0_and2_0_428 term A end
  end
  net I_SMC_MON_PDU_JAG_THERMAL_FAULTz
    gate I_SMC_MON_PDU_JAG_THERMAL_FAULT_p term Q end
    gate N_291_i term B end
  end
  net I_SMC_MON_BC_FAN0_STATEz
    gate I_SMC_MON_BC_FAN0_STATE_p term Q end
    gate un216_noalloc_rdata_0_and2[0] term A end
  end
  net I_SMC_MON_PDU_JAG_48V_GOODz
    gate I_SMC_MON_PDU_JAG_48V_GOOD_p term Q end
    gate un210_noalloc_rdata_0_and2_0_421 term B end
  end
  net I_SMC_MON_BC_FAN1_STATEz
    gate I_SMC_MON_BC_FAN1_STATE_p term Q end
    gate N_286_i term A end
  end
  net I_SMC_MON_BC_FAN0_TACHz
    gate I_SMC_MON_BC_FAN0_TACH_p term Q end
    gate tach0_freq_ctr.shft_reg[0] term QD end
    gate G_50 term C end
  end
  net I_SMC_MON_BC_FAN1_TACHz
    gate I_SMC_MON_BC_FAN1_TACH_p term Q end
    gate tach1_freq_ctr.shft_reg[0] term QD end
    gate G_50 term D end
  end
  net N_663
    gate BI_port0_p[7] term Q end
    gate addr[7] term QD end
  end
  net N_664
    gate BI_port0_p[6] term Q end
    gate addr[6] term QD end
  end
  net N_665
    gate BI_port0_p[5] term Q end
    gate addr[5] term QD end
  end
  net N_666
    gate BI_port0_p[4] term Q end
    gate addr[4] term QD end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QD end
  end
  net N_667
    gate BI_port0_p[3] term Q end
    gate addr[3] term QD end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QD end
    gate idl_regs.O_CLR_LOCK_OUT term QD end
  end
  net N_668
    gate BI_port0_p[2] term Q end
    gate addr[2] term QD end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QD end
    gate idl_regs.O_CLR_MAINT_REG term QD end
  end
  net N_669
    gate BI_port0_p[1] term Q end
    gate I_682 term A end
    gate I_679 term A end
  end
  net N_670
    gate BI_port0_p[0] term Q end
    gate I_654 term A end
    gate I_651 term A end
  end
  net N_671
    gate I_alez_p term Q end
    gate I_635 term A end
  end
  net N_670_buf1
    gate I_651 term Z end
    gate idl_regs.O_V48_ENABLE term QD end
    gate idl_regs.O_K1_ENABLE term QD end
    gate idl_regs.O_B_DC90_48V_Enable term QD end
    gate idl_regs.O_CLR_CTRS term QD end
    gate idl_regs.O_CTR_CTL term QD end
    gate V48_ON term QD end
    gate SMC_CNTRL_JAG_48VDC_ON term QD end
    gate B_CNTRL_BC_48VDC term QD end
    gate B_CNTRL_BC_48VDC_DC90 term QD end
    gate SMC_CNTRL_JAG_SWITCHED_AC term QD end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QD end
    gate K1_ON term QD end
    gate addr[0] term QD end
    gate idl_regs.BC_TACH0_CTL_2_0_and2_0_and2 term A end
  end
  net N_670_buf2
    gate I_654 term Z end
    gate idl_regs.O_AUX_3_CTL[0] term QD end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QD end
    gate idl_regs.O_AUX_FAN_CTL[0] term QD end
    gate idl_regs.O_AUX_0_CTL[0] term QD end
    gate idl_regs.O_AUX_1_CTL[0] term QD end
    gate idl_regs.O_AUX_2_CTL[0] term QD end
  end
  net I_reset_N_i_rep1
    gate I_648_rep1 term Q end
    gate I2_ctr.O_data[9] term QR end
    gate I1_ctr.O_data[1] term QR end
    gate I1_ctr.O_data[2] term QR end
    gate I1_ctr.O_data[3] term QR end
    gate I1_ctr.O_data[4] term QR end
    gate I1_ctr.O_data[5] term QR end
    gate I1_ctr.O_data[6] term QR end
    gate I1_ctr.O_data[7] term QR end
    gate I1_ctr.O_data[8] term QR end
    gate I1_ctr.O_data[10] term QR end
    gate V0_ctr.O_data[9] term QR end
    gate idl_regs.O_AUX_2_CTL[0] term QR end
    gate idl_regs.O_AUX_1_CTL[0] term QR end
    gate idl_regs.O_AUX_0_CTL[0] term QR end
    gate idl_regs.O_AUX_FAN_CTL[0] term QR end
    gate idl_regs.O_AUX_3_CTL[0] term QR end
  end
  net I_reset_N_i_rep3
    gate I_648_rep3 term Q end
    gate freq_div_ctr[0] term QR end
    gate freq_div_ctr[1] term QR end
    gate freq_div_ctr[2] term QR end
    gate freq_div_ctr[3] term QR end
    gate freq_div_ctr[4] term QR end
    gate freq_div_ctr[6] term QR end
    gate freq_div_ctr[7] term QR end
    gate freq_div_ctr[8] term QR end
    gate r15khz_clk term QR end
    gate tach1_freq_ctr.O_data[10] term QR end
    gate MAIN_ctr.O_data[17] term QR end
    gate MAIN_ctr.O_data[9] term QR end
    gate I2_ctr.O_data[13] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QR end
  end
  net I_reset_N_i_rep4
    gate I_648_rep4 term Q end
    gate addr[15] term QR end
    gate addr[8] term QR end
    gate addr[9] term QR end
    gate addr[10] term QR end
    gate addr[11] term QR end
    gate addr[12] term QR end
    gate addr[7] term QR end
    gate addr[1] term QR end
    gate addr[2] term QR end
    gate addr[3] term QR end
    gate addr[4] term QR end
    gate addr[5] term QR end
    gate addr[6] term QR end
    gate idl_regs.O_AUX_3_CTL[1] term QR end
    gate idl_regs.O_AUX_2_CTL[1] term QR end
    gate idl_regs.O_AUX_1_CTL[1] term QR end
  end
  net I_reset_N_i_rep5
    gate I_648_rep5 term Q end
    gate V0_ctr.ctr_reg[2] term QR end
    gate V0_ctr.ctr_reg[3] term QR end
    gate V0_ctr.ctr_reg[4] term QR end
    gate V0_ctr.ctr_reg[5] term QR end
    gate V0_ctr.ctr_reg[6] term QR end
    gate V0_ctr.ctr_reg[7] term QR end
    gate V0_ctr.ctr_reg[8] term QR end
    gate V0_ctr.ctr_reg[9] term QR end
    gate V0_ctr.ctr_reg[10] term QR end
    gate V0_ctr.ctr_reg[11] term QR end
    gate V0_ctr.ctr_reg[12] term QR end
    gate V0_ctr.ctr_reg[13] term QR end
    gate V0_ctr.ctr_reg[14] term QR end
    gate V0_ctr.ctr_reg[15] term QR end
    gate V0_ctr.ctr_reg[0] term QR end
    gate V0_ctr.ctr_reg[1] term QR end
  end
  net I_reset_N_i_rep6
    gate I_648_rep6 term Q end
    gate tach1_freq_ctr.O_data[15] term QR end
    gate tach1_freq_ctr.ctr_reg[15] term QR end
    gate gen_freq_ctr.O_data[23] term QR end
    gate gen_freq_ctr.O_data[12] term QR end
    gate gen_freq_ctr.O_data[15] term QR end
    gate MAIN_ctr.O_data[22] term QR end
    gate MAIN_ctr.O_data[14] term QR end
    gate I1_ctr.O_data[16] term QR end
    gate V0_ctr.O_data[16] term QR end
    gate V0_ctr.O_data[6] term QR end
    gate V0_ctr.O_data[7] term QR end
    gate V0_ctr.O_data[10] term QR end
    gate V0_ctr.O_data[11] term QR end
    gate V0_ctr.O_data[12] term QR end
    gate V0_ctr.O_data[13] term QR end
    gate V0_ctr.ctr_reg[16] term QR end
  end
  net I_reset_N_i_rep7
    gate I_648_rep7 term Q end
    gate tach0_freq_ctr.O_data[4] term QR end
    gate tach0_freq_ctr.O_data[5] term QR end
    gate tach0_freq_ctr.O_data[6] term QR end
    gate tach0_freq_ctr.O_data[7] term QR end
    gate tach0_freq_ctr.O_data[11] term QR end
    gate tach0_freq_ctr.O_data[12] term QR end
    gate tach0_freq_ctr.O_data[14] term QR end
    gate tach0_freq_ctr.O_data[15] term QR end
    gate tach0_freq_ctr.O_data[0] term QR end
    gate tach0_freq_ctr.O_data[1] term QR end
    gate tach0_freq_ctr.O_data[2] term QR end
    gate tach0_freq_ctr.O_data[3] term QR end
    gate V0_ctr.O_data[15] term QR end
  end
  net I_reset_N_i_rep8
    gate I_648_rep8 term Q end
    gate tach1_freq_ctr.O_data[4] term QR end
    gate tach1_freq_ctr.O_data[5] term QR end
    gate tach1_freq_ctr.O_data[6] term QR end
    gate tach1_freq_ctr.O_data[13] term QR end
    gate tach0_freq_ctr.O_data[13] term QR end
    gate maint_mon.O_rising_data term QR end
    gate maint_mon.O_falling_data term QR end
    gate maint_mon.shft_reg[0] term QR end
    gate maint_mon.shft_reg[1] term QR end
    gate gen_freq_ctr.O_data[21] term QR end
    gate gen_freq_ctr.O_data[13] term QR end
    gate MAIN_ctr.O_data[20] term QR end
    gate MAIN_ctr.O_data[12] term QR end
    gate I2_ctr.O_data[14] term QR end
    gate I2_ctr.O_data[16] term QR end
    gate V0_ctr.O_data[14] term QR end
  end
  net I_reset_N_i_rep9
    gate I_648_rep9 term Q end
    gate I2_ctr.O_data[6] term QR end
    gate I2_ctr.O_data[7] term QR end
    gate I2_ctr.O_data[8] term QR end
    gate I2_ctr.O_data[10] term QR end
    gate I2_ctr.O_data[12] term QR end
    gate I2_ctr.O_data[15] term QR end
    gate I2_ctr.O_data[1] term QR end
    gate I2_ctr.O_data[2] term QR end
    gate I2_ctr.O_data[3] term QR end
    gate I2_ctr.O_data[4] term QR end
    gate I2_ctr.O_data[5] term QR end
    gate I1_ctr.O_data[12] term QR end
    gate I1_ctr.O_data[13] term QR end
    gate I1_ctr.O_data[14] term QR end
    gate I1_ctr.O_data[15] term QR end
    gate V0_ctr.O_data[8] term QR end
  end
  net I_reset_N_i_rep10
    gate I_648_rep10 term Q end
    gate tach0_freq_ctr.O_data[10] term QR end
    gate gen_freq_ctr.shft_reg[0] term QR end
    gate gen_freq_ctr.shft_reg[1] term QR end
    gate I2_ctr.shft_reg[0] term QR end
    gate I2_ctr.shft_reg[1] term QR end
    gate I1_ctr.shft_reg[0] term QR end
    gate I1_ctr.shft_reg[1] term QR end
    gate I1_ctr.ctr_reg[6] term QR end
    gate I1_ctr.ctr_reg[9] term QR end
    gate V0_ctr.O_data[1] term QR end
    gate V0_ctr.O_data[2] term QR end
    gate V0_ctr.O_data[3] term QR end
    gate V0_ctr.O_data[4] term QR end
    gate V0_ctr.O_data[5] term QR end
  end
  net I_reset_N_i_rep11
    gate I_648_rep11 term Q end
    gate I1_ctr.ctr_reg[13] term QR end
    gate I1_ctr.ctr_reg[14] term QR end
    gate I1_ctr.ctr_reg[15] term QR end
    gate I1_ctr.ctr_reg[16] term QR end
    gate I1_ctr.ctr_reg[0] term QR end
    gate I1_ctr.ctr_reg[1] term QR end
    gate I1_ctr.ctr_reg[2] term QR end
    gate I1_ctr.ctr_reg[3] term QR end
    gate I1_ctr.ctr_reg[4] term QR end
    gate I1_ctr.ctr_reg[5] term QR end
    gate I1_ctr.ctr_reg[7] term QR end
    gate I1_ctr.ctr_reg[8] term QR end
    gate I1_ctr.ctr_reg[10] term QR end
    gate I1_ctr.ctr_reg[11] term QR end
    gate V0_ctr.shft_reg[0] term QR end
    gate V0_ctr.shft_reg[1] term QR end
  end
  net I_reset_N_i_rep12
    gate I_648_rep12 term Q end
    gate tach0_freq_ctr.ctl_shft_reg[0] term QR end
    gate gen_freq_ctr.O_data[18] term QR end
    gate gen_freq_ctr.O_data[19] term QR end
    gate gen_freq_ctr.O_data[20] term QR end
    gate gen_freq_ctr.O_data[1] term QR end
    gate gen_freq_ctr.O_data[2] term QR end
    gate gen_freq_ctr.O_data[3] term QR end
    gate gen_freq_ctr.O_data[4] term QR end
    gate gen_freq_ctr.O_data[5] term QR end
    gate gen_freq_ctr.O_data[6] term QR end
    gate gen_freq_ctr.O_data[7] term QR end
    gate gen_freq_ctr.O_data[11] term QR end
    gate gen_freq_ctr.O_data[0] term QR end
    gate MAIN_ctr.O_data[18] term QR end
    gate MAIN_ctr.O_data[10] term QR end
    gate I1_ctr.O_data[9] term QR end
  end
  net I_reset_N_i_rep13
    gate I_648_rep13 term Q end
    gate I2_ctr.ctr_reg[9] term QR end
    gate I2_ctr.ctr_reg[10] term QR end
    gate I2_ctr.ctr_reg[11] term QR end
    gate I2_ctr.ctr_reg[12] term QR end
    gate I2_ctr.ctr_reg[13] term QR end
    gate I2_ctr.ctr_reg[14] term QR end
    gate I2_ctr.ctr_reg[15] term QR end
    gate I2_ctr.ctr_reg[16] term QR end
    gate I2_ctr.ctr_reg[0] term QR end
    gate I2_ctr.ctr_reg[1] term QR end
    gate I2_ctr.ctr_reg[2] term QR end
    gate I2_ctr.ctr_reg[3] term QR end
    gate I2_ctr.ctr_reg[4] term QR end
    gate I2_ctr.ctr_reg[5] term QR end
    gate I2_ctr.ctr_reg[6] term QR end
    gate I1_ctr.ctr_reg[12] term QR end
  end
  net I_reset_N_i_rep14
    gate I_648_rep14 term Q end
    gate MAIN_ctr.ctr_reg[5] term QR end
    gate MAIN_ctr.ctr_reg[6] term QR end
    gate MAIN_ctr.ctr_reg[7] term QR end
    gate MAIN_ctr.ctr_reg[8] term QR end
    gate MAIN_ctr.ctr_reg[9] term QR end
    gate MAIN_ctr.ctr_reg[10] term QR end
    gate MAIN_ctr.ctr_reg[11] term QR end
    gate MAIN_ctr.ctr_reg[12] term QR end
    gate MAIN_ctr.ctr_reg[13] term QR end
    gate MAIN_ctr.ctr_reg[14] term QR end
    gate MAIN_ctr.ctr_reg[15] term QR end
    gate MAIN_ctr.ctr_reg[16] term QR end
    gate MAIN_ctr.ctr_reg[0] term QR end
    gate MAIN_ctr.ctr_reg[1] term QR end
    gate I2_ctr.ctr_reg[7] term QR end
    gate I2_ctr.ctr_reg[8] term QR end
  end
  net I_reset_N_i_rep15
    gate I_648_rep15 term Q end
    gate MAIN_ctr.O_data[21] term QR end
    gate MAIN_ctr.shft_reg[0] term QR end
    gate MAIN_ctr.shft_reg[1] term QR end
    gate MAIN_ctr.ctr_reg[17] term QR end
    gate MAIN_ctr.ctr_reg[18] term QR end
    gate MAIN_ctr.ctr_reg[19] term QR end
    gate MAIN_ctr.ctr_reg[20] term QR end
    gate MAIN_ctr.ctr_reg[21] term QR end
    gate MAIN_ctr.ctr_reg[22] term QR end
    gate MAIN_ctr.O_data[7] term QR end
    gate MAIN_ctr.O_data[8] term QR end
    gate MAIN_ctr.O_data[13] term QR end
    gate MAIN_ctr.O_data[15] term QR end
    gate MAIN_ctr.ctr_reg[2] term QR end
    gate MAIN_ctr.ctr_reg[3] term QR end
    gate MAIN_ctr.ctr_reg[4] term QR end
  end
  net I_reset_N_i_rep16
    gate I_648_rep16 term Q end
    gate freq_div_ctr[5] term QR end
    gate tach1_freq_ctr.O_data[9] term QR end
    gate tach1_freq_ctr.O_data[12] term QR end
    gate tach1_freq_ctr.O_data[14] term QR end
    gate tach0_freq_ctr.O_data[9] term QR end
    gate gen_freq_ctr.O_data[17] term QR end
    gate gen_freq_ctr.O_data[22] term QR end
    gate gen_freq_ctr.O_data[9] term QR end
    gate gen_freq_ctr.O_data[14] term QR end
    gate gen_freq_ctr.ctr_reg[3] term QR end
    gate gen_freq_ctr.ctr_reg[7] term QR end
    gate gen_freq_ctr.ctr_reg[8] term QR end
    gate gen_freq_ctr.ctr_reg[9] term QR end
    gate MAIN_ctr.O_data[16] term QR end
    gate MAIN_ctr.O_data[19] term QR end
    gate MAIN_ctr.O_data[11] term QR end
  end
  net I_reset_N_i_rep17
    gate I_648_rep17 term Q end
    gate gen_freq_ctr.ctr_reg[14] term QR end
    gate gen_freq_ctr.ctr_reg[15] term QR end
    gate gen_freq_ctr.ctr_reg[16] term QR end
    gate gen_freq_ctr.ctr_reg[17] term QR end
    gate gen_freq_ctr.ctr_reg[18] term QR end
    gate gen_freq_ctr.ctr_reg[19] term QR end
    gate gen_freq_ctr.ctr_reg[20] term QR end
    gate gen_freq_ctr.ctr_reg[21] term QR end
    gate gen_freq_ctr.ctr_reg[22] term QR end
    gate gen_freq_ctr.ctr_reg[23] term QR end
    gate gen_freq_ctr.ctr_reg[0] term QR end
    gate gen_freq_ctr.ctr_reg[1] term QR end
    gate gen_freq_ctr.ctr_reg[2] term QR end
    gate gen_freq_ctr.ctr_reg[4] term QR end
    gate gen_freq_ctr.ctr_reg[5] term QR end
    gate gen_freq_ctr.ctr_reg[6] term QR end
  end
  net I_reset_N_i_rep18
    gate I_648_rep18 term Q end
    gate tach1_freq_ctr.O_data[7] term QR end
    gate tach1_freq_ctr.O_data[8] term QR end
    gate tach0_freq_ctr.O_data[8] term QR end
    gate tach0_freq_ctr.ctr_reg[15] term QR end
    gate tach0_freq_ctr.ctr_reg[0] term QR end
    gate tach0_freq_ctr.ctr_reg[1] term QR end
    gate tach0_freq_ctr.ctr_reg[2] term QR end
    gate tach0_freq_ctr.ctr_reg[3] term QR end
    gate tach0_freq_ctr.ctr_reg[4] term QR end
    gate gen_freq_ctr.O_data[16] term QR end
    gate gen_freq_ctr.O_data[8] term QR end
    gate gen_freq_ctr.O_data[10] term QR end
    gate gen_freq_ctr.ctr_reg[10] term QR end
    gate gen_freq_ctr.ctr_reg[11] term QR end
    gate gen_freq_ctr.ctr_reg[12] term QR end
    gate gen_freq_ctr.ctr_reg[13] term QR end
  end
  net I_reset_N_i_rep19
    gate I_648_rep19 term Q end
    gate tach1_freq_ctr.ctl_shft_reg[0] term QR end
    gate tach1_freq_ctr.ctl_shft_reg[1] term QR end
    gate tach1_freq_ctr.O_data[11] term QR end
    gate tach0_freq_ctr.ctl_shft_reg[1] term QR end
    gate tach0_freq_ctr.shft_reg[0] term QR end
    gate tach0_freq_ctr.shft_reg[1] term QR end
    gate tach0_freq_ctr.ctr_reg[5] term QR end
    gate tach0_freq_ctr.ctr_reg[6] term QR end
    gate tach0_freq_ctr.ctr_reg[7] term QR end
    gate tach0_freq_ctr.ctr_reg[8] term QR end
    gate tach0_freq_ctr.ctr_reg[9] term QR end
    gate tach0_freq_ctr.ctr_reg[10] term QR end
    gate tach0_freq_ctr.ctr_reg[11] term QR end
    gate tach0_freq_ctr.ctr_reg[12] term QR end
    gate tach0_freq_ctr.ctr_reg[13] term QR end
    gate tach0_freq_ctr.ctr_reg[14] term QR end
  end
  net I_reset_N_i_rep20
    gate I_648_rep20 term Q end
    gate tach1_freq_ctr.shft_reg[1] term QR end
    gate tach1_freq_ctr.ctr_reg[1] term QR end
    gate tach1_freq_ctr.ctr_reg[2] term QR end
    gate tach1_freq_ctr.ctr_reg[3] term QR end
    gate tach1_freq_ctr.ctr_reg[4] term QR end
    gate tach1_freq_ctr.ctr_reg[5] term QR end
    gate tach1_freq_ctr.ctr_reg[6] term QR end
    gate tach1_freq_ctr.ctr_reg[7] term QR end
    gate tach1_freq_ctr.ctr_reg[8] term QR end
    gate tach1_freq_ctr.ctr_reg[9] term QR end
    gate tach1_freq_ctr.ctr_reg[10] term QR end
    gate tach1_freq_ctr.ctr_reg[11] term QR end
    gate tach1_freq_ctr.ctr_reg[12] term QR end
    gate tach1_freq_ctr.ctr_reg[13] term QR end
    gate tach1_freq_ctr.ctr_reg[14] term QR end
    gate tach1_freq_ctr.ctr_reg[0] term QR end
  end
  net I_reset_N_i_rep21
    gate I_648_rep21 term Q end
    gate addr[13] term QR end
    gate addr[14] term QR end
    gate addr[0] term QR end
    gate tach1_freq_ctr.shft_reg[0] term QR end
    gate tach1_freq_ctr.O_data[0] term QR end
    gate tach1_freq_ctr.O_data[1] term QR end
    gate tach1_freq_ctr.O_data[2] term QR end
    gate tach1_freq_ctr.O_data[3] term QR end
  end
  net V0_ctr.N_110_buf1
    gate I_655 term Z end
    gate V0_ctr.ctr_reg_6_0_and2[3] term B end
    gate V0_ctr.ctr_reg_6_0_and2[4] term B end
    gate V0_ctr.ctr_reg_6_0_and2[5] term B end
    gate V0_ctr.ctr_reg_6_0_and2[6] term B end
    gate V0_ctr.ctr_reg_6_0_and2[7] term B end
    gate V0_ctr.ctr_reg_6_0_and2[8] term B end
    gate V0_ctr.ctr_reg_6_0_and2[9] term B end
    gate V0_ctr.ctr_reg_6_0_and2[10] term B end
    gate V0_ctr.ctr_reg_6_0_and2[11] term B end
    gate V0_ctr.ctr_reg_6_0_and2[12] term B end
    gate V0_ctr.ctr_reg_6_0_and2[13] term B end
    gate V0_ctr.ctr_reg_6_0_and2[14] term B end
    gate V0_ctr.ctr_reg_6_0_and2[15] term B end
    gate V0_ctr.ctr_reg_6_0_and2[16] term B end
  end
  net V0_ctr.N_110_buf2
    gate I_658 term Z end
    gate V0_ctr.ctr_reg_6_0_and2[0] term B end
    gate V0_ctr.ctr_reg_6_0_and2[1] term B end
    gate V0_ctr.ctr_reg_6_0_and2[2] term B end
  end
  net I1_ctr.N_110_buf1
    gate I_659 term Z end
    gate I1_ctr.ctr_reg_6_0_and2[1] term B end
    gate I1_ctr.ctr_reg_6_0_and2[2] term B end
    gate I1_ctr.ctr_reg_6_0_and2[3] term B end
    gate I1_ctr.ctr_reg_6_0_and2[4] term B end
    gate I1_ctr.ctr_reg_6_0_and2[5] term B end
    gate I1_ctr.ctr_reg_6_0_and2[7] term B end
    gate I1_ctr.ctr_reg_6_0_and2[8] term B end
    gate I1_ctr.ctr_reg_6_0_and2[10] term B end
    gate I1_ctr.ctr_reg_6_0_and2[11] term B end
    gate I1_ctr.ctr_reg_6_0_and2[12] term B end
    gate I1_ctr.ctr_reg_6_0_and2[13] term B end
    gate I1_ctr.ctr_reg_6_0_and2[14] term B end
    gate I1_ctr.ctr_reg_6_0_and2[15] term B end
    gate I1_ctr.ctr_reg_6_0_and2[16] term B end
  end
  net I1_ctr.N_110_buf2
    gate I_662 term Z end
    gate I1_ctr.ctr_reg_6_0_and2[0] term B end
    gate I1_ctr.ctr_reg_6_0_and2[6] term B end
    gate I1_ctr.ctr_reg_6_0_and2[9] term B end
  end
  net I2_ctr.N_110_buf1
    gate I_663 term Z end
    gate I2_ctr.ctr_reg_6_0_and2[3] term B end
    gate I2_ctr.ctr_reg_6_0_and2[4] term B end
    gate I2_ctr.ctr_reg_6_0_and2[5] term B end
    gate I2_ctr.ctr_reg_6_0_and2[6] term B end
    gate I2_ctr.ctr_reg_6_0_and2[7] term B end
    gate I2_ctr.ctr_reg_6_0_and2[8] term B end
    gate I2_ctr.ctr_reg_6_0_and2[9] term B end
    gate I2_ctr.ctr_reg_6_0_and2[10] term B end
    gate I2_ctr.ctr_reg_6_0_and2[11] term B end
    gate I2_ctr.ctr_reg_6_0_and2[12] term B end
    gate I2_ctr.ctr_reg_6_0_and2[13] term B end
    gate I2_ctr.ctr_reg_6_0_and2[14] term B end
    gate I2_ctr.ctr_reg_6_0_and2[15] term B end
    gate I2_ctr.ctr_reg_6_0_and2[16] term B end
  end
  net I2_ctr.N_110_buf2
    gate I_666 term Z end
    gate I2_ctr.ctr_reg_6_0_and2[0] term B end
    gate I2_ctr.ctr_reg_6_0_and2[1] term B end
    gate I2_ctr.ctr_reg_6_0_and2[2] term B end
  end
  net MAIN_ctr.N_144_buf1
    gate I_667 term Z end
    gate MAIN_ctr.ctr_reg_15_0_and2[9] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[10] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[11] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[12] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[13] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[14] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[15] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[16] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[17] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[18] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[19] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[20] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[21] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[22] term B end
  end
  net MAIN_ctr.N_144_buf2
    gate I_670 term Z end
    gate MAIN_ctr.ctr_reg_15_0_and2[0] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[1] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[2] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[3] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[4] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[5] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[6] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[7] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[8] term B end
  end
  net gen_freq_ctr.N_150_buf1
    gate I_671 term Z end
    gate gen_freq_ctr.ctr_reg_24_0_and2[10] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[11] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[12] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[13] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[14] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[15] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[16] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[17] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[18] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[19] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[20] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[21] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[22] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[23] term B end
  end
  net gen_freq_ctr.N_150_buf2
    gate I_674 term Z end
    gate gen_freq_ctr.ctr_reg_24_0_and2[0] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[1] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[2] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[3] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[4] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[5] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[6] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[7] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[8] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[9] term B end
  end
  net gen_freq_ctr.un1_I_clr_regs_buf1
    gate I_675 term Z end
    gate gen_freq_ctr.O_data_0[8] term S end
    gate gen_freq_ctr.O_data_0[9] term S end
    gate gen_freq_ctr.O_data_0[11] term S end
    gate gen_freq_ctr.O_data_0[12] term S end
    gate gen_freq_ctr.O_data_0[13] term S end
    gate gen_freq_ctr.O_data_0[14] term S end
    gate gen_freq_ctr.O_data_0[15] term S end
    gate gen_freq_ctr.O_data_0[17] term S end
    gate gen_freq_ctr.O_data_0[18] term S end
    gate gen_freq_ctr.O_data_0[19] term S end
    gate gen_freq_ctr.O_data_0[20] term S end
    gate gen_freq_ctr.O_data_0[21] term S end
    gate gen_freq_ctr.O_data_0[22] term S end
    gate gen_freq_ctr.O_data_0[23] term S end
  end
  net gen_freq_ctr.un1_I_clr_regs_buf2
    gate I_678 term Z end
    gate gen_freq_ctr.O_data_0[0] term S end
    gate gen_freq_ctr.O_data_0[1] term S end
    gate gen_freq_ctr.O_data_0[2] term S end
    gate gen_freq_ctr.O_data_0[3] term S end
    gate gen_freq_ctr.O_data_0[4] term S end
    gate gen_freq_ctr.O_data_0[5] term S end
    gate gen_freq_ctr.O_data_0[6] term S end
    gate gen_freq_ctr.O_data_0[7] term S end
    gate gen_freq_ctr.O_data_0[10] term S end
    gate gen_freq_ctr.O_data_0[16] term S end
  end
  net CLR_REGS_rep2
    gate idl_regs.O_CLR_REGS_rep2 term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[17] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[11] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[10] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[8] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[7] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[6] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[5] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[4] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[3] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[2] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[1] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[0] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[8] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[11] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[8] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[7] term B end
  end
  net CLR_REGS_rep3
    gate idl_regs.O_CLR_REGS_rep3 term QZ end
    gate I2_ctr.holding_reg_6_0_and2[10] term B end
    gate I2_ctr.holding_reg_6_0_and2[8] term B end
    gate I2_ctr.holding_reg_6_0_and2[7] term B end
    gate I2_ctr.holding_reg_6_0_and2[6] term B end
    gate I2_ctr.holding_reg_6_0_and2[5] term B end
    gate I2_ctr.holding_reg_6_0_and2[4] term B end
    gate I2_ctr.holding_reg_6_0_and2[3] term B end
    gate I2_ctr.holding_reg_6_0_and2[2] term B end
    gate I2_ctr.holding_reg_6_0_and2[1] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[19] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[22] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[14] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[9] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[9] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[12] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[9] term B end
  end
  net CLR_REGS_rep4
    gate idl_regs.O_CLR_REGS_rep4 term QZ end
    gate I1_ctr.holding_reg_6_0_and2[5] term B end
    gate I1_ctr.holding_reg_6_0_and2[4] term B end
    gate I1_ctr.holding_reg_6_0_and2[3] term B end
    gate I1_ctr.holding_reg_6_0_and2[2] term B end
    gate I1_ctr.holding_reg_6_0_and2[1] term B end
    gate I2_ctr.holding_reg_6_0_and2[13] term B end
    gate I2_ctr.holding_reg_6_0_and2[9] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[21] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[17] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[16] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[13] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[9] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[8] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[16] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[14] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[10] term B end
  end
  net CLR_REGS_rep5
    gate idl_regs.O_CLR_REGS_rep5 term QZ end
    gate V0_ctr.un1_I_clr_regs_0 term A end
    gate V0_ctr.holding_reg_6_0_and2[16] term B end
    gate V0_ctr.holding_reg_6_0_and2[13] term B end
    gate V0_ctr.holding_reg_6_0_and2[12] term B end
    gate V0_ctr.holding_reg_6_0_and2[11] term B end
    gate V0_ctr.holding_reg_6_0_and2[10] term B end
    gate V0_ctr.holding_reg_6_0_and2[7] term B end
    gate V0_ctr.holding_reg_6_0_and2[6] term B end
    gate I1_ctr.holding_reg_6_0_and2[16] term B end
    gate I1_ctr.holding_reg_6_0_and2[13] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[22] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[14] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[23] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[15] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[12] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[15] term B end
  end
  net CLR_REGS_rep6
    gate idl_regs.O_CLR_REGS_rep6 term QZ end
    gate V0_ctr.holding_reg_6_0_and2[15] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[15] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[14] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[12] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[11] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[7] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[6] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[5] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[4] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[3] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[2] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[1] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[0] term B end
  end
  net CLR_REGS_rep7
    gate idl_regs.O_CLR_REGS_rep7 term QZ end
    gate gen_freq_ctr.un1_I_clr_regs_0 term A end
    gate I1_ctr.un1_I_clr_regs_0 term A end
    gate V0_ctr.holding_reg_6_0_and2[5] term B end
    gate V0_ctr.holding_reg_6_0_and2[4] term B end
    gate V0_ctr.holding_reg_6_0_and2[3] term B end
    gate V0_ctr.holding_reg_6_0_and2[2] term B end
    gate V0_ctr.holding_reg_6_0_and2[1] term B end
    gate I1_ctr.holding_reg_6_0_and2[9] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[18] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[15] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[10] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[7] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[20] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[19] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[18] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[10] term B end
  end
  net CLR_REGS_rep8
    gate idl_regs.O_CLR_REGS_rep8 term QZ end
    gate V0_ctr.holding_reg_6_0_and2[14] term B end
    gate V0_ctr.holding_reg_6_0_and2[8] term B end
    gate I1_ctr.holding_reg_6_0_and2[15] term B end
    gate I1_ctr.holding_reg_6_0_and2[14] term B end
    gate I1_ctr.holding_reg_6_0_and2[12] term B end
    gate I1_ctr.holding_reg_6_0_and2[11] term B end
    gate I1_ctr.holding_reg_6_0_and2[10] term B end
    gate I1_ctr.holding_reg_6_0_and2[8] term B end
    gate I1_ctr.holding_reg_6_0_and2[7] term B end
    gate I1_ctr.holding_reg_6_0_and2[6] term B end
    gate I2_ctr.holding_reg_6_0_and2[16] term B end
    gate I2_ctr.holding_reg_6_0_and2[15] term B end
    gate I2_ctr.holding_reg_6_0_and2[14] term B end
    gate I2_ctr.holding_reg_6_0_and2[12] term B end
    gate I2_ctr.holding_reg_6_0_and2[11] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[11] term B end
  end
  net CLR_REGS_rep9
    gate idl_regs.O_CLR_REGS_rep9 term QZ end
    gate tach1_freq_ctr.un1_I_clr_regs_0 term B end
    gate tach0_freq_ctr.un1_I_clr_regs_0 term B end
    gate MAIN_ctr.un1_I_clr_regs_0 term A end
    gate I2_ctr.un1_I_clr_regs_0 term A end
    gate V0_ctr.holding_reg_6_0_and2[9] term B end
  end
  net CLR_REGS_rep1_rep2
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QZ end
    gate tach1_freq_ctr.holding_reg_6_0_and2[0] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[1] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[2] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[3] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[4] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[5] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[6] term B end
    gate tach1_freq_ctr.holding_reg_6_0_and2[13] term B end
    gate tach0_freq_ctr.holding_reg_6_0_and2[13] term B end
  end
  net I_reset_N_i_rep2_rep2
    gate I_648_rep2_rep2 term Q end
    gate idl_regs.O_V48_ENABLE term QR end
    gate idl_regs.O_K1_ENABLE term QR end
    gate idl_regs.O_B_DC90_48V_Enable term QR end
    gate idl_regs.O_CLR_MAINT_REG term QR end
    gate idl_regs.O_CLR_CTRS term QR end
    gate idl_regs.O_CLR_LOCK_OUT term QR end
    gate idl_regs.O_CTR_CTL term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QR end
    gate I1_ctr.O_data[11] term QR end
    gate I2_ctr.O_data[11] term QR end
  end
  net N_669_buf1
    gate I_679 term Z end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QD end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QD end
    gate idl_regs.O_AUX_3_CTL[1] term QD end
    gate addr[1] term QD end
    gate idl_regs.O_CLR_REGS_rep2 term QD end
    gate idl_regs.O_CLR_REGS_rep3 term QD end
    gate idl_regs.O_CLR_REGS_rep4 term QD end
    gate idl_regs.O_CLR_REGS_rep5 term QD end
    gate idl_regs.O_CLR_REGS_rep6 term QD end
    gate idl_regs.O_CLR_REGS_rep7 term QD end
    gate idl_regs.O_CLR_REGS_rep8 term QD end
    gate idl_regs.O_CLR_REGS_rep9 term QD end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QD end
  end
  net N_669_buf2
    gate I_682 term Z end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QD end
    gate idl_regs.O_AUX_FAN_CTL[1] term QD end
    gate idl_regs.O_AUX_0_CTL[1] term QD end
    gate idl_regs.O_AUX_1_CTL[1] term QD end
    gate idl_regs.O_AUX_2_CTL[1] term QD end
    gate idl_regs.BC_TACH1_CTL_2_0_and2_0_and2 term A end
  end
  net CLR_REGS_rep1_rep1_rep1
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QZ end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term FB end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term FB end
    gate idl_regs.O_CLR_REGS_rep9 term FB end
    gate idl_regs.O_CLR_REGS_rep8 term FB end
    gate idl_regs.O_CLR_REGS_rep7 term FB end
    gate idl_regs.O_CLR_REGS_rep6 term FB end
    gate idl_regs.O_CLR_REGS_rep5 term FB end
    gate idl_regs.O_CLR_REGS_rep4 term FB end
    gate idl_regs.O_CLR_REGS_rep3 term FB end
    gate idl_regs.O_CLR_REGS_rep2 term FB end
    gate idl_regs.r_data_0_0_and2_3[1] term A end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term FB end
  end
  net CLR_REGS_rep1_rep1_rep2
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[20] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[12] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[21] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[13] term B end
  end
  net idl_regs.CLR_LOCK_OUT_wstb_buf1
    gate I_683 term Z end
    gate idl_regs.O_CLR_REGS_rep2 term QC end
    gate idl_regs.O_CLR_REGS_rep3 term QC end
    gate idl_regs.O_CLR_REGS_rep4 term QC end
    gate idl_regs.O_CLR_REGS_rep5 term QC end
    gate idl_regs.O_CLR_REGS_rep6 term QC end
    gate idl_regs.O_CLR_REGS_rep7 term QC end
    gate idl_regs.O_CLR_REGS_rep8 term QC end
    gate idl_regs.O_CLR_REGS_rep9 term QC end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QC end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QC end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QC end
  end
  net idl_regs.CLR_LOCK_OUT_wstb_buf2
    gate I_686 term Z end
    gate idl_regs.O_CLR_LOCK_OUT term QC end
    gate idl_regs.O_CLR_CTRS term QC end
    gate idl_regs.O_CLR_MAINT_REG term QC end
  end
  net I_reset_N_i_rep2_rep1_rep1
    gate I_648_rep2_rep1_rep1 term Q end
    gate idl_regs.O_CLR_REGS_rep9 term QR end
    gate idl_regs.O_CLR_REGS_rep8 term QR end
    gate idl_regs.O_CLR_REGS_rep7 term QR end
    gate idl_regs.O_CLR_REGS_rep6 term QR end
    gate idl_regs.O_CLR_REGS_rep5 term QR end
    gate idl_regs.O_CLR_REGS_rep4 term QR end
    gate idl_regs.O_CLR_REGS_rep3 term QR end
    gate idl_regs.O_CLR_REGS_rep2 term QR end
    gate idl_regs.O_AUX_0_CTL[1] term QR end
    gate idl_regs.O_AUX_FAN_CTL[1] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QR end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QR end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QR end
  end
  net I_reset_N_i_rep2_rep1_rep2
    gate I_648_rep2_rep1_rep2 term Q end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QR end
  end
end
