// Seed: 2202425204
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    input wor id_3,
    output wire id_4,
    output tri id_5,
    input supply1 id_6,
    input wand id_7,
    output wire id_8,
    output supply0 id_9,
    input supply0 id_10,
    output wire id_11,
    output supply1 id_12,
    output uwire id_13,
    input supply1 id_14,
    input wand id_15
);
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output supply1 id_2
);
  always @(posedge 1 or id_1) id_2 = id_1;
  buf primCall (id_2, id_1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
