srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DECODER.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DECODER' (VHDL-1012)
INFO: analyzing architecture 'DATAFLOW' of entity 'decoder' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DECODER_LETRAS.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DECODER_LETRAS' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'decoder_letras' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/n.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tipos_personalizados'

-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'types_pkg'

INFO: analyzing package 'TiposComunes'

-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DIVISOR_HZ' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'divisor_hz' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unsigned_to_bcd' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'unsigned_to_bcd' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FILTRO_LETRAS' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'filtro_letras' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(193): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(193): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(194): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(194): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(195): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(195): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(196): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(196): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(197): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(197): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DISPLAY_PUNTOS' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'display_puntos' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(40): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(40): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(40): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(41): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(41): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(41): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(84): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(84): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(84): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(85): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(85): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(85): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(86): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(86): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(86): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'EDGEDTCTR' (VHDL-1012)
INFO: analyzing architecture 'BEHAVIORAL' of entity 'edgedtctr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'SYNCHRNZR' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'synchrnzr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FILTRO_BOTON' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'filtro_boton' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(16): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(16): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(16): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(17): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(17): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(17): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(18): WARNING: Positional port connection in entity/module instantiation <edgedtctr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(18): WARNING: Positional port connection in entity/module instantiation <edgedtctr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(18): WARNING: Positional port connection in entity/module instantiation <edgedtctr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FSM' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fsm' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/MUX_10_UNSIGNED.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MUX_10_UNSIGNED' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mux_10_unsigned' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'generaciondados' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generaciondados' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'TiposComunes'

C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd(35): WARNING: overwriting existing primary unit 'tiposcomunes' (VHDL-1177)
INFO: analyzing package body 'TiposComunes'

-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'case_i_ns' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'case_i_ns' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'punt_glob' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'punt_glob' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(74): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(91): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(104): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(121): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(134): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'YAHTZEE' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'yahtzee' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(43): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(43): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(43): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(44): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(44): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(44): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(45): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(45): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(45): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'case_escaleras' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'case_escaleras' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'case_tcy' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'case_tcy' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_fullh' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_fullh' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_magico' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_magico' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_turnos' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_turnos' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_yahtz' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_yahtz' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/new/demux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'demux' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'demux' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sim_1/new/lfsr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_Generador_LFSR' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'tb_generador_lfsr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'punt_total' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'punt_total' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_display_1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'TB_DISPLAY_PUNTOS' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'tb_display_puntos' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_divisor.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'TB_DIVISOR_HZ' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'tb_divisor_hz' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_divisor.vhd(20): ERROR: formal port 'factor' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd(7): INFO: 'factor' is declared here
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_unsigned_to_bcd.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'TB_unsigned_to_bcd' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'tb_unsigned_to_bcd' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FSM_tb' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fsm_tb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sim_1/new/tb_generaciondados.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_generaciondados' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'tb_generaciondados' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'punt_glob_tb' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'punt_glob_tb' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(19): ERROR: 'integer_vector' is not declared (VHDL-1241)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(32): ERROR: 'integer_vector' is not declared (VHDL-1241)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(49): ERROR: 'dados' is not declared (VHDL-1241)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(76): ERROR: 'dados' is not declared (VHDL-1241)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(81): ERROR: 'dados' is not declared (VHDL-1241)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(87): ERROR: 'dados' is not declared (VHDL-1241)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(93): ERROR: 'dados' is not declared (VHDL-1241)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Generador_LFSR' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generador_lfsr' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:yahtzee arch:
VHDLTop: library:xil_defaultlib entity:yahtzee arch:
VHDLTop: library:xil_defaultlib entity:tb_generador_lfsr arch:
VHDLTop: library:xil_defaultlib entity:tb_generador_lfsr arch:
VHDLTop: library:xil_defaultlib entity:tb_display_puntos arch:
VHDLTop: library:xil_defaultlib entity:tb_display_puntos arch:
VHDLTop: library:xil_defaultlib entity:tb_divisor_hz arch:
VHDLTop: library:xil_defaultlib entity:tb_divisor_hz arch:
VHDLTop: library:xil_defaultlib entity:tb_unsigned_to_bcd arch:
VHDLTop: library:xil_defaultlib entity:tb_unsigned_to_bcd arch:
VHDLTop: library:xil_defaultlib entity:fsm_tb arch:
VHDLTop: library:xil_defaultlib entity:fsm_tb arch:
VHDLTop: library:xil_defaultlib entity:tb_generaciondados arch:
VHDLTop: library:xil_defaultlib entity:tb_generaciondados arch:
VHDLTop: library:xil_defaultlib entity:punt_glob_tb arch:
VHDLTop: library:xil_defaultlib entity:punt_glob_tb arch:
END of tops
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd(9): INFO: processing 'YAHTZEE_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(7): INFO: processing 'FILTRO_BOTON_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/SYNCHRNZR.vhd(4): INFO: processing 'SYNCHRNZR_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/EDGEDTCTR.vhd(4): INFO: processing 'EDGEDTCTR_default(BEHAVIORAL)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd(8): INFO: processing 'FSM_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(10): INFO: processing 'DISPLAY_PUNTOS_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd(4): INFO: processing 'DIVISOR_HZ_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd(5): INFO: processing 'unsigned_to_bcd_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DECODER.vhd(4): INFO: processing 'DECODER_default(DATAFLOW)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(9): INFO: processing 'FILTRO_LETRAS_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DECODER_LETRAS.vhd(4): INFO: processing 'DECODER_LETRAS_default(behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd(6): INFO: processing 'generaciondados_default(rtl)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd(5): INFO: processing 'Generador_LFSR_default(rtl)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd(5): INFO: processing '\Generador_LFSR(ancho=4)\(rtl)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd(5): INFO: processing '\Generador_LFSR(ancho=5)\(rtl)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd(5): INFO: processing '\Generador_LFSR(ancho=6)\(rtl)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd(5): INFO: processing '\Generador_LFSR(ancho=7)\(rtl)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(8): INFO: processing 'punt_glob_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd(36): INFO: processing 'caso_yahtz_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd(8): INFO: processing '\case_i_ns(param=1)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd(8): INFO: processing '\case_i_ns(param=2)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd(8): INFO: processing '\case_i_ns(param=3)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd(8): INFO: processing '\case_i_ns(param=4)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd(8): INFO: processing '\case_i_ns(param=5)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd(8): INFO: processing '\case_i_ns(param=6)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd(34): INFO: processing '\case_tcy(param=3,res=15)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd(34): INFO: processing '\case_tcy(param=4,res=20)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd(34): INFO: processing '\case_tcy(param=5,res=50)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(104): ERROR: entity port 'dados' does not match with type integer_vector of component port (VHDL-1334)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd(24): INFO: 'dados' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd(5): INFO: component ports's type 'integer_vector' is declared here (VHDL-1864)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd(36): INFO: entity port's type 'arrayofintegers' is declared here (VHDL-1865)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(104): ERROR: entity port 'dados' does not match with type integer_vector of component port (VHDL-1334)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd(24): INFO: 'dados' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd(5): INFO: component ports's type 'integer_vector' is declared here (VHDL-1864)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd(36): INFO: entity port's type 'arrayofintegers' is declared here (VHDL-1865)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd(16): INFO: processing 'caso_fullh_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd(8): INFO: processing '\case_escaleras(param=3,res=20)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd(8): INFO: processing '\case_escaleras(param=4,res=25)\(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(134): ERROR: entity port 'dados' does not match with type integer_vector of component port (VHDL-1334)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd(23): INFO: 'dados' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd(5): INFO: component ports's type 'integer_vector' is declared here (VHDL-1864)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd(36): INFO: entity port's type 'arrayofintegers' is declared here (VHDL-1865)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd(134): ERROR: entity port 'dados' does not match with type integer_vector of component port (VHDL-1334)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd(23): INFO: 'dados' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd(5): INFO: component ports's type 'integer_vector' is declared here (VHDL-1864)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd(36): INFO: entity port's type 'arrayofintegers' is declared here (VHDL-1865)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd(15): INFO: processing 'caso_magico_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd(6): INFO: processing 'caso_turnos_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd(32): INFO: processing 'punt_total_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/new/demux.vhd(8): INFO: processing 'demux_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/MUX_10_UNSIGNED.vhd(7): INFO: processing 'MUX_10_UNSIGNED_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sim_1/new/lfsr.vhd(5): INFO: processing 'tb_Generador_LFSR_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_display_1.vhd(5): INFO: processing 'TB_DISPLAY_PUNTOS_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_display_1.vhd(15): ERROR: entity port 'letras' does not match with type std_logic_vector of component port (VHDL-1334)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(17): INFO: 'letras' is declared here
/proj/xsjhdstaff3/laddunoo/xsj_Branch/REL/2024.1/hierdesign//../data/vhdl/src/ieee/distributable/std_logic_1164.vhd(75): INFO: component ports's type 'std_logic_vector' is declared here (VHDL-1864)
/proj/xsjhdstaff3/laddunoo/xsj_Branch/REL/2024.1/hierdesign//../data/vhdl/src/std/standard.vhd(57): INFO: entity port's type 'integer' is declared here (VHDL-1865)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_display_1.vhd(15): ERROR: entity port 'letras' does not match with type std_logic_vector of component port (VHDL-1334)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(17): INFO: 'letras' is declared here
/proj/xsjhdstaff3/laddunoo/xsj_Branch/REL/2024.1/hierdesign//../data/vhdl/src/ieee/distributable/std_logic_1164.vhd(75): INFO: component ports's type 'std_logic_vector' is declared here (VHDL-1864)
/proj/xsjhdstaff3/laddunoo/xsj_Branch/REL/2024.1/hierdesign//../data/vhdl/src/std/standard.vhd(57): INFO: entity port's type 'integer' is declared here (VHDL-1865)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(13): ERROR: formal port 'habilitador_display' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(14): ERROR: formal port 'intermitente' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(15): ERROR: formal port 'solo_letras' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(18): ERROR: formal port 'dados' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_divisor.vhd(4): INFO: processing 'TB_DIVISOR_HZ_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd(7): ERROR: formal port 'factor' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/simu_unsigned_to_bcd.vhd(5): INFO: processing 'TB_unsigned_to_bcd_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_FSM.vhd(5): INFO: processing 'FSM_tb_default(Behavioral)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_FSM.vhd(16): ERROR: formal port <s_in_dados> does not exist in entity <FSM>.  Please compare the definition of block <FSM> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd(8): INFO: 'fsm' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_FSM.vhd(19): ERROR: formal port <puntuacion_listos> does not exist in entity <FSM>.  Please compare the definition of block <FSM> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd(8): INFO: 'fsm' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_FSM.vhd(16): ERROR: formal port <s_in_dados> does not exist in entity <FSM_default>.  Please compare the definition of block <FSM_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd(8): INFO: 'fsm_default' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_FSM.vhd(19): ERROR: formal port <puntuacion_listos> does not exist in entity <FSM_default>.  Please compare the definition of block <FSM_default> to its component declaration and its instantion to detect the mismatch. (VHDL-9007)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd(8): INFO: 'fsm_default' is declared here
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd(16): ERROR: formal port 'puntuacion_listos_1' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FSM.vhd(17): ERROR: formal port 'puntuacion_listos_2' has no actual or default value (VHDL-1768)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sim_1/new/tb_generaciondados.vhd(8): INFO: processing 'tb_generaciondados_default(behavior)' (VHDL-1067)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sim_1/new/tb_puntuacionglobal.vhd(5): INFO: processing 'punt_glob_tb_default(Behavioral)' (VHDL-1067)
srcscan exits with return value 0
