{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460664436638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460664436639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 13:07:16 2016 " "Processing started: Thu Apr 14 13:07:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460664436639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460664436639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460664436639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460664437701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/shared_modules/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/shared_modules/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../shared_modules/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460664437834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460664437834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_test.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_test " "Found entity 1: tristate_test" {  } { { "tristate_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460664437840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460664437840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_test_de1soc.v 2 2 " "Found 2 design units, including 2 entities, in source file tristate_test_de1soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_test_de1soc " "Found entity 1: tristate_test_de1soc" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460664437845 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460664437845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460664437845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tristate_test_de1soc " "Elaborating entity \"tristate_test_de1soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460664437920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:divider\"" {  } { { "tristate_test_de1soc.v" "divider" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460664437934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_test tristate_test:test " "Elaborating entity \"tristate_test\" for hierarchy \"tristate_test:test\"" {  } { { "tristate_test_de1soc.v" "test" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460664437946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop tristate_test:test\|d_flipflop:FF0 " "Elaborating entity \"d_flipflop\" for hierarchy \"tristate_test:test\|d_flipflop:FF0\"" {  } { { "tristate_test.v" "FF0" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460664437972 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "comb tristate_test:test\|d_flipflop:FF0\|q " "Converted the fan-out from the tri-state buffer \"comb\" to the node \"tristate_test:test\|d_flipflop:FF0\|q\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460664439042 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460664439042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "tristate_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460664439070 "|tristate_test_de1soc|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460664439070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460664439245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1460664439539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460664439765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460664439765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460664439822 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460664439822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460664439822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460664439822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460664439867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 13:07:19 2016 " "Processing ended: Thu Apr 14 13:07:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460664439867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460664439867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460664439867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460664439867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460664443886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460664443888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 13:07:22 2016 " "Processing started: Thu Apr 14 13:07:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460664443888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460664443888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460664443888 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460664444231 ""}
{ "Info" "0" "" "Project  = tristate_test_de1soc" {  } {  } 0 0 "Project  = tristate_test_de1soc" 0 0 "Fitter" 0 0 1460664444233 ""}
{ "Info" "0" "" "Revision = tristate_test_de1soc" {  } {  } 0 0 "Revision = tristate_test_de1soc" 0 0 "Fitter" 0 0 1460664444233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1460664444580 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tristate_test_de1soc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"tristate_test_de1soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460664444596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460664444682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460664444683 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460664445926 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460664445973 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1460664446213 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1460664457307 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 23 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1460664457468 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1460664457468 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460664457706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1460664457714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460664457714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460664457715 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1460664457716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1460664457716 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1460664457716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1460664457717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1460664457717 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1460664457717 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1460664457889 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1460664457889 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460664457908 ""}
{ "Info" "ISTA_SDC_FOUND" "tristate_test_de1soc.sdc " "Reading SDC File: 'tristate_test_de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460664475202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 10 CLOCK2_50 port " "Ignored filter at tristate_test_de1soc.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475207 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 11 CLOCK3_50 port " "Ignored filter at tristate_test_de1soc.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475207 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 12 CLOCK4_50 port " "Ignored filter at tristate_test_de1soc.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475208 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 14 TD_CLK27 port " "Ignored filter at tristate_test_de1soc.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475208 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 15 DRAM_CLK port " "Ignored filter at tristate_test_de1soc.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475209 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 20 VGA_CLK port " "Ignored filter at tristate_test_de1soc.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475209 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1460664475210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 53 DRAM_DQ* port " "Ignored filter at tristate_test_de1soc.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 53 clk_dram clock " "Ignored filter at tristate_test_de1soc.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475211 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(53): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475211 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(54): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 56 TD_DATA* port " "Ignored filter at tristate_test_de1soc.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 56 tv_27m clock " "Ignored filter at tristate_test_de1soc.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475212 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(56): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475213 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(57): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 58 TD_HS port " "Ignored filter at tristate_test_de1soc.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475213 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(58): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475214 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(59): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 60 TD_VS port " "Ignored filter at tristate_test_de1soc.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475214 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(60): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475215 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(61): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475215 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(68): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475216 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(69): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 70 DRAM_ADDR* port " "Ignored filter at tristate_test_de1soc.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475216 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(70): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475216 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(71): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 72 DRAM_*DQM port " "Ignored filter at tristate_test_de1soc.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475217 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(72): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475218 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(73): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 74 DRAM_BA* port " "Ignored filter at tristate_test_de1soc.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475218 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(74): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475219 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(75): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 76 DRAM_RAS_N port " "Ignored filter at tristate_test_de1soc.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475219 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(76): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475220 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(77): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 78 DRAM_CAS_N port " "Ignored filter at tristate_test_de1soc.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475220 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(78): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475221 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(79): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 80 DRAM_WE_N port " "Ignored filter at tristate_test_de1soc.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475221 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(80): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475222 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(81): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 82 DRAM_CKE port " "Ignored filter at tristate_test_de1soc.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475222 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(82): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475222 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(83): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 84 DRAM_CS_N port " "Ignored filter at tristate_test_de1soc.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475223 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(84): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475224 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(85): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 87 VGA_R* port " "Ignored filter at tristate_test_de1soc.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 87 clk_vga clock " "Ignored filter at tristate_test_de1soc.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475224 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(87): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475225 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(88): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 89 VGA_G* port " "Ignored filter at tristate_test_de1soc.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475225 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(89): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475226 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(90): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 91 VGA_B* port " "Ignored filter at tristate_test_de1soc.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475226 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(91): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475227 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(92): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 93 VGA_BLANK port " "Ignored filter at tristate_test_de1soc.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460664475227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475227 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(93): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475228 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(94): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460664475228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:divider\|div_clks\[23\] " "Node: div_clock:divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tristate_test:test\|d_flipflop:FF0\|q div_clock:divider\|div_clks\[23\] " "Register tristate_test:test\|d_flipflop:FF0\|q is being clocked by div_clock:divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1460664475229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1460664475229 "|tristate_test_de1soc|div_clock:divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1460664475231 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1460664475231 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460664475231 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1460664475231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1460664475235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460664475678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1460664475757 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1460664476656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460664476656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1460664478550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1460664491161 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1460664491161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460664491642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1460664491643 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1460664491643 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1460664491643 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1460664493971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460664494242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460664495395 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460664495586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460664496676 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460664500850 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1460664501224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/output_files/tristate_test_de1soc.fit.smsg " "Generated suppressed messages file C:/EE_469/git/EE469/Lab2/verilog/tristate_test/output_files/tristate_test_de1soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1460664501390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 347 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 347 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1789 " "Peak virtual memory: 1789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460664502302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 13:08:22 2016 " "Processing ended: Thu Apr 14 13:08:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460664502302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460664502302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460664502302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460664502302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1460664506222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460664506223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 13:08:25 2016 " "Processing started: Thu Apr 14 13:08:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460664506223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1460664506223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1460664506223 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1460664519355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460664524490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 13:08:44 2016 " "Processing ended: Thu Apr 14 13:08:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460664524490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460664524490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460664524490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1460664524490 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1460664525315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1460664528538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460664528540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 13:08:47 2016 " "Processing started: Thu Apr 14 13:08:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460664528540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460664528540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tristate_test_de1soc -c tristate_test_de1soc " "Command: quartus_sta tristate_test_de1soc -c tristate_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460664528540 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1460664528917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460664530393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460664530488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460664530488 ""}
{ "Info" "ISTA_SDC_FOUND" "tristate_test_de1soc.sdc " "Reading SDC File: 'tristate_test_de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1460664532714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 10 CLOCK2_50 port " "Ignored filter at tristate_test_de1soc.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532720 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 11 CLOCK3_50 port " "Ignored filter at tristate_test_de1soc.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532721 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 12 CLOCK4_50 port " "Ignored filter at tristate_test_de1soc.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532721 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 14 TD_CLK27 port " "Ignored filter at tristate_test_de1soc.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532722 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 15 DRAM_CLK port " "Ignored filter at tristate_test_de1soc.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532723 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 20 VGA_CLK port " "Ignored filter at tristate_test_de1soc.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tristate_test_de1soc.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at tristate_test_de1soc.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532723 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1460664532723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 53 DRAM_DQ* port " "Ignored filter at tristate_test_de1soc.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 53 clk_dram clock " "Ignored filter at tristate_test_de1soc.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532724 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(53): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532725 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(54): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 56 TD_DATA* port " "Ignored filter at tristate_test_de1soc.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 56 tv_27m clock " "Ignored filter at tristate_test_de1soc.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532726 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(56): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532726 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(57): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 58 TD_HS port " "Ignored filter at tristate_test_de1soc.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532727 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(58): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532727 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(59): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 60 TD_VS port " "Ignored filter at tristate_test_de1soc.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532728 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(60): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at tristate_test_de1soc.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532728 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tristate_test_de1soc.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at tristate_test_de1soc.sdc(61): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532729 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(68): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532729 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(69): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 70 DRAM_ADDR* port " "Ignored filter at tristate_test_de1soc.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532730 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(70): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532730 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(71): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 72 DRAM_*DQM port " "Ignored filter at tristate_test_de1soc.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532731 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(72): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532731 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(73): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 74 DRAM_BA* port " "Ignored filter at tristate_test_de1soc.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532732 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(74): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532732 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(75): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 76 DRAM_RAS_N port " "Ignored filter at tristate_test_de1soc.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532733 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(76): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532733 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(77): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 78 DRAM_CAS_N port " "Ignored filter at tristate_test_de1soc.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532734 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(78): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532735 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(79): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 80 DRAM_WE_N port " "Ignored filter at tristate_test_de1soc.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532736 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(80): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532736 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(81): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 82 DRAM_CKE port " "Ignored filter at tristate_test_de1soc.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532737 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(82): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532738 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(83): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 84 DRAM_CS_N port " "Ignored filter at tristate_test_de1soc.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532739 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(84): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532740 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(85): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 87 VGA_R* port " "Ignored filter at tristate_test_de1soc.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 87 clk_vga clock " "Ignored filter at tristate_test_de1soc.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532741 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(87): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532741 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(88): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 89 VGA_G* port " "Ignored filter at tristate_test_de1soc.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532742 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(89): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532742 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(90): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 91 VGA_B* port " "Ignored filter at tristate_test_de1soc.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532743 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(91): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532743 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(92): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tristate_test_de1soc.sdc 93 VGA_BLANK port " "Ignored filter at tristate_test_de1soc.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460664532744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532744 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(93): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at tristate_test_de1soc.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532745 ""}  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tristate_test_de1soc.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at tristate_test_de1soc.sdc(94): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/tristate_test/tristate_test_de1soc.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460664532745 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:divider\|div_clks\[23\] " "Node: div_clock:divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tristate_test:test\|d_flipflop:FF0\|q div_clock:divider\|div_clks\[23\] " "Register tristate_test:test\|d_flipflop:FF0\|q is being clocked by div_clock:divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1460664532751 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460664532751 "|tristate_test_de1soc|div_clock:divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532752 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1460664532754 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1460664532770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.923 " "Worst-case setup slack is 15.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.923               0.000 CLOCK_50  " "   15.923               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664532798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 CLOCK_50  " "    0.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664532804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664532810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664532815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.105 " "Worst-case minimum pulse width slack is 9.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.105               0.000 CLOCK_50  " "    9.105               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664532818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664532818 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1460664532846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1460664532918 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1460664534659 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:divider\|div_clks\[23\] " "Node: div_clock:divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tristate_test:test\|d_flipflop:FF0\|q div_clock:divider\|div_clks\[23\] " "Register tristate_test:test\|d_flipflop:FF0\|q is being clocked by div_clock:divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1460664534740 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460664534740 "|tristate_test_de1soc|div_clock:divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.697 " "Worst-case setup slack is 15.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.697               0.000 CLOCK_50  " "   15.697               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664534752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.406 " "Worst-case hold slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 CLOCK_50  " "    0.406               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664534756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664534760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664534763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.110 " "Worst-case minimum pulse width slack is 9.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.110               0.000 CLOCK_50  " "    9.110               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664534767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664534767 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1460664534787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1460664535045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1460664536639 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:divider\|div_clks\[23\] " "Node: div_clock:divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tristate_test:test\|d_flipflop:FF0\|q div_clock:divider\|div_clks\[23\] " "Register tristate_test:test\|d_flipflop:FF0\|q is being clocked by div_clock:divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1460664536724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460664536724 "|tristate_test_de1soc|div_clock:divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.581 " "Worst-case setup slack is 17.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.581               0.000 CLOCK_50  " "   17.581               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664536729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50  " "    0.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664536733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664536737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664536741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.137 " "Worst-case minimum pulse width slack is 9.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.137               0.000 CLOCK_50  " "    9.137               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664536744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664536744 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1460664536764 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:divider\|div_clks\[23\] " "Node: div_clock:divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tristate_test:test\|d_flipflop:FF0\|q div_clock:divider\|div_clks\[23\] " "Register tristate_test:test\|d_flipflop:FF0\|q is being clocked by div_clock:divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1460664537431 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460664537431 "|tristate_test_de1soc|div_clock:divider|div_clks[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.627 " "Worst-case setup slack is 17.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.627               0.000 CLOCK_50  " "   17.627               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664537437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664537441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664537445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1460664537450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.136 " "Worst-case minimum pulse width slack is 9.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.136               0.000 CLOCK_50  " "    9.136               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460664537453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460664537453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460664539534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460664539534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460664539667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 13:08:59 2016 " "Processing ended: Thu Apr 14 13:08:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460664539667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460664539667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460664539667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460664539667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460664543397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460664543398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 13:09:03 2016 " "Processing started: Thu Apr 14 13:09:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460664543398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460664543398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tristate_test_de1soc -c tristate_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460664543398 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1460664545345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tristate_test_de1soc.vho C:/EE_469/git/EE469/Lab2/verilog/tristate_test/simulation/modelsim/ simulation " "Generated file tristate_test_de1soc.vho in folder \"C:/EE_469/git/EE469/Lab2/verilog/tristate_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1460664545677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460664545811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 13:09:05 2016 " "Processing ended: Thu Apr 14 13:09:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460664545811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460664545811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460664545811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460664545811 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 463 s " "Quartus II Full Compilation was successful. 0 errors, 463 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460664546721 ""}
