$date
	Sat Aug 02 15:55:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_cla $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c $end
$var wire 1 ( c1 $end
$var wire 1 ) c2 $end
$var wire 1 * c3 $end
$var wire 1 + c4 $end
$var wire 1 " carry $end
$var wire 1 , g1 $end
$var wire 1 - g2 $end
$var wire 1 . g3 $end
$var wire 1 / g4 $end
$var wire 1 0 p1 $end
$var wire 1 1 p2 $end
$var wire 1 2 p3 $end
$var wire 1 3 p4 $end
$var wire 4 4 sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#10
b111 !
b111 4
1(
1)
1*
1"
1+
00
01
02
13
1,
0-
0.
0/
1%
b1001 $
b1001 '
b1 #
b1 &
#20
12
03
1/
b1010 !
b1010 4
0%
b1101 $
b1101 '
b1001 #
b1001 &
#30
02
11
13
0/
b101 !
b101 4
1%
b1001 $
b1001 '
b11 #
b11 &
#40
01
1.
b110 !
b110 4
0%
b1101 $
b1101 '
b101 #
b101 &
#50
