[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\adder_2x8_wrapper.v]
Enabled=1
[file:.\src\adder_7x8.v]
Enabled=1
[file:.\src\fir.v]
Enabled=1
[file:.\src\rom_c1c5.v]
Enabled=1
[file:.\src\rom_c2c4.v]
Enabled=1
[file:.\src\rom_c3.v]
Enabled=1
[file:.\src\ff.v]
Enabled=1
[file:.\src\tb.v]
Enabled=1
VerilogLanguage=7
[file:.\src\fir.vhd]
Enabled=1
[file:.\src\runme_vhd.do]
Enabled=1
[file:.\src\wavebench.tcl]
Enabled=1
[file:.\src\runme_ver.do]
Enabled=1
[file:.\src\readme.txt]
Enabled=1

