#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec  1 13:46:58 2025
# Process ID: 2389462
# Current directory: /home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper.vdi
# Journal file: /home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/vivado.jou
# Running On: eda4152-1, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 8, Host memory: 16291 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3088.320 ; gain = 2.016 ; free physical = 1834 ; free virtual = 42605
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jasonwang/Desktop/ece253/grad_proj/vivado/SevenSeg_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ece/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3400.477 ; gain = 312.156 ; free physical = 1541 ; free virtual = 42356
Command: link_design -top system_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.dcp' for cell 'system_i/Encoder'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.srcs/sources_1/bd/system/ip/system_SevenSeg_v1_0_0_0/system_SevenSeg_v1_0_0_0.dcp' for cell 'system_i/SevenSeg_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_led'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/ext_spi_clk'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rgbled_0/system_rgbled_0.dcp' for cell 'system_i/rgbled'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp' for cell 'system_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0.dcp' for cell 'system_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/spi'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.dcp' for cell 'system_i/spi_dc_RnM'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.dcp' for cell 'system_i/switch'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_system_ila_0_0/system_system_ila_0_0.dcp' for cell 'system_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_nopll_mic_block_0_0/system_nopll_mic_block_0_0.dcp' for cell 'system_i/mic_block/nopll_mic_block_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_stream_grabber_0_0/system_stream_grabber_0_0.dcp' for cell 'system_i/mic_block/stream_grabber_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3400.477 ; gain = 0.000 ; free physical = 986 ; free virtual = 41813
INFO: [Netlist 29-17] Analyzing 1601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/ext_spi_clk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ext_spi_clk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: system_i/system_ila_0/inst/ila_lib UUID: 45d3035b-fe74-5890-a869-ed7d93cda129 
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/spi/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/spi/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/spi/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/spi/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/ext_spi_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3663.359 ; gain = 262.883 ; free physical = 382 ; free virtual = 41226
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/ext_spi_clk/inst'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/ext_spi_clk/inst'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/ext_spi_clk/inst'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/spi_dc_RnM/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/spi_dc_RnM/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/spi_dc_RnM/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/spi_dc_RnM/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/Encoder/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/Encoder/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/Encoder/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/Encoder/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/switch/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/switch/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/switch/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/switch/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_led/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_led/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rgbled_0/system_rgbled_0.xdc] for cell 'system_i/rgbled/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rgbled_0/system_rgbled_0.xdc] for cell 'system_i/rgbled/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rgbled_0/system_rgbled_0_board.xdc] for cell 'system_i/rgbled/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_rgbled_0/system_rgbled_0_board.xdc] for cell 'system_i/rgbled/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: system_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.srcs/constrs_1/imports/vivado/Nexys.xdc]
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.srcs/constrs_1/imports/vivado/Nexys.xdc]
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/spi/U0'
Finished Parsing XDC File [/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/spi/U0'
INFO: [Project 1-1714] 62 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.gen/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 391 ; free virtual = 41234
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 439 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 280 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances

43 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3989.520 ; gain = 589.043 ; free physical = 391 ; free virtual = 41234
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 384 ; free virtual = 41227

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1709fe73e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 355 ; free virtual = 41199

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 6f2b23994bd3347f.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1498 ; free virtual = 41176
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c743bed6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1498 ; free virtual = 41176

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[13]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[13]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[14]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[14]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[15]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[16]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[16]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[17]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[17]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[18]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[18]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[19]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[19]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[20]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[20]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[21]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[21]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[22]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[22]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[26]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[26]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[27]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[27]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[28]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[28]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[29]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[29]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[30]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[30]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[31]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_round_up_5_i_7, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[23]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[23]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[24]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/flt_fsb_2[2]_i_1 into driver instance system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/shift[1]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_i_1__154 into driver instance system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_2__3, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_2__4, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_2__5, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_2__6, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 25 inverter(s) to 112 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 21f853e6d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1529 ; free virtual = 41207
INFO: [Opt 31-389] Phase Retarget created 317 cells and removed 524 cells
INFO: [Opt 31-1021] In phase Retarget, 148 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 15 load pin(s).
Phase 3 Constant propagation | Checksum: 1d5d614f0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1529 ; free virtual = 41208
INFO: [Opt 31-389] Phase Constant propagation created 405 cells and removed 1304 cells
INFO: [Opt 31-1021] In phase Constant propagation, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1d991414e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1532 ; free virtual = 41211
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1395 cells
INFO: [Opt 31-1021] In phase Sweep, 1028 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 98 load(s) on clock net system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1c57135f2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1531 ; free virtual = 41210
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1c57135f2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1530 ; free virtual = 41210
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/r_rlast_i_1 into driver instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/r_ignore_end_r_i_3, which resulted in an inversion of 3 pins
Phase 7 Post Processing Netlist | Checksum: 1d4eabb79

Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1531 ; free virtual = 41211
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             317  |             524  |                                            148  |
|  Constant propagation         |             405  |            1304  |                                             99  |
|  Sweep                        |               0  |            1395  |                                           1028  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             95  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1570 ; free virtual = 41211
Ending Logic Optimization Task | Checksum: 10be8d81a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 3989.520 ; gain = 0.000 ; free physical = 1570 ; free virtual = 41211

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 8 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: ed8af0a9

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4417.477 ; gain = 0.000 ; free physical = 1498 ; free virtual = 41147
Ending Power Optimization Task | Checksum: ed8af0a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4417.477 ; gain = 427.957 ; free physical = 1526 ; free virtual = 41175

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ed8af0a9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.477 ; gain = 0.000 ; free physical = 1526 ; free virtual = 41175

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.477 ; gain = 0.000 ; free physical = 1526 ; free virtual = 41175
Ending Netlist Obfuscation Task | Checksum: f694655f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4417.477 ; gain = 0.000 ; free physical = 1526 ; free virtual = 41175
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 4417.477 ; gain = 427.957 ; free physical = 1527 ; free virtual = 41175
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4417.477 ; gain = 0.000 ; free physical = 1449 ; free virtual = 41109
INFO: [Common 17-1381] The checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1403 ; free virtual = 41068
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dad3111d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1403 ; free virtual = 41068
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1403 ; free virtual = 41068

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus LED are not locked:  'LED[0]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17f00b42f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1427 ; free virtual = 41095

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 248c2e5fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1396 ; free virtual = 41065

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 248c2e5fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1396 ; free virtual = 41065
Phase 1 Placer Initialization | Checksum: 248c2e5fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1392 ; free virtual = 41062

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2097d3433

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1366 ; free virtual = 41036

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 194ec7f08

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1359 ; free virtual = 41033

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 194ec7f08

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1358 ; free virtual = 41033

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1259 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 556 nets or LUTs. Breaked 0 LUT, combined 556 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1301 ; free virtual = 40986

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            556  |                   556  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            556  |                   556  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1908b12d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1301 ; free virtual = 40987
Phase 2.4 Global Placement Core | Checksum: 173fbc436

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1295 ; free virtual = 40981
Phase 2 Global Placement | Checksum: 173fbc436

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1307 ; free virtual = 40992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a2d36256

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1308 ; free virtual = 40994

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b5c9e9f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1306 ; free virtual = 40992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e9aa8859

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1305 ; free virtual = 40992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1990e1253

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1306 ; free virtual = 40992

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a45fe283

Time (s): cpu = 00:01:19 ; elapsed = 00:00:26 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1297 ; free virtual = 40984

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1868c8896

Time (s): cpu = 00:01:24 ; elapsed = 00:00:31 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1285 ; free virtual = 40972

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15656b372

Time (s): cpu = 00:01:25 ; elapsed = 00:00:32 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1297 ; free virtual = 40984

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 289f2ceb8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1298 ; free virtual = 40985
Phase 3 Detail Placement | Checksum: 289f2ceb8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1297 ; free virtual = 40985

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 288d317bf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.359 | TNS=-0.359 |
Phase 1 Physical Synthesis Initialization | Checksum: 1aa99245f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1272 ; free virtual = 40962
INFO: [Place 46-33] Processed net system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e3b5a584

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1272 ; free virtual = 40961
Phase 4.1.1.1 BUFG Insertion | Checksum: 288d317bf

Time (s): cpu = 00:01:39 ; elapsed = 00:00:37 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1273 ; free virtual = 40963

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.513. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d657b82e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1273 ; free virtual = 40963

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1273 ; free virtual = 40963
Phase 4.1 Post Commit Optimization | Checksum: 1d657b82e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1273 ; free virtual = 40963

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d657b82e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1275 ; free virtual = 40965

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d657b82e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1275 ; free virtual = 40965
Phase 4.3 Placer Reporting | Checksum: 1d657b82e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1275 ; free virtual = 40965

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1275 ; free virtual = 40965

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1275 ; free virtual = 40965
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 123686867

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1275 ; free virtual = 40965
Ending Placer Task | Checksum: 36aa4e21

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1275 ; free virtual = 40965
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:44 ; elapsed = 00:00:40 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1324 ; free virtual = 41014
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1247 ; free virtual = 40993
INFO: [Common 17-1381] The checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1306 ; free virtual = 41011
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1297 ; free virtual = 41002
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1304 ; free virtual = 41009
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1200 ; free virtual = 40963
INFO: [Common 17-1381] The checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1ba09448 ConstDB: 0 ShapeSum: 1b09b9d9 RouteDB: 0
Post Restoration Checksum: NetGraph: 5d7b1aea NumContArr: 7f4568c3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: dcc083ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1097 ; free virtual = 40823

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: dcc083ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1063 ; free virtual = 40789

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dcc083ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1062 ; free virtual = 40789
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 8d5a5bb9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1043 ; free virtual = 40770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=-0.361 | THS=-712.186|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 11d4d18bb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1033 ; free virtual = 40761
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: e15ee36e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1031 ; free virtual = 40760

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0037864 %
  Global Horizontal Routing Utilization  = 0.00355215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28935
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28935
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 115313b5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1027 ; free virtual = 40756

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 115313b5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4440.539 ; gain = 0.000 ; free physical = 1026 ; free virtual = 40755
Phase 3 Initial Routing | Checksum: eaca53c5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1006 ; free virtual = 40735

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3616
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.434  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 217b07795

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1006 ; free virtual = 40736

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.434  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22288227d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1018 ; free virtual = 40749
Phase 4 Rip-up And Reroute | Checksum: 22288227d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1018 ; free virtual = 40749

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bbc3bcfc

Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2515ff244

Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40744

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2515ff244

Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40744
Phase 5 Delay and Skew Optimization | Checksum: 2515ff244

Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40745

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b18d7a3d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40744
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.450  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 256472d8a

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40744
Phase 6 Post Hold Fix | Checksum: 256472d8a

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40744

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.26379 %
  Global Horizontal Routing Utilization  = 7.2105 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b9dd2778

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1014 ; free virtual = 40744

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b9dd2778

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4448.293 ; gain = 7.754 ; free physical = 1013 ; free virtual = 40743

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16ed9086d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 4464.301 ; gain = 23.762 ; free physical = 1015 ; free virtual = 40746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.450  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16ed9086d

Time (s): cpu = 00:01:37 ; elapsed = 00:00:50 . Memory (MB): peak = 4464.301 ; gain = 23.762 ; free physical = 1013 ; free virtual = 40744
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:37 ; elapsed = 00:00:50 . Memory (MB): peak = 4464.301 ; gain = 23.762 ; free physical = 1066 ; free virtual = 40796

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:00:53 . Memory (MB): peak = 4464.301 ; gain = 23.762 ; free physical = 1066 ; free virtual = 40796
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4464.301 ; gain = 0.000 ; free physical = 992 ; free virtual = 40784
INFO: [Common 17-1381] The checkpoint '/home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4472.305 ; gain = 8.004 ; free physical = 1026 ; free virtual = 40774
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jasonwang/Desktop/ece253/grad_proj/vivado/vivado.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
193 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4571.109 ; gain = 64.051 ; free physical = 957 ; free virtual = 40708
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 13:51:02 2025...
