#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 21 10:02:07 2022
# Process ID: 15061
# Current directory: /home/tomas/oscilloscope_fpga
# Command line: vivado
# Log file: /home/tomas/oscilloscope_fpga/vivado.log
# Journal file: /home/tomas/oscilloscope_fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tomas/oscilloscope_fpga/xadc/xadc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6640.965 ; gain = 189.137 ; free physical = 6638 ; free virtual = 19225
update_compile_order -fileset sources_1
open_bd_design {/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file </home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6791.812 ; gain = 97.156 ; free physical = 6533 ; free virtual = 19125
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=50000000 
make_wrapper -files [get_files /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Apr 21 10:03:53 2022] Launched design_1_rst_ps7_0_50M_0_synth_1, design_1_xadc_wiz_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_ps7_0_50M_0_synth_1: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_xadc_wiz_0_0_synth_1: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/synth_1/runme.log
[Thu Apr 21 10:03:54 2022] Launched impl_1...
Run output will be captured here: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 7089.496 ; gain = 119.117 ; free physical = 6171 ; free virtual = 18843
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -force  -include_bit -file /home/tomas/oscilloscope_fpga/xadc/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/tomas/oscilloscope_fpga/xadc/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2019.2/data/embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/tomas/oscilloscope_fpga/xadc/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7089.496 ; gain = 0.000 ; free physical = 5301 ; free virtual = 18113
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 10:25:58 2022...
