// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _get_lines_lsl_HH_
#define _get_lines_lsl_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ip_accel_app_sdivXh4.h"
#include "ip_accel_app_mac_PgM.h"
#include "ip_accel_app_mul_Yie.h"
#include "get_lines_lsl_linWhU.h"

namespace ap_rtl {

struct get_lines_lsl : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > line_bases_address0;
    sc_out< sc_logic > line_bases_ce0;
    sc_in< sc_lv<17> > line_bases_q0;
    sc_out< sc_lv<7> > centroids_address0;
    sc_out< sc_logic > centroids_ce0;
    sc_in< sc_lv<48> > centroids_q0;
    sc_out< sc_lv<3> > lines_address0;
    sc_out< sc_logic > lines_ce0;
    sc_out< sc_logic > lines_we0;
    sc_out< sc_lv<57> > lines_d0;
    sc_in< sc_lv<57> > lines_q0;
    sc_out< sc_lv<1> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    get_lines_lsl(sc_module_name name);
    SC_HAS_PROCESS(get_lines_lsl);

    ~get_lines_lsl();

    sc_trace_file* mVcdFile;

    get_lines_lsl_linWhU* line_centroids_U;
    ip_accel_app_sdivXh4<1,68,64,49,64>* ip_accel_app_sdivXh4_U469;
    ip_accel_app_mac_PgM<1,4,16,16,32,32>* ip_accel_app_mac_PgM_U470;
    ip_accel_app_mul_Yie<1,4,9,24,33>* ip_accel_app_mul_Yie_U471;
    sc_signal< sc_lv<79> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > line_centroids_address0;
    sc_signal< sc_logic > line_centroids_ce0;
    sc_signal< sc_logic > line_centroids_we0;
    sc_signal< sc_lv<48> > line_centroids_q0;
    sc_signal< sc_lv<4> > s_index_0_i_reg_237;
    sc_signal< sc_lv<20> > sum_x_0_i_reg_249;
    sc_signal< sc_lv<32> > sum_y_0_i_reg_261;
    sc_signal< sc_lv<32> > sum_xy_0_i_reg_273;
    sc_signal< sc_lv<32> > sum_xx_0_i_reg_285;
    sc_signal< sc_lv<4> > i_0_i_reg_297;
    sc_signal< sc_lv<3> > line_index_fu_319_p2;
    sc_signal< sc_lv<3> > line_index_reg_986;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln353_fu_325_p1;
    sc_signal< sc_lv<64> > zext_ln353_reg_991;
    sc_signal< sc_lv<1> > icmp_ln352_fu_313_p2;
    sc_signal< sc_lv<8> > zext_ln352_fu_333_p1;
    sc_signal< sc_lv<8> > zext_ln352_reg_1002;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_35_fu_337_p3;
    sc_signal< sc_lv<1> > tmp_35_reg_1007;
    sc_signal< sc_lv<1> > icmp_ln356_fu_345_p2;
    sc_signal< sc_lv<1> > icmp_ln356_reg_1011;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > s_index_fu_351_p2;
    sc_signal< sc_lv<4> > s_index_reg_1015;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln186_fu_406_p2;
    sc_signal< sc_lv<1> > icmp_ln186_reg_1025;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln186_reg_1025_pp1_iter1_reg;
    sc_signal< sc_lv<4> > i_fu_412_p2;
    sc_signal< sc_lv<4> > i_reg_1029;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > zext_ln188_1_fu_427_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state8_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<20> > sum_x_fu_435_p2;
    sc_signal< sc_lv<20> > sum_x_reg_1045;
    sc_signal< sc_lv<32> > sum_y_fu_451_p2;
    sc_signal< sc_lv<32> > sum_y_reg_1050;
    sc_signal< sc_lv<32> > sum_xy_fu_463_p2;
    sc_signal< sc_lv<32> > sum_xy_reg_1055;
    sc_signal< sc_lv<32> > grp_fu_960_p3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<18> > tmp_37_reg_1075;
    sc_signal< sc_lv<64> > grp_fu_597_p2;
    sc_signal< sc_lv<64> > sdiv_ln1148_reg_1080;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_lv<24> > m_V_fu_623_p1;
    sc_signal< sc_lv<24> > m_V_reg_1085;
    sc_signal< sc_lv<32> > p_Val2_19_fu_718_p2;
    sc_signal< sc_lv<32> > p_Val2_19_reg_1095;
    sc_signal< sc_lv<1> > and_ln363_2_fu_839_p2;
    sc_signal< sc_lv<1> > and_ln363_2_reg_1106;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_lv<1> > and_ln364_1_fu_889_p2;
    sc_signal< sc_lv<1> > and_ln364_1_reg_1110;
    sc_signal< sc_lv<1> > and_ln365_1_fu_929_p2;
    sc_signal< sc_lv<1> > and_ln365_1_reg_1114;
    sc_signal< sc_lv<3> > lines_addr_1_reg_1118;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_lv<3> > line_index_0_i_reg_225;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_lv<4> > ap_phi_mux_s_index_0_i_phi_fu_241_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<20> > ap_phi_mux_sum_x_0_i_phi_fu_253_p4;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_y_0_i_phi_fu_265_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_xy_0_i_phi_fu_277_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_i_phi_fu_301_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln357_3_fu_396_p1;
    sc_signal< sc_lv<64> > zext_ln357_fu_401_p1;
    sc_signal< sc_lv<64> > zext_ln188_fu_418_p1;
    sc_signal< sc_lv<3> > lines_addr_gep_fu_217_p3;
    sc_signal< sc_lv<1> > lines_founded_write_s_fu_152;
    sc_signal< sc_lv<57> > final_lines_b_addr_fu_935_p4;
    sc_signal< sc_lv<57> > tmp_42_fu_949_p4;
    sc_signal< sc_lv<7> > shl_ln_fu_357_p3;
    sc_signal< sc_lv<5> > shl_ln357_1_fu_369_p3;
    sc_signal< sc_lv<8> > zext_ln357_1_fu_365_p1;
    sc_signal< sc_lv<8> > zext_ln357_2_fu_377_p1;
    sc_signal< sc_lv<8> > sub_ln357_fu_381_p2;
    sc_signal< sc_lv<8> > add_ln357_fu_387_p2;
    sc_signal< sc_lv<32> > sext_ln357_fu_392_p1;
    sc_signal< sc_lv<16> > trunc_ln188_fu_423_p1;
    sc_signal< sc_lv<20> > zext_ln188_2_fu_431_p1;
    sc_signal< sc_lv<32> > centroids_y_1_load_n_fu_441_p4;
    sc_signal< sc_lv<16> > mul_ln190_fu_457_p0;
    sc_signal< sc_lv<32> > mul_ln190_fu_457_p2;
    sc_signal< sc_lv<36> > shl_ln6_fu_469_p3;
    sc_signal< sc_lv<34> > shl_ln731_1_fu_481_p3;
    sc_signal< sc_lv<37> > zext_ln731_fu_477_p1;
    sc_signal< sc_lv<37> > zext_ln731_1_fu_489_p1;
    sc_signal< sc_lv<37> > sub_ln731_fu_493_p2;
    sc_signal< sc_lv<20> > mul_ln731_fu_515_p0;
    sc_signal< sc_lv<32> > mul_ln731_fu_515_p1;
    sc_signal< sc_lv<48> > sext_ln731_fu_499_p1;
    sc_signal< sc_lv<48> > mul_ln731_fu_515_p2;
    sc_signal< sc_lv<36> > shl_ln731_2_fu_527_p3;
    sc_signal< sc_lv<34> > shl_ln731_3_fu_539_p3;
    sc_signal< sc_lv<37> > zext_ln731_5_fu_535_p1;
    sc_signal< sc_lv<37> > zext_ln731_6_fu_547_p1;
    sc_signal< sc_lv<37> > sub_ln731_2_fu_551_p2;
    sc_signal< sc_lv<20> > mul_ln731_1_fu_561_p0;
    sc_signal< sc_lv<40> > zext_ln731_3_fu_507_p1;
    sc_signal< sc_lv<20> > mul_ln731_1_fu_561_p1;
    sc_signal< sc_lv<40> > mul_ln731_1_fu_561_p2;
    sc_signal< sc_lv<41> > sext_ln731_1_fu_557_p1;
    sc_signal< sc_lv<41> > zext_ln731_7_fu_567_p1;
    sc_signal< sc_lv<41> > sub_ln731_3_fu_571_p2;
    sc_signal< sc_lv<48> > sub_ln731_1_fu_521_p2;
    sc_signal< sc_lv<49> > tmp_fu_577_p3;
    sc_signal< sc_lv<64> > grp_fu_597_p0;
    sc_signal< sc_lv<20> > mul_ln196_1_fu_607_p1;
    sc_signal< sc_lv<42> > mul_ln196_1_fu_607_p2;
    sc_signal< sc_lv<32> > mul_ln196_fu_631_p1;
    sc_signal< sc_lv<65> > mul_ln196_fu_631_p2;
    sc_signal< sc_lv<29> > tmp_36_fu_637_p4;
    sc_signal< sc_lv<20> > tmp_V_fu_651_p1;
    sc_signal< sc_lv<20> > r_V_fu_662_p0;
    sc_signal< sc_lv<24> > r_V_fu_662_p1;
    sc_signal< sc_lv<40> > r_V_fu_662_p2;
    sc_signal< sc_lv<8> > trunc_ln851_fu_686_p1;
    sc_signal< sc_lv<32> > tmp_s_fu_668_p4;
    sc_signal< sc_lv<1> > icmp_ln851_6_fu_690_p2;
    sc_signal< sc_lv<32> > add_ln555_fu_696_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_678_p3;
    sc_signal< sc_lv<32> > select_ln555_fu_702_p3;
    sc_signal< sc_lv<32> > zext_ln196_1_fu_647_p1;
    sc_signal< sc_lv<32> > select_ln850_fu_710_p3;
    sc_signal< sc_lv<33> > grp_fu_968_p2;
    sc_signal< sc_lv<40> > rhs_V_fu_731_p3;
    sc_signal< sc_lv<41> > lhs_V_fu_728_p1;
    sc_signal< sc_lv<41> > sext_ln728_fu_738_p1;
    sc_signal< sc_lv<41> > ret_V_fu_742_p2;
    sc_signal< sc_lv<8> > trunc_ln851_8_fu_756_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_765_p4;
    sc_signal< sc_lv<1> > icmp_ln851_fu_759_p2;
    sc_signal< sc_lv<32> > add_ln851_fu_775_p2;
    sc_signal< sc_lv<1> > p_Result_2_fu_748_p3;
    sc_signal< sc_lv<32> > select_ln851_fu_781_p3;
    sc_signal< sc_lv<32> > y_temp_fu_789_p3;
    sc_signal< sc_lv<1> > tmp_40_fu_797_p3;
    sc_signal< sc_lv<1> > icmp_ln363_fu_811_p2;
    sc_signal< sc_lv<1> > xor_ln363_fu_805_p2;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_817_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_822_p2;
    sc_signal< sc_lv<1> > and_ln363_1_fu_833_p2;
    sc_signal< sc_lv<1> > and_ln363_fu_827_p2;
    sc_signal< sc_lv<16> > tmp_41_fu_862_p4;
    sc_signal< sc_lv<1> > icmp_ln363_1_fu_845_p2;
    sc_signal< sc_lv<1> > icmp_ln363_2_fu_851_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_857_p2;
    sc_signal< sc_lv<1> > icmp_ln1495_1_fu_871_p2;
    sc_signal< sc_lv<1> > and_ln364_2_fu_883_p2;
    sc_signal< sc_lv<1> > and_ln364_fu_877_p2;
    sc_signal< sc_lv<1> > icmp_ln364_fu_895_p2;
    sc_signal< sc_lv<1> > icmp_ln364_1_fu_901_p2;
    sc_signal< sc_lv<1> > icmp_ln1495_2_fu_907_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_912_p2;
    sc_signal< sc_lv<1> > and_ln365_2_fu_923_p2;
    sc_signal< sc_lv<1> > and_ln365_fu_917_p2;
    sc_signal< sc_lv<16> > grp_fu_960_p0;
    sc_signal< sc_lv<16> > grp_fu_960_p1;
    sc_signal< sc_lv<9> > grp_fu_968_p0;
    sc_signal< sc_logic > grp_fu_597_ap_start;
    sc_signal< sc_logic > grp_fu_597_ap_done;
    sc_signal< sc_lv<79> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<42> > mul_ln196_1_fu_607_p10;
    sc_signal< sc_lv<65> > mul_ln196_fu_631_p10;
    sc_signal< sc_lv<48> > mul_ln731_fu_515_p00;
    sc_signal< sc_lv<48> > mul_ln731_fu_515_p10;
    sc_signal< sc_lv<40> > r_V_fu_662_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<79> ap_ST_fsm_state1;
    static const sc_lv<79> ap_ST_fsm_state2;
    static const sc_lv<79> ap_ST_fsm_state3;
    static const sc_lv<79> ap_ST_fsm_pp0_stage0;
    static const sc_lv<79> ap_ST_fsm_state6;
    static const sc_lv<79> ap_ST_fsm_pp1_stage0;
    static const sc_lv<79> ap_ST_fsm_pp1_stage1;
    static const sc_lv<79> ap_ST_fsm_state12;
    static const sc_lv<79> ap_ST_fsm_state13;
    static const sc_lv<79> ap_ST_fsm_state14;
    static const sc_lv<79> ap_ST_fsm_state15;
    static const sc_lv<79> ap_ST_fsm_state16;
    static const sc_lv<79> ap_ST_fsm_state17;
    static const sc_lv<79> ap_ST_fsm_state18;
    static const sc_lv<79> ap_ST_fsm_state19;
    static const sc_lv<79> ap_ST_fsm_state20;
    static const sc_lv<79> ap_ST_fsm_state21;
    static const sc_lv<79> ap_ST_fsm_state22;
    static const sc_lv<79> ap_ST_fsm_state23;
    static const sc_lv<79> ap_ST_fsm_state24;
    static const sc_lv<79> ap_ST_fsm_state25;
    static const sc_lv<79> ap_ST_fsm_state26;
    static const sc_lv<79> ap_ST_fsm_state27;
    static const sc_lv<79> ap_ST_fsm_state28;
    static const sc_lv<79> ap_ST_fsm_state29;
    static const sc_lv<79> ap_ST_fsm_state30;
    static const sc_lv<79> ap_ST_fsm_state31;
    static const sc_lv<79> ap_ST_fsm_state32;
    static const sc_lv<79> ap_ST_fsm_state33;
    static const sc_lv<79> ap_ST_fsm_state34;
    static const sc_lv<79> ap_ST_fsm_state35;
    static const sc_lv<79> ap_ST_fsm_state36;
    static const sc_lv<79> ap_ST_fsm_state37;
    static const sc_lv<79> ap_ST_fsm_state38;
    static const sc_lv<79> ap_ST_fsm_state39;
    static const sc_lv<79> ap_ST_fsm_state40;
    static const sc_lv<79> ap_ST_fsm_state41;
    static const sc_lv<79> ap_ST_fsm_state42;
    static const sc_lv<79> ap_ST_fsm_state43;
    static const sc_lv<79> ap_ST_fsm_state44;
    static const sc_lv<79> ap_ST_fsm_state45;
    static const sc_lv<79> ap_ST_fsm_state46;
    static const sc_lv<79> ap_ST_fsm_state47;
    static const sc_lv<79> ap_ST_fsm_state48;
    static const sc_lv<79> ap_ST_fsm_state49;
    static const sc_lv<79> ap_ST_fsm_state50;
    static const sc_lv<79> ap_ST_fsm_state51;
    static const sc_lv<79> ap_ST_fsm_state52;
    static const sc_lv<79> ap_ST_fsm_state53;
    static const sc_lv<79> ap_ST_fsm_state54;
    static const sc_lv<79> ap_ST_fsm_state55;
    static const sc_lv<79> ap_ST_fsm_state56;
    static const sc_lv<79> ap_ST_fsm_state57;
    static const sc_lv<79> ap_ST_fsm_state58;
    static const sc_lv<79> ap_ST_fsm_state59;
    static const sc_lv<79> ap_ST_fsm_state60;
    static const sc_lv<79> ap_ST_fsm_state61;
    static const sc_lv<79> ap_ST_fsm_state62;
    static const sc_lv<79> ap_ST_fsm_state63;
    static const sc_lv<79> ap_ST_fsm_state64;
    static const sc_lv<79> ap_ST_fsm_state65;
    static const sc_lv<79> ap_ST_fsm_state66;
    static const sc_lv<79> ap_ST_fsm_state67;
    static const sc_lv<79> ap_ST_fsm_state68;
    static const sc_lv<79> ap_ST_fsm_state69;
    static const sc_lv<79> ap_ST_fsm_state70;
    static const sc_lv<79> ap_ST_fsm_state71;
    static const sc_lv<79> ap_ST_fsm_state72;
    static const sc_lv<79> ap_ST_fsm_state73;
    static const sc_lv<79> ap_ST_fsm_state74;
    static const sc_lv<79> ap_ST_fsm_state75;
    static const sc_lv<79> ap_ST_fsm_state76;
    static const sc_lv<79> ap_ST_fsm_state77;
    static const sc_lv<79> ap_ST_fsm_state78;
    static const sc_lv<79> ap_ST_fsm_state79;
    static const sc_lv<79> ap_ST_fsm_state80;
    static const sc_lv<79> ap_ST_fsm_state81;
    static const sc_lv<79> ap_ST_fsm_state82;
    static const sc_lv<79> ap_ST_fsm_state83;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<42> ap_const_lv42_155556;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<65> ap_const_lv65_155555556;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<24> ap_const_lv24_FFFFDC;
    static const sc_lv<24> ap_const_lv24_FFFF00;
    static const sc_lv<32> ap_const_lv32_D4;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<24> ap_const_lv24_23;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_D5;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<24> ap_const_lv24_66;
    static const sc_lv<24> ap_const_lv24_FFFF99;
    static const sc_lv<33> ap_const_lv33_B4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln357_fu_387_p2();
    void thread_add_ln555_fu_696_p2();
    void thread_add_ln851_fu_775_p2();
    void thread_and_ln363_1_fu_833_p2();
    void thread_and_ln363_2_fu_839_p2();
    void thread_and_ln363_fu_827_p2();
    void thread_and_ln364_1_fu_889_p2();
    void thread_and_ln364_2_fu_883_p2();
    void thread_and_ln364_fu_877_p2();
    void thread_and_ln365_1_fu_929_p2();
    void thread_and_ln365_2_fu_923_p2();
    void thread_and_ln365_fu_917_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_state10_pp1_stage1_iter1();
    void thread_ap_block_state11_pp1_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage1_iter0();
    void thread_ap_block_state9_pp1_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i_0_i_phi_fu_301_p4();
    void thread_ap_phi_mux_s_index_0_i_phi_fu_241_p4();
    void thread_ap_phi_mux_sum_x_0_i_phi_fu_253_p4();
    void thread_ap_phi_mux_sum_xy_0_i_phi_fu_277_p4();
    void thread_ap_phi_mux_sum_y_0_i_phi_fu_265_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_centroids_address0();
    void thread_centroids_ce0();
    void thread_centroids_y_1_load_n_fu_441_p4();
    void thread_final_lines_b_addr_fu_935_p4();
    void thread_grp_fu_597_ap_start();
    void thread_grp_fu_597_p0();
    void thread_grp_fu_960_p0();
    void thread_grp_fu_960_p1();
    void thread_grp_fu_968_p0();
    void thread_i_fu_412_p2();
    void thread_icmp_ln1494_1_fu_857_p2();
    void thread_icmp_ln1494_2_fu_912_p2();
    void thread_icmp_ln1494_fu_822_p2();
    void thread_icmp_ln1495_1_fu_871_p2();
    void thread_icmp_ln1495_2_fu_907_p2();
    void thread_icmp_ln1495_fu_817_p2();
    void thread_icmp_ln186_fu_406_p2();
    void thread_icmp_ln352_fu_313_p2();
    void thread_icmp_ln356_fu_345_p2();
    void thread_icmp_ln363_1_fu_845_p2();
    void thread_icmp_ln363_2_fu_851_p2();
    void thread_icmp_ln363_fu_811_p2();
    void thread_icmp_ln364_1_fu_901_p2();
    void thread_icmp_ln364_fu_895_p2();
    void thread_icmp_ln851_6_fu_690_p2();
    void thread_icmp_ln851_fu_759_p2();
    void thread_lhs_V_fu_728_p1();
    void thread_line_bases_address0();
    void thread_line_bases_ce0();
    void thread_line_centroids_address0();
    void thread_line_centroids_ce0();
    void thread_line_centroids_we0();
    void thread_line_index_fu_319_p2();
    void thread_lines_addr_gep_fu_217_p3();
    void thread_lines_address0();
    void thread_lines_ce0();
    void thread_lines_d0();
    void thread_lines_we0();
    void thread_m_V_fu_623_p1();
    void thread_mul_ln190_fu_457_p0();
    void thread_mul_ln190_fu_457_p2();
    void thread_mul_ln196_1_fu_607_p1();
    void thread_mul_ln196_1_fu_607_p10();
    void thread_mul_ln196_1_fu_607_p2();
    void thread_mul_ln196_fu_631_p1();
    void thread_mul_ln196_fu_631_p10();
    void thread_mul_ln196_fu_631_p2();
    void thread_mul_ln731_1_fu_561_p0();
    void thread_mul_ln731_1_fu_561_p1();
    void thread_mul_ln731_1_fu_561_p2();
    void thread_mul_ln731_fu_515_p0();
    void thread_mul_ln731_fu_515_p00();
    void thread_mul_ln731_fu_515_p1();
    void thread_mul_ln731_fu_515_p10();
    void thread_mul_ln731_fu_515_p2();
    void thread_p_Result_2_fu_748_p3();
    void thread_p_Result_s_fu_678_p3();
    void thread_p_Val2_19_fu_718_p2();
    void thread_r_V_fu_662_p0();
    void thread_r_V_fu_662_p00();
    void thread_r_V_fu_662_p1();
    void thread_r_V_fu_662_p2();
    void thread_ret_V_fu_742_p2();
    void thread_rhs_V_fu_731_p3();
    void thread_s_index_fu_351_p2();
    void thread_select_ln555_fu_702_p3();
    void thread_select_ln850_fu_710_p3();
    void thread_select_ln851_fu_781_p3();
    void thread_sext_ln357_fu_392_p1();
    void thread_sext_ln728_fu_738_p1();
    void thread_sext_ln731_1_fu_557_p1();
    void thread_sext_ln731_fu_499_p1();
    void thread_shl_ln357_1_fu_369_p3();
    void thread_shl_ln6_fu_469_p3();
    void thread_shl_ln731_1_fu_481_p3();
    void thread_shl_ln731_2_fu_527_p3();
    void thread_shl_ln731_3_fu_539_p3();
    void thread_shl_ln_fu_357_p3();
    void thread_sub_ln357_fu_381_p2();
    void thread_sub_ln731_1_fu_521_p2();
    void thread_sub_ln731_2_fu_551_p2();
    void thread_sub_ln731_3_fu_571_p2();
    void thread_sub_ln731_fu_493_p2();
    void thread_sum_x_fu_435_p2();
    void thread_sum_xy_fu_463_p2();
    void thread_sum_y_fu_451_p2();
    void thread_tmp_35_fu_337_p3();
    void thread_tmp_36_fu_637_p4();
    void thread_tmp_40_fu_797_p3();
    void thread_tmp_41_fu_862_p4();
    void thread_tmp_42_fu_949_p4();
    void thread_tmp_7_fu_765_p4();
    void thread_tmp_V_fu_651_p1();
    void thread_tmp_fu_577_p3();
    void thread_tmp_s_fu_668_p4();
    void thread_trunc_ln188_fu_423_p1();
    void thread_trunc_ln851_8_fu_756_p1();
    void thread_trunc_ln851_fu_686_p1();
    void thread_xor_ln363_fu_805_p2();
    void thread_y_temp_fu_789_p3();
    void thread_zext_ln188_1_fu_427_p1();
    void thread_zext_ln188_2_fu_431_p1();
    void thread_zext_ln188_fu_418_p1();
    void thread_zext_ln196_1_fu_647_p1();
    void thread_zext_ln352_fu_333_p1();
    void thread_zext_ln353_fu_325_p1();
    void thread_zext_ln357_1_fu_365_p1();
    void thread_zext_ln357_2_fu_377_p1();
    void thread_zext_ln357_3_fu_396_p1();
    void thread_zext_ln357_fu_401_p1();
    void thread_zext_ln731_1_fu_489_p1();
    void thread_zext_ln731_3_fu_507_p1();
    void thread_zext_ln731_5_fu_535_p1();
    void thread_zext_ln731_6_fu_547_p1();
    void thread_zext_ln731_7_fu_567_p1();
    void thread_zext_ln731_fu_477_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
