{
  "module_name": "saa7146.h",
  "hash_id": "7177f2d567c9963ed290cdc47a978aa2cf60178fa2bc1bad06997614d024f754",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/aw2/saa7146.h",
  "human_readable_source": " \n \n\n \n#define PCI_BT_A\t0x4C\n#define IICTFR\t\t0x8C\n#define IICSTA\t\t0x90\n#define BaseA1_in\t0x94\n#define ProtA1_in\t0x98\n#define PageA1_in\t0x9C\n#define BaseA1_out\t0xA0\n#define ProtA1_out\t0xA4\n#define PageA1_out\t0xA8\n#define BaseA2_in\t0xAC\n#define ProtA2_in\t0xB0\n#define PageA2_in\t0xB4\n#define BaseA2_out\t0xB8\n#define ProtA2_out\t0xBC\n#define PageA2_out\t0xC0\n#define IER\t\t0xDC\n#define GPIO_CTRL\t0xE0\n#define ACON1\t\t0xF4\n#define ACON2\t\t0xF8\n#define MC1\t\t0xFC\n#define MC2\t\t0x100\n#define ISR\t\t0x10C\n#define PSR\t\t0x110\n#define SSR\t\t0x114\n#define PCI_ADP1\t0x12C\n#define PCI_ADP2\t0x130\n#define PCI_ADP3\t0x134\n#define PCI_ADP4\t0x138\n#define LEVEL_REP\t0x140\n#define FB_BUFFER1\t0x144\n#define FB_BUFFER2\t0x148\n#define TSL1\t\t0x180\n#define TSL2\t\t0x1C0\n\n#define ME\t(1UL << 11)\n#define LIMIT\t(1UL << 4)\n#define PV\t(1UL << 3)\n\n \n#define PPEF\t\t(1UL << 31)\n#define PABO\t\t(1UL << 30)\n#define IIC_S\t\t(1UL << 17)\n#define IIC_E\t\t(1UL << 16)\n#define A2_in\t\t(1UL << 15)\n#define A2_out\t\t(1UL << 14)\n#define A1_in\t\t(1UL << 13)\n#define A1_out\t\t(1UL << 12)\n#define AFOU\t\t(1UL << 11)\n#define PIN3\t\t(1UL << 6)\n#define PIN2\t\t(1UL << 5)\n#define PIN1\t\t(1UL << 4)\n#define PIN0\t\t(1UL << 3)\n#define ECS\t\t(1UL << 2)\n#define EC3S\t\t(1UL << 1)\n#define EC0S\t\t(1UL << 0)\n\n \n#define PRQ\t\t(1UL << 31)\n#define PMA\t\t(1UL << 30)\n#define IIC_EA\t\t(1UL << 21)\n#define IIC_EW\t\t(1UL << 20)\n#define IIC_ER\t\t(1UL << 19)\n#define IIC_EL\t\t(1UL << 18)\n#define IIC_EF\t\t(1UL << 17)\n#define AF2_in\t\t(1UL << 10)\n#define AF2_out\t\t(1UL << 9)\n#define AF1_in\t\t(1UL << 8)\n#define AF1_out\t\t(1UL << 7)\n#define EC5S\t\t(1UL << 3)\n#define EC4S\t\t(1UL << 2)\n#define EC2S\t\t(1UL << 1)\n#define EC1S\t\t(1UL << 0)\n\n \n#define BurstA1_in\t(1UL << 26)\n#define ThreshA1_in\t(1UL << 24)\n#define BurstA1_out\t(1UL << 18)\n#define ThreshA1_out\t(1UL << 16)\n#define BurstA2_in\t(1UL << 10)\n#define ThreshA2_in\t(1UL << 8)\n#define BurstA2_out\t(1UL << 2)\n#define ThreshA2_out\t(1UL << 0)\n\n \n#define MRST_N\t\t(1UL << 15)\n#define EAP\t\t(1UL << 9)\n#define EI2C\t\t(1UL << 8)\n#define TR_E_A2_OUT\t(1UL << 3)\n#define TR_E_A2_IN\t(1UL << 2)\n#define TR_E_A1_OUT\t(1UL << 1)\n#define TR_E_A1_IN\t(1UL << 0)\n\n \n#define UPLD_IIC\t(1UL << 0)\n\n \n#define AUDIO_MODE\t(1UL << 29)\n#define MAXLEVEL\t(1UL << 22)\n#define A1_SWAP\t\t(1UL << 21)\n#define A2_SWAP\t\t(1UL << 20)\n#define WS0_CTRL\t(1UL << 18)\n#define WS0_SYNC\t(1UL << 16)\n#define WS1_CTRL\t(1UL << 14)\n#define WS1_SYNC\t(1UL << 12)\n#define WS2_CTRL\t(1UL << 10)\n#define WS2_SYNC\t(1UL << 8)\n#define WS3_CTRL\t(1UL << 6)\n#define WS3_SYNC\t(1UL << 4)\n#define WS4_CTRL\t(1UL << 2)\n#define WS4_SYNC\t(1UL << 0)\n\n \n#define A1_CLKSRC\t(1UL << 27)\n#define A2_CLKSRC\t(1UL << 22)\n#define INVERT_BCLK1\t(1UL << 21)\n#define INVERT_BCLK2\t(1UL << 20)\n#define BCLK1_OEN\t(1UL << 19)\n#define BCLK2_OEN\t(1UL << 18)\n\n \n#define IICCC\t\t(1UL << 8)\n#define ABORT\t\t(1UL << 7)\n#define SPERR\t\t(1UL << 6)\n#define APERR\t\t(1UL << 5)\n#define DTERR\t\t(1UL << 4)\n#define DRERR\t\t(1UL << 3)\n#define AL\t\t(1UL << 2)\n#define ERR\t\t(1UL << 1)\n#define BUSY\t\t(1UL << 0)\n\n \n#define BYTE2\t\t(1UL << 24)\n#define BYTE1\t\t(1UL << 16)\n#define BYTE0\t\t(1UL << 8)\n#define ATRR2\t\t(1UL << 6)\n#define ATRR1\t\t(1UL << 4)\n#define ATRR0\t\t(1UL << 2)\n#define ERR\t\t(1UL << 1)\n#define BUSY\t\t(1UL << 0)\n\n#define START\t3\n#define CONT\t2\n#define STOP\t1\n#define NOP\t0\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}