> [!abstract]- Course Information
> 腾讯会议：https://meeting.tencent.com/dm/EwuwrjQuXXml
> - 会议号码：512-7174-7826
> - 会议密码： 202209
> 上课视频：https://cloud.tsinghua.edu.cn/d/b9278a24aeb5498bb1f4/
> 实验指导：https://lab.cs.tsinghua.edu.cn/cod-lab-docs-2022/
> 相关资料：https://cloud.tsinghua.edu.cn/d/06334bab6785447ca7f6/

[[Thinpad]]

## Labs
[[组成原理实验一报告]]
[[组成原理实验二报告]]
[[组成原理实验三报告]] 
[[组成原理实验四报告]]
[[组成原理实验五报告]]
[[组成原理实验六报告]]

## Homeworks
[[组成原理书面作业]]
[[组成原理书面作业1]]

## Related Notes
[[原码，反码，补码]]
[[海明吗]]
[[Cache]]

Resources
- [Pipeline Hazards](https://witscad.com/course/computer-architecture/chapter/pipeline-hazards) 

> [!INFO] 
> 

> [!WARNING] 

> [!SUCCESS]

> [!TODO]

> [!QUOTE]
## Timeline
Lecture 1 @2022.09.13
Lecture 2 @2022.09.14 
Lecture 3 @2022.09.20
Lecture 4 @2022.09.24
Lecture 5 @2022.09.27
Lecture 6 @2022.09.30
Lecture 9 @2022.10.11
Lecture 10 @2022.10.14
Lecture 11 @2022.10.18
Lecture 12 @2022.10.21
Lecture 13 @2022.10.25

## 课程内容简介 
## Lecture 1 @2022.09.13
### 课程内容简介 

教材：
- Computer Organization & Design: the Hardware/Software Interface, 5th, RISC-V Edition, 机械工业出版社
- 在线实验教程

实验：

### 计算机系统概述
可计算性理论?
Turing Recognizable vs Turing Decidable?
组合逻辑和时序逻辑？
- 组合逻辑，没有记忆，可以做运算：解码器，译码器
- 时序逻辑：寄存器，电频出发，边沿出发

SRAM vs DRAM？
串口？
## Lecture 2 @2022.09.16
### 计算机指令系统


## Lecture 3 @2022.09.20
### 指令格式
![](https://s2.loli.net/2023/02/02/TRqXHzVw8bdohCt.png)




## Lecture 4  @ 2022.09.23
### 实验预备
![](https://s2.loli.net/2023/02/02/BcZYDVlJ6d3aLbE.png)
PC goes into ALU because you need it in BC (branch jumps)

Purple - 流水线寄存器
线 - verilog varibles

```sv
assign
always
always_comb
always_ff
```




## Lecture 7  @2022.10.04
![](https://s2.loli.net/2023/02/02/KS9hWfpOCx5uUFj.png)

![](https://s2.loli.net/2023/02/02/yTUu4NqKM9J7Hvh.png)
- no need for reset because it is combinational logic
![](https://s2.loli.net/2023/02/02/XFLU4rImzJAg3Bv.png)


![](https://s2.loli.net/2023/02/02/iQwh2DCl3RGzfTv.png)
- can't write in current period, only next period

## Lecture 8 @2022.10.07

## 流水线 CPU 设计  @Lecture 13, 14, 15
- 冲突
	- 数据冲突 
	- 结构冲突 
	- 控制冲突 
- 如何处理冲突
	- 暂停流水线 
	- 静态预测分之 
		- 预测分之失败
		- 预测分之成功
	- 动态预测分之

Pipeline stall and pipeline bubble?
> A pipeline stall is when a pipeline stage’s input memory remains the same from one  cycle to the next. A pipeline bubble is when a pipeline stage’s input memory changes  to that of a nop instruction, i.e., an instruction that does nothing. On any cycle when an instruction stalls in one stage, a bubble is injected into the subsequent stage.



## Lecture 14 @2022.10.28


> [!question] What is Pipeline CPU
https://courses.cs.washington.edu/courses/cse378/09wi/lectures/lec12.pdf


> [!question] Hazards and how to handle them

