// Seed: 734087166
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = id_2;
  assign id_0 = id_1;
  logic id_4;
  type_8(
      1, 1
  );
endmodule
