!!!!   22    0    1 1555489963  Va9f2                                         
-- Bscan Checkin TOOL --
-- File submitted by : Thai Trinh (04/03/2017)
-- File Status : Syntaxed_BSDL
-- Change :
--


-- BSDL Created by trc2bsdl revision 2.4.5
-- Copyright (c) 2014 Avago Technologies
-- BSDL Description of ASIC hea_top

entity hea_top is

  -- Generic parameter
  generic ( PHYSICAL_PIN_MAP : string := "MY_PKG" ) ;

  -- Logical port description
  port (
       VDDH : linkage bit_vector (1 to 6);
       VDDQ_EFUSE : linkage bit;
       OBS_CORE_VDD : linkage bit;
       OBS_CORE_VSS : linkage bit;
       PLLGND : linkage bit_vector (1 to 2);
       PLLVDD : linkage bit_vector (1 to 2);
       AGND_1_100     : linkage bit_vector (1 to 100);
       AGND_101_200     : linkage bit_vector (1 to 100);
       AGND_201_300     : linkage bit_vector (1 to 100);
       AGND_301_400     : linkage bit_vector (1 to 100);
       AGND_401_500     : linkage bit_vector (1 to 100);
       AGND_501_600     : linkage bit_vector (1 to 100);
       AGND_601_700     : linkage bit_vector (1 to 100);
       AGND_701_800     : linkage bit_vector (1 to 100);
       AGND_801_900     : linkage bit_vector (1 to 100);
       AGND_901_997     : linkage bit_vector (1 to 97);
       AVDD_1_100     : linkage bit_vector (1 to 100);
       AVDD_101_146     : linkage bit_vector (1 to 46);
       VDD_1_100     : linkage bit_vector (1 to 100);
       VDD_101_200     : linkage bit_vector (1 to 100);
       VDD_201_300     : linkage bit_vector (1 to 100);
       VDD_301_400     : linkage bit_vector (1 to 100);
       VDD_401_500     : linkage bit_vector (1 to 100);
       VDD_501_515     : linkage bit_vector (1 to 15);
       VSS_1_100     : linkage bit_vector (1 to 100);
       VSS_101_200     : linkage bit_vector (1 to 100);
       VSS_201_300     : linkage bit_vector (1 to 100);
       VSS_301_400     : linkage bit_vector (1 to 100);
       VSS_401_500     : linkage bit_vector (1 to 100);
       VSS_501_546     : linkage bit_vector (1 to 46);
    ATPG_MODE_L                    : in        bit                       ;
    B_I2C_CLK                      : inout     bit                       ;
    B_I2C_DATA                     : inout     bit                       ;
    B_PTP_SYNC_MASTER              : inout     bit                       ;
    CPU2JTAG_EN                    : in        bit                       ;
    EXT_VIN                        : inout     bit                       ;
    I_CLK_OBS_EN                   : in        bit                       ;
    I_CORE_FREQ_SEL_0              : inout     bit                       ;
    I_CORE_FREQ_SEL_1              : inout     bit                       ;
    I_CORE_PLL_BYP                 : inout     bit                       ;
    I_CORE_PLL_RST_N               : in        bit                       ;
    I_CORE_REFCLK_N                : in        bit                       ;
    I_CORE_REFCLK_P                : in        bit                       ;
    I_CORE_RST_N                   : in        bit                       ;
    I_FC_REFCLK_N                  : in        bit                       ;
    I_FC_REFCLK_P                  : in        bit                       ;
    I_HS0_L0_RX0_S0_SD0_N          : in        bit                       ;
    I_HS0_L0_RX0_S0_SD0_P          : in        bit                       ;
    I_HS0_L1_RX1_S0_SD1_N          : in        bit                       ;
    I_HS0_L1_RX1_S0_SD1_P          : in        bit                       ;
    I_HS0_L2_RX2_S0_SD2_N          : in        bit                       ;
    I_HS0_L2_RX2_S0_SD2_P          : in        bit                       ;
    I_HS0_L3_RX3_S0_SD3_N          : in        bit                       ;
    I_HS0_L3_RX3_S0_SD3_P          : in        bit                       ;
    I_HS10_L0_RX40_S0_SD40_N       : in        bit                       ;
    I_HS10_L0_RX40_S0_SD40_P       : in        bit                       ;
    I_HS10_L1_RX41_S0_SD41_N       : in        bit                       ;
    I_HS10_L1_RX41_S0_SD41_P       : in        bit                       ;
    I_HS10_L2_RX42_S0_SD42_N       : in        bit                       ;
    I_HS10_L2_RX42_S0_SD42_P       : in        bit                       ;
    I_HS10_L3_RX43_S0_SD43_N       : in        bit                       ;
    I_HS10_L3_RX43_S0_SD43_P       : in        bit                       ;
    I_HS11_L0_RX44_S0_SD44_N       : in        bit                       ;
    I_HS11_L0_RX44_S0_SD44_P       : in        bit                       ;
    I_HS11_L1_RX45_S0_SD45_N       : in        bit                       ;
    I_HS11_L1_RX45_S0_SD45_P       : in        bit                       ;
    I_HS11_L2_RX46_S0_SD46_N       : in        bit                       ;
    I_HS11_L2_RX46_S0_SD46_P       : in        bit                       ;
    I_HS11_L3_RX47_S0_SD47_N       : in        bit                       ;
    I_HS11_L3_RX47_S0_SD47_P       : in        bit                       ;
    I_HS12_L0_RX48_S0_SD48_N       : in        bit                       ;
    I_HS12_L0_RX48_S0_SD48_P       : in        bit                       ;
    I_HS12_L1_RX49_S0_SD49_N       : in        bit                       ;
    I_HS12_L1_RX49_S0_SD49_P       : in        bit                       ;
    I_HS12_L2_RX50_S0_SD50_N       : in        bit                       ;
    I_HS12_L2_RX50_S0_SD50_P       : in        bit                       ;
    I_HS12_L3_RX51_S0_SD51_N       : in        bit                       ;
    I_HS12_L3_RX51_S0_SD51_P       : in        bit                       ;
    I_HS13_L0_RX52_S0_SD52_N       : in        bit                       ;
    I_HS13_L0_RX52_S0_SD52_P       : in        bit                       ;
    I_HS13_L1_RX53_S0_SD53_N       : in        bit                       ;
    I_HS13_L1_RX53_S0_SD53_P       : in        bit                       ;
    I_HS13_L2_RX54_S0_SD54_N       : in        bit                       ;
    I_HS13_L2_RX54_S0_SD54_P       : in        bit                       ;
    I_HS13_L3_RX55_S0_SD55_N       : in        bit                       ;
    I_HS13_L3_RX55_S0_SD55_P       : in        bit                       ;
    I_HS14_L0_RX56_S0_SD56_N       : in        bit                       ;
    I_HS14_L0_RX56_S0_SD56_P       : in        bit                       ;
    I_HS14_L1_RX57_S0_SD57_N       : in        bit                       ;
    I_HS14_L1_RX57_S0_SD57_P       : in        bit                       ;
    I_HS14_L2_RX58_S0_SD58_N       : in        bit                       ;
    I_HS14_L2_RX58_S0_SD58_P       : in        bit                       ;
    I_HS14_L3_RX59_S0_SD59_N       : in        bit                       ;
    I_HS14_L3_RX59_S0_SD59_P       : in        bit                       ;
    I_HS15_L0_RX60_S0_SD60_N       : in        bit                       ;
    I_HS15_L0_RX60_S0_SD60_P       : in        bit                       ;
    I_HS15_L1_RX61_S0_SD61_N       : in        bit                       ;
    I_HS15_L1_RX61_S0_SD61_P       : in        bit                       ;
    I_HS15_L2_RX62_S0_SD62_N       : in        bit                       ;
    I_HS15_L2_RX62_S0_SD62_P       : in        bit                       ;
    I_HS15_L3_RX63_S0_SD63_N       : in        bit                       ;
    I_HS15_L3_RX63_S0_SD63_P       : in        bit                       ;
    I_HS16_L0_RX64_S0_SD64_N       : in        bit                       ;
    I_HS16_L0_RX64_S0_SD64_P       : in        bit                       ;
    I_HS16_L1_RX65_S0_SD65_N       : in        bit                       ;
    I_HS16_L1_RX65_S0_SD65_P       : in        bit                       ;
    I_HS16_L2_RX66_S0_SD66_N       : in        bit                       ;
    I_HS16_L2_RX66_S0_SD66_P       : in        bit                       ;
    I_HS16_L3_RX67_S0_SD67_N       : in        bit                       ;
    I_HS16_L3_RX67_S0_SD67_P       : in        bit                       ;
    I_HS17_L0_RX68_S0_SD68_N       : in        bit                       ;
    I_HS17_L0_RX68_S0_SD68_P       : in        bit                       ;
    I_HS17_L1_RX69_S0_SD69_N       : in        bit                       ;
    I_HS17_L1_RX69_S0_SD69_P       : in        bit                       ;
    I_HS17_L2_RX70_S0_SD70_N       : in        bit                       ;
    I_HS17_L2_RX70_S0_SD70_P       : in        bit                       ;
    I_HS17_L3_RX71_S0_SD71_N       : in        bit                       ;
    I_HS17_L3_RX71_S0_SD71_P       : in        bit                       ;
    I_HS18_L0_RX0_S1_SD72_N        : in        bit                       ;
    I_HS18_L0_RX0_S1_SD72_P        : in        bit                       ;
    I_HS18_L1_RX1_S1_SD73_N        : in        bit                       ;
    I_HS18_L1_RX1_S1_SD73_P        : in        bit                       ;
    I_HS18_L2_RX2_S1_SD74_N        : in        bit                       ;
    I_HS18_L2_RX2_S1_SD74_P        : in        bit                       ;
    I_HS18_L3_RX3_S1_SD75_N        : in        bit                       ;
    I_HS18_L3_RX3_S1_SD75_P        : in        bit                       ;
    I_HS19_L0_RX4_S1_SD76_N        : in        bit                       ;
    I_HS19_L0_RX4_S1_SD76_P        : in        bit                       ;
    I_HS19_L1_RX5_S1_SD77_N        : in        bit                       ;
    I_HS19_L1_RX5_S1_SD77_P        : in        bit                       ;
    I_HS19_L2_RX6_S1_SD78_N        : in        bit                       ;
    I_HS19_L2_RX6_S1_SD78_P        : in        bit                       ;
    I_HS19_L3_RX7_S1_SD79_N        : in        bit                       ;
    I_HS19_L3_RX7_S1_SD79_P        : in        bit                       ;
    I_HS1_L0_RX4_S0_SD4_N          : in        bit                       ;
    I_HS1_L0_RX4_S0_SD4_P          : in        bit                       ;
    I_HS1_L1_RX5_S0_SD5_N          : in        bit                       ;
    I_HS1_L1_RX5_S0_SD5_P          : in        bit                       ;
    I_HS1_L2_RX6_S0_SD6_N          : in        bit                       ;
    I_HS1_L2_RX6_S0_SD6_P          : in        bit                       ;
    I_HS1_L3_RX7_S0_SD7_N          : in        bit                       ;
    I_HS1_L3_RX7_S0_SD7_P          : in        bit                       ;
    I_HS20_L0_RX8_S1_SD80_N        : in        bit                       ;
    I_HS20_L0_RX8_S1_SD80_P        : in        bit                       ;
    I_HS20_L1_RX9_S1_SD81_N        : in        bit                       ;
    I_HS20_L1_RX9_S1_SD81_P        : in        bit                       ;
    I_HS20_L2_RX10_S1_SD82_N       : in        bit                       ;
    I_HS20_L2_RX10_S1_SD82_P       : in        bit                       ;
    I_HS20_L3_RX11_S1_SD83_N       : in        bit                       ;
    I_HS20_L3_RX11_S1_SD83_P       : in        bit                       ;
    I_HS21_L0_RX12_S1_SD84_N       : in        bit                       ;
    I_HS21_L0_RX12_S1_SD84_P       : in        bit                       ;
    I_HS21_L1_RX13_S1_SD85_N       : in        bit                       ;
    I_HS21_L1_RX13_S1_SD85_P       : in        bit                       ;
    I_HS21_L2_RX14_S1_SD86_N       : in        bit                       ;
    I_HS21_L2_RX14_S1_SD86_P       : in        bit                       ;
    I_HS21_L3_RX15_S1_SD87_N       : in        bit                       ;
    I_HS21_L3_RX15_S1_SD87_P       : in        bit                       ;
    I_HS22_L0_RX16_S1_SD88_N       : in        bit                       ;
    I_HS22_L0_RX16_S1_SD88_P       : in        bit                       ;
    I_HS22_L1_RX17_S1_SD89_N       : in        bit                       ;
    I_HS22_L1_RX17_S1_SD89_P       : in        bit                       ;
    I_HS22_L2_RX18_S1_SD90_N       : in        bit                       ;
    I_HS22_L2_RX18_S1_SD90_P       : in        bit                       ;
    I_HS22_L3_RX19_S1_SD91_N       : in        bit                       ;
    I_HS22_L3_RX19_S1_SD91_P       : in        bit                       ;
    I_HS23_L0_RX20_S1_SD92_N       : in        bit                       ;
    I_HS23_L0_RX20_S1_SD92_P       : in        bit                       ;
    I_HS23_L1_RX21_S1_SD93_N       : in        bit                       ;
    I_HS23_L1_RX21_S1_SD93_P       : in        bit                       ;
    I_HS23_L2_RX22_S1_SD94_N       : in        bit                       ;
    I_HS23_L2_RX22_S1_SD94_P       : in        bit                       ;
    I_HS23_L3_RX23_S1_SD95_N       : in        bit                       ;
    I_HS23_L3_RX23_S1_SD95_P       : in        bit                       ;
    I_HS24_L0_RX24_S1_SD96_N       : in        bit                       ;
    I_HS24_L0_RX24_S1_SD96_P       : in        bit                       ;
    I_HS24_L1_RX25_S1_SD97_N       : in        bit                       ;
    I_HS24_L1_RX25_S1_SD97_P       : in        bit                       ;
    I_HS24_L2_RX26_S1_SD98_N       : in        bit                       ;
    I_HS24_L2_RX26_S1_SD98_P       : in        bit                       ;
    I_HS24_L3_RX27_S1_SD99_N       : in        bit                       ;
    I_HS24_L3_RX27_S1_SD99_P       : in        bit                       ;
    I_HS25_L0_RX28_S1_SD100_N      : in        bit                       ;
    I_HS25_L0_RX28_S1_SD100_P      : in        bit                       ;
    I_HS25_L1_RX29_S1_SD101_N      : in        bit                       ;
    I_HS25_L1_RX29_S1_SD101_P      : in        bit                       ;
    I_HS25_L2_RX30_S1_SD102_N      : in        bit                       ;
    I_HS25_L2_RX30_S1_SD102_P      : in        bit                       ;
    I_HS25_L3_RX31_S1_SD103_N      : in        bit                       ;
    I_HS25_L3_RX31_S1_SD103_P      : in        bit                       ;
    I_HS26_L0_RX32_S1_SD104_N      : in        bit                       ;
    I_HS26_L0_RX32_S1_SD104_P      : in        bit                       ;
    I_HS26_L1_RX33_S1_SD105_N      : in        bit                       ;
    I_HS26_L1_RX33_S1_SD105_P      : in        bit                       ;
    I_HS26_L2_RX34_S1_SD106_N      : in        bit                       ;
    I_HS26_L2_RX34_S1_SD106_P      : in        bit                       ;
    I_HS26_L3_RX35_S1_SD107_N      : in        bit                       ;
    I_HS26_L3_RX35_S1_SD107_P      : in        bit                       ;
    I_HS27_L0_RX36_S1_SD108_N      : in        bit                       ;
    I_HS27_L0_RX36_S1_SD108_P      : in        bit                       ;
    I_HS27_L1_RX37_S1_SD109_N      : in        bit                       ;
    I_HS27_L1_RX37_S1_SD109_P      : in        bit                       ;
    I_HS27_L2_RX38_S1_SD110_N      : in        bit                       ;
    I_HS27_L2_RX38_S1_SD110_P      : in        bit                       ;
    I_HS27_L3_RX39_S1_SD111_N      : in        bit                       ;
    I_HS27_L3_RX39_S1_SD111_P      : in        bit                       ;
    I_HS28_L0_RX40_S1_SD112_N      : in        bit                       ;
    I_HS28_L0_RX40_S1_SD112_P      : in        bit                       ;
    I_HS28_L1_RX41_S1_SD113_N      : in        bit                       ;
    I_HS28_L1_RX41_S1_SD113_P      : in        bit                       ;
    I_HS28_L2_RX42_S1_SD114_N      : in        bit                       ;
    I_HS28_L2_RX42_S1_SD114_P      : in        bit                       ;
    I_HS28_L3_RX43_S1_SD115_N      : in        bit                       ;
    I_HS28_L3_RX43_S1_SD115_P      : in        bit                       ;
    I_HS29_L0_RX44_S1_SD116_N      : in        bit                       ;
    I_HS29_L0_RX44_S1_SD116_P      : in        bit                       ;
    I_HS29_L1_RX45_S1_SD117_N      : in        bit                       ;
    I_HS29_L1_RX45_S1_SD117_P      : in        bit                       ;
    I_HS29_L2_RX46_S1_SD118_N      : in        bit                       ;
    I_HS29_L2_RX46_S1_SD118_P      : in        bit                       ;
    I_HS29_L3_RX47_S1_SD119_N      : in        bit                       ;
    I_HS29_L3_RX47_S1_SD119_P      : in        bit                       ;
    I_HS2_L0_RX8_S0_SD8_N          : in        bit                       ;
    I_HS2_L0_RX8_S0_SD8_P          : in        bit                       ;
    I_HS2_L1_RX9_S0_SD9_N          : in        bit                       ;
    I_HS2_L1_RX9_S0_SD9_P          : in        bit                       ;
    I_HS2_L2_RX10_S0_SD10_N        : in        bit                       ;
    I_HS2_L2_RX10_S0_SD10_P        : in        bit                       ;
    I_HS2_L3_RX11_S0_SD11_N        : in        bit                       ;
    I_HS2_L3_RX11_S0_SD11_P        : in        bit                       ;
    I_HS30_L0_RX48_S1_SD120_N      : in        bit                       ;
    I_HS30_L0_RX48_S1_SD120_P      : in        bit                       ;
    I_HS30_L1_RX49_S1_SD121_N      : in        bit                       ;
    I_HS30_L1_RX49_S1_SD121_P      : in        bit                       ;
    I_HS30_L2_RX50_S1_SD122_N      : in        bit                       ;
    I_HS30_L2_RX50_S1_SD122_P      : in        bit                       ;
    I_HS30_L3_RX51_S1_SD123_N      : in        bit                       ;
    I_HS30_L3_RX51_S1_SD123_P      : in        bit                       ;
    I_HS31_L0_RX52_S1_SD124_N      : in        bit                       ;
    I_HS31_L0_RX52_S1_SD124_P      : in        bit                       ;
    I_HS31_L1_RX53_S1_SD125_N      : in        bit                       ;
    I_HS31_L1_RX53_S1_SD125_P      : in        bit                       ;
    I_HS31_L2_RX54_S1_SD126_N      : in        bit                       ;
    I_HS31_L2_RX54_S1_SD126_P      : in        bit                       ;
    I_HS31_L3_RX55_S1_SD127_N      : in        bit                       ;
    I_HS31_L3_RX55_S1_SD127_P      : in        bit                       ;
    I_HS32_L0_RX56_S1_SD128_N      : in        bit                       ;
    I_HS32_L0_RX56_S1_SD128_P      : in        bit                       ;
    I_HS32_L1_RX57_S1_SD129_N      : in        bit                       ;
    I_HS32_L1_RX57_S1_SD129_P      : in        bit                       ;
    I_HS32_L2_RX58_S1_SD130_N      : in        bit                       ;
    I_HS32_L2_RX58_S1_SD130_P      : in        bit                       ;
    I_HS32_L3_RX59_S1_SD131_N      : in        bit                       ;
    I_HS32_L3_RX59_S1_SD131_P      : in        bit                       ;
    I_HS33_L0_RX60_S1_SD132_N      : in        bit                       ;
    I_HS33_L0_RX60_S1_SD132_P      : in        bit                       ;
    I_HS33_L1_RX61_S1_SD133_N      : in        bit                       ;
    I_HS33_L1_RX61_S1_SD133_P      : in        bit                       ;
    I_HS33_L2_RX62_S1_SD134_N      : in        bit                       ;
    I_HS33_L2_RX62_S1_SD134_P      : in        bit                       ;
    I_HS33_L3_RX63_S1_SD135_N      : in        bit                       ;
    I_HS33_L3_RX63_S1_SD135_P      : in        bit                       ;
    I_HS34_L0_RX64_S1_SD136_N      : in        bit                       ;
    I_HS34_L0_RX64_S1_SD136_P      : in        bit                       ;
    I_HS34_L1_RX65_S1_SD137_N      : in        bit                       ;
    I_HS34_L1_RX65_S1_SD137_P      : in        bit                       ;
    I_HS34_L2_RX66_S1_SD138_N      : in        bit                       ;
    I_HS34_L2_RX66_S1_SD138_P      : in        bit                       ;
    I_HS34_L3_RX67_S1_SD139_N      : in        bit                       ;
    I_HS34_L3_RX67_S1_SD139_P      : in        bit                       ;
    I_HS35_L0_RX68_S1_SD140_N      : in        bit                       ;
    I_HS35_L0_RX68_S1_SD140_P      : in        bit                       ;
    I_HS35_L1_RX69_S1_SD141_N      : in        bit                       ;
    I_HS35_L1_RX69_S1_SD141_P      : in        bit                       ;
    I_HS35_L2_RX70_S1_SD142_N      : in        bit                       ;
    I_HS35_L2_RX70_S1_SD142_P      : in        bit                       ;
    I_HS35_L3_RX71_S1_SD143_N      : in        bit                       ;
    I_HS35_L3_RX71_S1_SD143_P      : in        bit                       ;
    I_HS3_L0_RX12_S0_SD12_N        : in        bit                       ;
    I_HS3_L0_RX12_S0_SD12_P        : in        bit                       ;
    I_HS3_L1_RX13_S0_SD13_N        : in        bit                       ;
    I_HS3_L1_RX13_S0_SD13_P        : in        bit                       ;
    I_HS3_L2_RX14_S0_SD14_N        : in        bit                       ;
    I_HS3_L2_RX14_S0_SD14_P        : in        bit                       ;
    I_HS3_L3_RX15_S0_SD15_N        : in        bit                       ;
    I_HS3_L3_RX15_S0_SD15_P        : in        bit                       ;
    I_HS4_L0_RX16_S0_SD16_N        : in        bit                       ;
    I_HS4_L0_RX16_S0_SD16_P        : in        bit                       ;
    I_HS4_L1_RX17_S0_SD17_N        : in        bit                       ;
    I_HS4_L1_RX17_S0_SD17_P        : in        bit                       ;
    I_HS4_L2_RX18_S0_SD18_N        : in        bit                       ;
    I_HS4_L2_RX18_S0_SD18_P        : in        bit                       ;
    I_HS4_L3_RX19_S0_SD19_N        : in        bit                       ;
    I_HS4_L3_RX19_S0_SD19_P        : in        bit                       ;
    I_HS5_L0_RX20_S0_SD20_N        : in        bit                       ;
    I_HS5_L0_RX20_S0_SD20_P        : in        bit                       ;
    I_HS5_L1_RX21_S0_SD21_N        : in        bit                       ;
    I_HS5_L1_RX21_S0_SD21_P        : in        bit                       ;
    I_HS5_L2_RX22_S0_SD22_N        : in        bit                       ;
    I_HS5_L2_RX22_S0_SD22_P        : in        bit                       ;
    I_HS5_L3_RX23_S0_SD23_N        : in        bit                       ;
    I_HS5_L3_RX23_S0_SD23_P        : in        bit                       ;
    I_HS6_L0_RX24_S0_SD24_N        : in        bit                       ;
    I_HS6_L0_RX24_S0_SD24_P        : in        bit                       ;
    I_HS6_L1_RX25_S0_SD25_N        : in        bit                       ;
    I_HS6_L1_RX25_S0_SD25_P        : in        bit                       ;
    I_HS6_L2_RX26_S0_SD26_N        : in        bit                       ;
    I_HS6_L2_RX26_S0_SD26_P        : in        bit                       ;
    I_HS6_L3_RX27_S0_SD27_N        : in        bit                       ;
    I_HS6_L3_RX27_S0_SD27_P        : in        bit                       ;
    I_HS7_L0_RX28_S0_SD28_N        : in        bit                       ;
    I_HS7_L0_RX28_S0_SD28_P        : in        bit                       ;
    I_HS7_L1_RX29_S0_SD29_N        : in        bit                       ;
    I_HS7_L1_RX29_S0_SD29_P        : in        bit                       ;
    I_HS7_L2_RX30_S0_SD30_N        : in        bit                       ;
    I_HS7_L2_RX30_S0_SD30_P        : in        bit                       ;
    I_HS7_L3_RX31_S0_SD31_N        : in        bit                       ;
    I_HS7_L3_RX31_S0_SD31_P        : in        bit                       ;
    I_HS8_L0_RX32_S0_SD32_N        : in        bit                       ;
    I_HS8_L0_RX32_S0_SD32_P        : in        bit                       ;
    I_HS8_L1_RX33_S0_SD33_N        : in        bit                       ;
    I_HS8_L1_RX33_S0_SD33_P        : in        bit                       ;
    I_HS8_L2_RX34_S0_SD34_N        : in        bit                       ;
    I_HS8_L2_RX34_S0_SD34_P        : in        bit                       ;
    I_HS8_L3_RX35_S0_SD35_N        : in        bit                       ;
    I_HS8_L3_RX35_S0_SD35_P        : in        bit                       ;
    I_HS9_L0_RX36_S0_SD36_N        : in        bit                       ;
    I_HS9_L0_RX36_S0_SD36_P        : in        bit                       ;
    I_HS9_L1_RX37_S0_SD37_N        : in        bit                       ;
    I_HS9_L1_RX37_S0_SD37_P        : in        bit                       ;
    I_HS9_L2_RX38_S0_SD38_N        : in        bit                       ;
    I_HS9_L2_RX38_S0_SD38_P        : in        bit                       ;
    I_HS9_L3_RX39_S0_SD39_N        : in        bit                       ;
    I_HS9_L3_RX39_S0_SD39_P        : in        bit                       ;
    I_MM_REFCLK_N                  : in        bit                       ;
    I_MM_REFCLK_P                  : in        bit                       ;
    I_PCIE_CORE_RST_N              : in        bit                       ;
    I_PCIE_PE_RST_N                : in        bit                       ;
    I_PCIE_PLL_BYP                 : inout     bit                       ;
    I_PCIE_PLL_RST_N               : in        bit                       ;
    I_PCIE_REFCLK_N                : in        bit                       ;
    I_PCIE_REFCLK_P                : in        bit                       ;
    I_PCIE_RX_N                    : in        bit                       ;
    I_PCIE_RX_P                    : in        bit                       ;
    I_PCIE_USR_DRV_EN              : inout     bit                       ;
    I_PLL_OBS_EN                   : in        bit                       ;
    I_PTP_SYNC_SLAVE               : inout     bit                       ;
    I_SDC0_RX_N                    : in        bit                       ;
    I_SDC0_RX_P                    : in        bit                       ;
    I_THERM_AN                     : in        bit                       ;
    OBS_VDDH25_1                   : out       bit                       ;
    O_CLK_OBS0_N                   : out       bit                       ;
    O_CLK_OBS0_P                   : out       bit                       ;
    O_HS0_L0_TX0_S0_SD0_N          : buffer    bit                       ;
    O_HS0_L0_TX0_S0_SD0_P          : buffer    bit                       ;
    O_HS0_L1_TX1_S0_SD1_N          : buffer    bit                       ;
    O_HS0_L1_TX1_S0_SD1_P          : buffer    bit                       ;
    O_HS0_L2_TX2_S0_SD2_N          : buffer    bit                       ;
    O_HS0_L2_TX2_S0_SD2_P          : buffer    bit                       ;
    O_HS0_L3_TX3_S0_SD3_N          : buffer    bit                       ;
    O_HS0_L3_TX3_S0_SD3_P          : buffer    bit                       ;
    O_HS10_L0_TX40_S0_SD40_N       : buffer    bit                       ;
    O_HS10_L0_TX40_S0_SD40_P       : buffer    bit                       ;
    O_HS10_L1_TX41_S0_SD41_N       : buffer    bit                       ;
    O_HS10_L1_TX41_S0_SD41_P       : buffer    bit                       ;
    O_HS10_L2_TX42_S0_SD42_N       : buffer    bit                       ;
    O_HS10_L2_TX42_S0_SD42_P       : buffer    bit                       ;
    O_HS10_L3_TX43_S0_SD43_N       : buffer    bit                       ;
    O_HS10_L3_TX43_S0_SD43_P       : buffer    bit                       ;
    O_HS11_L0_TX44_S0_SD44_N       : buffer    bit                       ;
    O_HS11_L0_TX44_S0_SD44_P       : buffer    bit                       ;
    O_HS11_L1_TX45_S0_SD45_N       : buffer    bit                       ;
    O_HS11_L1_TX45_S0_SD45_P       : buffer    bit                       ;
    O_HS11_L2_TX46_S0_SD46_N       : buffer    bit                       ;
    O_HS11_L2_TX46_S0_SD46_P       : buffer    bit                       ;
    O_HS11_L3_TX47_S0_SD47_N       : buffer    bit                       ;
    O_HS11_L3_TX47_S0_SD47_P       : buffer    bit                       ;
    O_HS12_L0_TX48_S0_SD48_N       : buffer    bit                       ;
    O_HS12_L0_TX48_S0_SD48_P       : buffer    bit                       ;
    O_HS12_L1_TX49_S0_SD49_N       : buffer    bit                       ;
    O_HS12_L1_TX49_S0_SD49_P       : buffer    bit                       ;
    O_HS12_L2_TX50_S0_SD50_N       : buffer    bit                       ;
    O_HS12_L2_TX50_S0_SD50_P       : buffer    bit                       ;
    O_HS12_L3_TX51_S0_SD51_N       : buffer    bit                       ;
    O_HS12_L3_TX51_S0_SD51_P       : buffer    bit                       ;
    O_HS13_L0_TX52_S0_SD52_N       : buffer    bit                       ;
    O_HS13_L0_TX52_S0_SD52_P       : buffer    bit                       ;
    O_HS13_L1_TX53_S0_SD53_N       : buffer    bit                       ;
    O_HS13_L1_TX53_S0_SD53_P       : buffer    bit                       ;
    O_HS13_L2_TX54_S0_SD54_N       : buffer    bit                       ;
    O_HS13_L2_TX54_S0_SD54_P       : buffer    bit                       ;
    O_HS13_L3_TX55_S0_SD55_N       : buffer    bit                       ;
    O_HS13_L3_TX55_S0_SD55_P       : buffer    bit                       ;
    O_HS14_L0_TX56_S0_SD56_N       : buffer    bit                       ;
    O_HS14_L0_TX56_S0_SD56_P       : buffer    bit                       ;
    O_HS14_L1_TX57_S0_SD57_N       : buffer    bit                       ;
    O_HS14_L1_TX57_S0_SD57_P       : buffer    bit                       ;
    O_HS14_L2_TX58_S0_SD58_N       : buffer    bit                       ;
    O_HS14_L2_TX58_S0_SD58_P       : buffer    bit                       ;
    O_HS14_L3_TX59_S0_SD59_N       : buffer    bit                       ;
    O_HS14_L3_TX59_S0_SD59_P       : buffer    bit                       ;
    O_HS15_L0_TX60_S0_SD60_N       : buffer    bit                       ;
    O_HS15_L0_TX60_S0_SD60_P       : buffer    bit                       ;
    O_HS15_L1_TX61_S0_SD61_N       : buffer    bit                       ;
    O_HS15_L1_TX61_S0_SD61_P       : buffer    bit                       ;
    O_HS15_L2_TX62_S0_SD62_N       : buffer    bit                       ;
    O_HS15_L2_TX62_S0_SD62_P       : buffer    bit                       ;
    O_HS15_L3_TX63_S0_SD63_N       : buffer    bit                       ;
    O_HS15_L3_TX63_S0_SD63_P       : buffer    bit                       ;
    O_HS16_L0_TX64_S0_SD64_N       : buffer    bit                       ;
    O_HS16_L0_TX64_S0_SD64_P       : buffer    bit                       ;
    O_HS16_L1_TX65_S0_SD65_N       : buffer    bit                       ;
    O_HS16_L1_TX65_S0_SD65_P       : buffer    bit                       ;
    O_HS16_L2_TX66_S0_SD66_N       : buffer    bit                       ;
    O_HS16_L2_TX66_S0_SD66_P       : buffer    bit                       ;
    O_HS16_L3_TX67_S0_SD67_N       : buffer    bit                       ;
    O_HS16_L3_TX67_S0_SD67_P       : buffer    bit                       ;
    O_HS17_L0_TX68_S0_SD68_N       : buffer    bit                       ;
    O_HS17_L0_TX68_S0_SD68_P       : buffer    bit                       ;
    O_HS17_L1_TX69_S0_SD69_N       : buffer    bit                       ;
    O_HS17_L1_TX69_S0_SD69_P       : buffer    bit                       ;
    O_HS17_L2_TX70_S0_SD70_N       : buffer    bit                       ;
    O_HS17_L2_TX70_S0_SD70_P       : buffer    bit                       ;
    O_HS17_L3_TX71_S0_SD71_N       : buffer    bit                       ;
    O_HS17_L3_TX71_S0_SD71_P       : buffer    bit                       ;
    O_HS18_L0_TX0_S1_SD72_N        : buffer    bit                       ;
    O_HS18_L0_TX0_S1_SD72_P        : buffer    bit                       ;
    O_HS18_L1_TX1_S1_SD73_N        : buffer    bit                       ;
    O_HS18_L1_TX1_S1_SD73_P        : buffer    bit                       ;
    O_HS18_L2_TX2_S1_SD74_N        : buffer    bit                       ;
    O_HS18_L2_TX2_S1_SD74_P        : buffer    bit                       ;
    O_HS18_L3_TX3_S1_SD75_N        : buffer    bit                       ;
    O_HS18_L3_TX3_S1_SD75_P        : buffer    bit                       ;
    O_HS19_L0_TX4_S1_SD76_N        : buffer    bit                       ;
    O_HS19_L0_TX4_S1_SD76_P        : buffer    bit                       ;
    O_HS19_L1_TX5_S1_SD77_N        : buffer    bit                       ;
    O_HS19_L1_TX5_S1_SD77_P        : buffer    bit                       ;
    O_HS19_L2_TX6_S1_SD78_N        : buffer    bit                       ;
    O_HS19_L2_TX6_S1_SD78_P        : buffer    bit                       ;
    O_HS19_L3_TX7_S1_SD79_N        : buffer    bit                       ;
    O_HS19_L3_TX7_S1_SD79_P        : buffer    bit                       ;
    O_HS1_L0_TX4_S0_SD4_N          : buffer    bit                       ;
    O_HS1_L0_TX4_S0_SD4_P          : buffer    bit                       ;
    O_HS1_L1_TX5_S0_SD5_N          : buffer    bit                       ;
    O_HS1_L1_TX5_S0_SD5_P          : buffer    bit                       ;
    O_HS1_L2_TX6_S0_SD6_N          : buffer    bit                       ;
    O_HS1_L2_TX6_S0_SD6_P          : buffer    bit                       ;
    O_HS1_L3_TX7_S0_SD7_N          : buffer    bit                       ;
    O_HS1_L3_TX7_S0_SD7_P          : buffer    bit                       ;
    O_HS20_L0_TX8_S1_SD80_N        : buffer    bit                       ;
    O_HS20_L0_TX8_S1_SD80_P        : buffer    bit                       ;
    O_HS20_L1_TX9_S1_SD81_N        : buffer    bit                       ;
    O_HS20_L1_TX9_S1_SD81_P        : buffer    bit                       ;
    O_HS20_L2_TX10_S1_SD82_N       : buffer    bit                       ;
    O_HS20_L2_TX10_S1_SD82_P       : buffer    bit                       ;
    O_HS20_L3_TX11_S1_SD83_N       : buffer    bit                       ;
    O_HS20_L3_TX11_S1_SD83_P       : buffer    bit                       ;
    O_HS21_L0_TX12_S1_SD84_N       : buffer    bit                       ;
    O_HS21_L0_TX12_S1_SD84_P       : buffer    bit                       ;
    O_HS21_L1_TX13_S1_SD85_N       : buffer    bit                       ;
    O_HS21_L1_TX13_S1_SD85_P       : buffer    bit                       ;
    O_HS21_L2_TX14_S1_SD86_N       : buffer    bit                       ;
    O_HS21_L2_TX14_S1_SD86_P       : buffer    bit                       ;
    O_HS21_L3_TX15_S1_SD87_N       : buffer    bit                       ;
    O_HS21_L3_TX15_S1_SD87_P       : buffer    bit                       ;
    O_HS22_L0_TX16_S1_SD88_N       : buffer    bit                       ;
    O_HS22_L0_TX16_S1_SD88_P       : buffer    bit                       ;
    O_HS22_L1_TX17_S1_SD89_N       : buffer    bit                       ;
    O_HS22_L1_TX17_S1_SD89_P       : buffer    bit                       ;
    O_HS22_L2_TX18_S1_SD90_N       : buffer    bit                       ;
    O_HS22_L2_TX18_S1_SD90_P       : buffer    bit                       ;
    O_HS22_L3_TX19_S1_SD91_N       : buffer    bit                       ;
    O_HS22_L3_TX19_S1_SD91_P       : buffer    bit                       ;
    O_HS23_L0_TX20_S1_SD92_N       : buffer    bit                       ;
    O_HS23_L0_TX20_S1_SD92_P       : buffer    bit                       ;
    O_HS23_L1_TX21_S1_SD93_N       : buffer    bit                       ;
    O_HS23_L1_TX21_S1_SD93_P       : buffer    bit                       ;
    O_HS23_L2_TX22_S1_SD94_N       : buffer    bit                       ;
    O_HS23_L2_TX22_S1_SD94_P       : buffer    bit                       ;
    O_HS23_L3_TX23_S1_SD95_N       : buffer    bit                       ;
    O_HS23_L3_TX23_S1_SD95_P       : buffer    bit                       ;
    O_HS24_L0_TX24_S1_SD96_N       : buffer    bit                       ;
    O_HS24_L0_TX24_S1_SD96_P       : buffer    bit                       ;
    O_HS24_L1_TX25_S1_SD97_N       : buffer    bit                       ;
    O_HS24_L1_TX25_S1_SD97_P       : buffer    bit                       ;
    O_HS24_L2_TX26_S1_SD98_N       : buffer    bit                       ;
    O_HS24_L2_TX26_S1_SD98_P       : buffer    bit                       ;
    O_HS24_L3_TX27_S1_SD99_N       : buffer    bit                       ;
    O_HS24_L3_TX27_S1_SD99_P       : buffer    bit                       ;
    O_HS25_L0_TX28_S1_SD100_N      : buffer    bit                       ;
    O_HS25_L0_TX28_S1_SD100_P      : buffer    bit                       ;
    O_HS25_L1_TX29_S1_SD101_N      : buffer    bit                       ;
    O_HS25_L1_TX29_S1_SD101_P      : buffer    bit                       ;
    O_HS25_L2_TX30_S1_SD102_N      : buffer    bit                       ;
    O_HS25_L2_TX30_S1_SD102_P      : buffer    bit                       ;
    O_HS25_L3_TX31_S1_SD103_N      : buffer    bit                       ;
    O_HS25_L3_TX31_S1_SD103_P      : buffer    bit                       ;
    O_HS26_L0_TX32_S1_SD104_N      : buffer    bit                       ;
    O_HS26_L0_TX32_S1_SD104_P      : buffer    bit                       ;
    O_HS26_L1_TX33_S1_SD105_N      : buffer    bit                       ;
    O_HS26_L1_TX33_S1_SD105_P      : buffer    bit                       ;
    O_HS26_L2_TX34_S1_SD106_N      : buffer    bit                       ;
    O_HS26_L2_TX34_S1_SD106_P      : buffer    bit                       ;
    O_HS26_L3_TX35_S1_SD107_N      : buffer    bit                       ;
    O_HS26_L3_TX35_S1_SD107_P      : buffer    bit                       ;
    O_HS27_L0_TX36_S1_SD108_N      : buffer    bit                       ;
    O_HS27_L0_TX36_S1_SD108_P      : buffer    bit                       ;
    O_HS27_L1_TX37_S1_SD109_N      : buffer    bit                       ;
    O_HS27_L1_TX37_S1_SD109_P      : buffer    bit                       ;
    O_HS27_L2_TX38_S1_SD110_N      : buffer    bit                       ;
    O_HS27_L2_TX38_S1_SD110_P      : buffer    bit                       ;
    O_HS27_L3_TX39_S1_SD111_N      : buffer    bit                       ;
    O_HS27_L3_TX39_S1_SD111_P      : buffer    bit                       ;
    O_HS28_L0_TX40_S1_SD112_N      : buffer    bit                       ;
    O_HS28_L0_TX40_S1_SD112_P      : buffer    bit                       ;
    O_HS28_L1_TX41_S1_SD113_N      : buffer    bit                       ;
    O_HS28_L1_TX41_S1_SD113_P      : buffer    bit                       ;
    O_HS28_L2_TX42_S1_SD114_N      : buffer    bit                       ;
    O_HS28_L2_TX42_S1_SD114_P      : buffer    bit                       ;
    O_HS28_L3_TX43_S1_SD115_N      : buffer    bit                       ;
    O_HS28_L3_TX43_S1_SD115_P      : buffer    bit                       ;
    O_HS29_L0_TX44_S1_SD116_N      : buffer    bit                       ;
    O_HS29_L0_TX44_S1_SD116_P      : buffer    bit                       ;
    O_HS29_L1_TX45_S1_SD117_N      : buffer    bit                       ;
    O_HS29_L1_TX45_S1_SD117_P      : buffer    bit                       ;
    O_HS29_L2_TX46_S1_SD118_N      : buffer    bit                       ;
    O_HS29_L2_TX46_S1_SD118_P      : buffer    bit                       ;
    O_HS29_L3_TX47_S1_SD119_N      : buffer    bit                       ;
    O_HS29_L3_TX47_S1_SD119_P      : buffer    bit                       ;
    O_HS2_L0_TX8_S0_SD8_N          : buffer    bit                       ;
    O_HS2_L0_TX8_S0_SD8_P          : buffer    bit                       ;
    O_HS2_L1_TX9_S0_SD9_N          : buffer    bit                       ;
    O_HS2_L1_TX9_S0_SD9_P          : buffer    bit                       ;
    O_HS2_L2_TX10_S0_SD10_N        : buffer    bit                       ;
    O_HS2_L2_TX10_S0_SD10_P        : buffer    bit                       ;
    O_HS2_L3_TX11_S0_SD11_N        : buffer    bit                       ;
    O_HS2_L3_TX11_S0_SD11_P        : buffer    bit                       ;
    O_HS30_L0_TX48_S1_SD120_N      : buffer    bit                       ;
    O_HS30_L0_TX48_S1_SD120_P      : buffer    bit                       ;
    O_HS30_L1_TX49_S1_SD121_N      : buffer    bit                       ;
    O_HS30_L1_TX49_S1_SD121_P      : buffer    bit                       ;
    O_HS30_L2_TX50_S1_SD122_N      : buffer    bit                       ;
    O_HS30_L2_TX50_S1_SD122_P      : buffer    bit                       ;
    O_HS30_L3_TX51_S1_SD123_N      : buffer    bit                       ;
    O_HS30_L3_TX51_S1_SD123_P      : buffer    bit                       ;
    O_HS31_L0_TX52_S1_SD124_N      : buffer    bit                       ;
    O_HS31_L0_TX52_S1_SD124_P      : buffer    bit                       ;
    O_HS31_L1_TX53_S1_SD125_N      : buffer    bit                       ;
    O_HS31_L1_TX53_S1_SD125_P      : buffer    bit                       ;
    O_HS31_L2_TX54_S1_SD126_N      : buffer    bit                       ;
    O_HS31_L2_TX54_S1_SD126_P      : buffer    bit                       ;
    O_HS31_L3_TX55_S1_SD127_N      : buffer    bit                       ;
    O_HS31_L3_TX55_S1_SD127_P      : buffer    bit                       ;
    O_HS32_L0_TX56_S1_SD128_N      : buffer    bit                       ;
    O_HS32_L0_TX56_S1_SD128_P      : buffer    bit                       ;
    O_HS32_L1_TX57_S1_SD129_N      : buffer    bit                       ;
    O_HS32_L1_TX57_S1_SD129_P      : buffer    bit                       ;
    O_HS32_L2_TX58_S1_SD130_N      : buffer    bit                       ;
    O_HS32_L2_TX58_S1_SD130_P      : buffer    bit                       ;
    O_HS32_L3_TX59_S1_SD131_N      : buffer    bit                       ;
    O_HS32_L3_TX59_S1_SD131_P      : buffer    bit                       ;
    O_HS33_L0_TX60_S1_SD132_N      : buffer    bit                       ;
    O_HS33_L0_TX60_S1_SD132_P      : buffer    bit                       ;
    O_HS33_L1_TX61_S1_SD133_N      : buffer    bit                       ;
    O_HS33_L1_TX61_S1_SD133_P      : buffer    bit                       ;
    O_HS33_L2_TX62_S1_SD134_N      : buffer    bit                       ;
    O_HS33_L2_TX62_S1_SD134_P      : buffer    bit                       ;
    O_HS33_L3_TX63_S1_SD135_N      : buffer    bit                       ;
    O_HS33_L3_TX63_S1_SD135_P      : buffer    bit                       ;
    O_HS34_L0_TX64_S1_SD136_N      : buffer    bit                       ;
    O_HS34_L0_TX64_S1_SD136_P      : buffer    bit                       ;
    O_HS34_L1_TX65_S1_SD137_N      : buffer    bit                       ;
    O_HS34_L1_TX65_S1_SD137_P      : buffer    bit                       ;
    O_HS34_L2_TX66_S1_SD138_N      : buffer    bit                       ;
    O_HS34_L2_TX66_S1_SD138_P      : buffer    bit                       ;
    O_HS34_L3_TX67_S1_SD139_N      : buffer    bit                       ;
    O_HS34_L3_TX67_S1_SD139_P      : buffer    bit                       ;
    O_HS35_L0_TX68_S1_SD140_N      : buffer    bit                       ;
    O_HS35_L0_TX68_S1_SD140_P      : buffer    bit                       ;
    O_HS35_L1_TX69_S1_SD141_N      : buffer    bit                       ;
    O_HS35_L1_TX69_S1_SD141_P      : buffer    bit                       ;
    O_HS35_L2_TX70_S1_SD142_N      : buffer    bit                       ;
    O_HS35_L2_TX70_S1_SD142_P      : buffer    bit                       ;
    O_HS35_L3_TX71_S1_SD143_N      : buffer    bit                       ;
    O_HS35_L3_TX71_S1_SD143_P      : buffer    bit                       ;
    O_HS3_L0_TX12_S0_SD12_N        : buffer    bit                       ;
    O_HS3_L0_TX12_S0_SD12_P        : buffer    bit                       ;
    O_HS3_L1_TX13_S0_SD13_N        : buffer    bit                       ;
    O_HS3_L1_TX13_S0_SD13_P        : buffer    bit                       ;
    O_HS3_L2_TX14_S0_SD14_N        : buffer    bit                       ;
    O_HS3_L2_TX14_S0_SD14_P        : buffer    bit                       ;
    O_HS3_L3_TX15_S0_SD15_N        : buffer    bit                       ;
    O_HS3_L3_TX15_S0_SD15_P        : buffer    bit                       ;
    O_HS4_L0_TX16_S0_SD16_N        : buffer    bit                       ;
    O_HS4_L0_TX16_S0_SD16_P        : buffer    bit                       ;
    O_HS4_L1_TX17_S0_SD17_N        : buffer    bit                       ;
    O_HS4_L1_TX17_S0_SD17_P        : buffer    bit                       ;
    O_HS4_L2_TX18_S0_SD18_N        : buffer    bit                       ;
    O_HS4_L2_TX18_S0_SD18_P        : buffer    bit                       ;
    O_HS4_L3_TX19_S0_SD19_N        : buffer    bit                       ;
    O_HS4_L3_TX19_S0_SD19_P        : buffer    bit                       ;
    O_HS5_L0_TX20_S0_SD20_N        : buffer    bit                       ;
    O_HS5_L0_TX20_S0_SD20_P        : buffer    bit                       ;
    O_HS5_L1_TX21_S0_SD21_N        : buffer    bit                       ;
    O_HS5_L1_TX21_S0_SD21_P        : buffer    bit                       ;
    O_HS5_L2_TX22_S0_SD22_N        : buffer    bit                       ;
    O_HS5_L2_TX22_S0_SD22_P        : buffer    bit                       ;
    O_HS5_L3_TX23_S0_SD23_N        : buffer    bit                       ;
    O_HS5_L3_TX23_S0_SD23_P        : buffer    bit                       ;
    O_HS6_L0_TX24_S0_SD24_N        : buffer    bit                       ;
    O_HS6_L0_TX24_S0_SD24_P        : buffer    bit                       ;
    O_HS6_L1_TX25_S0_SD25_N        : buffer    bit                       ;
    O_HS6_L1_TX25_S0_SD25_P        : buffer    bit                       ;
    O_HS6_L2_TX26_S0_SD26_N        : buffer    bit                       ;
    O_HS6_L2_TX26_S0_SD26_P        : buffer    bit                       ;
    O_HS6_L3_TX27_S0_SD27_N        : buffer    bit                       ;
    O_HS6_L3_TX27_S0_SD27_P        : buffer    bit                       ;
    O_HS7_L0_TX28_S0_SD28_N        : buffer    bit                       ;
    O_HS7_L0_TX28_S0_SD28_P        : buffer    bit                       ;
    O_HS7_L1_TX29_S0_SD29_N        : buffer    bit                       ;
    O_HS7_L1_TX29_S0_SD29_P        : buffer    bit                       ;
    O_HS7_L2_TX30_S0_SD30_N        : buffer    bit                       ;
    O_HS7_L2_TX30_S0_SD30_P        : buffer    bit                       ;
    O_HS7_L3_TX31_S0_SD31_N        : buffer    bit                       ;
    O_HS7_L3_TX31_S0_SD31_P        : buffer    bit                       ;
    O_HS8_L0_TX32_S0_SD32_N        : buffer    bit                       ;
    O_HS8_L0_TX32_S0_SD32_P        : buffer    bit                       ;
    O_HS8_L1_TX33_S0_SD33_N        : buffer    bit                       ;
    O_HS8_L1_TX33_S0_SD33_P        : buffer    bit                       ;
    O_HS8_L2_TX34_S0_SD34_N        : buffer    bit                       ;
    O_HS8_L2_TX34_S0_SD34_P        : buffer    bit                       ;
    O_HS8_L3_TX35_S0_SD35_N        : buffer    bit                       ;
    O_HS8_L3_TX35_S0_SD35_P        : buffer    bit                       ;
    O_HS9_L0_TX36_S0_SD36_N        : buffer    bit                       ;
    O_HS9_L0_TX36_S0_SD36_P        : buffer    bit                       ;
    O_HS9_L1_TX37_S0_SD37_N        : buffer    bit                       ;
    O_HS9_L1_TX37_S0_SD37_P        : buffer    bit                       ;
    O_HS9_L2_TX38_S0_SD38_N        : buffer    bit                       ;
    O_HS9_L2_TX38_S0_SD38_P        : buffer    bit                       ;
    O_HS9_L3_TX39_S0_SD39_N        : buffer    bit                       ;
    O_HS9_L3_TX39_S0_SD39_P        : buffer    bit                       ;
    O_PCIE_TX_N                    : buffer    bit                       ;
    O_PCIE_TX_P                    : buffer    bit                       ;
    O_SDC0_TX_N                    : buffer    bit                       ;
    O_SDC0_TX_P                    : buffer    bit                       ;
    O_THERM_CA                     : out       bit                       ;
    PAD_TRI_L                      : in        bit                       ;
    TCK                            : in        bit                       ;
    TDI                            : in        bit                       ;
    TDO                            : out       bit                       ;
    TMS                            : in        bit                       ;
    TRST_L                         : in        bit                       ;
    TR_TCK                         : in        bit
  ) ;

  -- Use Statement
  use STD_1149_1_2001.all ;
  use STD_1149_6_2003.all ;

  -- Component Conformance
  attribute COMPONENT_CONFORMANCE of hea_top : entity is "STD_1149_1_2001" ;

  -- Package Pin Map <fabricated>
  attribute PIN_MAP of hea_top : entity is PHYSICAL_PIN_MAP ;
  constant MY_PKG : PIN_MAP_STRING :=
"VDDH : (AA43,AA45,AB44,U43,W43,Y44)," &
"VDDQ_EFUSE : BA39," &
"OBS_CORE_VDD : AH32," &
"OBS_CORE_VSS : AG32," &
"PLLGND : (R37,R38)," &
"PLLVDD : (T37,T38)," &
"AGND_1_100 : ( A2,A3,A5,A7,A9,A11,A13,A15,A17,A19,A21,A23,A25,A27,A29,A31,A33,A35,A37,A39,A41,A43,A45,A47,A49,A51,A52,A53,AA1,AA2,AA5,AA6,AA7,AA10,AB3,AB4,AB5,AB8,AB9,AC1,AC2,AC5,AC6,AC7,AC10,AD3,AD4,AD5,AD8,AD9,AE1,AE2,AE5,AE6,AE7,AE10,AF1,AF2,AF3,AF4,AF5,AF8,AF9,AG1,AG2,AG5,AG6,AG7,AG8,AG10,AH3,AH4,AH5,AH8,AH9,AJ1,AJ2,AJ5,AJ6,AJ7,AJ10,AK3,AK4,AK5,AK8,AK9,AL1,AL2,AL5,AL6,AL7,AL10,AM3,AM4,AM5,AM8,AM9,AN1,AN2,AN5)," &
"AGND_101_200 : ( AN6,AN7,AN10,AP3,AP4,AP5,AP8,AP9,AR1,AR2,AR5,AR6,AR7,AR10,AT3,AT4,AT5,AT8,AT9,AU1,AU2,AU5,AU6,AU7,AU10,AV3,AV4,AV5,AV8,AV9,AW1,AW2,AW5,AW6,AW7,AW10,AY3,AY4,AY5,AY8,AY9,AY46,AY47,AY48,AY49,AY50,AY51,AY52,AY53,AY54,B1,B2,B3,B5,B7,B9,B11,B13,B15,B17,B19,B21,B23,B25,B27,B29,B31,B33,B35,B37,B39,B41,B43,B45,B47,B49,B51,B52,B53,B54,BA1,BA2,BA5,BA6,BA7,BA10,BA46,BA48,BA50,BA52,BA54,BB3,BB4,BB5,BB8,BB9,BB11,BB13,BB15,BB17)," &
"AGND_201_300 : ( BB19,BB21,BB23,BB25,BB27,BB29,BB31,BB33,BB35,BB37,BB39,BB41,BB42,BB43,BB44,BB45,BB46,BB48,BB50,BB52,BB54,BC1,BC2,BC5,BC6,BC7,BC10,BC12,BC14,BC16,BC18,BC20,BC23,BC26,BC28,BC32,BC34,BC38,BC40,BC42,BC43,BC44,BC45,BC46,BC47,BC49,BC51,BC53,BD3,BD4,BD5,BD8,BD9,BD11,BD13,BD15,BD17,BD19,BD22,BD25,BD29,BD31,BD35,BD37,BD39,BD41,BD42,BD43,BD44,BD45,BD46,BD47,BD49,BD51,BD53,BE1,BE2,BE5,BE6,BE7,BE10,BE12,BE14,BE16,BE18,BE20,BE22,BE24,BE26,BE28,BE30,BE32,BE34,BE36,BE38,BE40,BE42,BE43,BE44,BE45)," &
"AGND_301_400 : ( BE46,BE47,BE48,BE49,BE50,BE51,BE52,BE53,BE54,BF3,BF4,BF5,BF8,BF9,BF10,BF11,BF13,BF15,BF17,BF19,BF21,BF23,BF25,BF27,BF29,BF31,BF33,BF35,BF37,BF39,BF41,BF43,BF45,BF47,BF49,BF51,BF53,BG1,BG2,BG5,BG6,BG7,BG10,BG11,BG13,BG15,BG17,BG19,BG21,BG23,BG25,BG27,BG29,BG31,BG33,BG35,BG37,BG39,BG41,BG43,BG45,BG47,BG49,BG51,BG53,BH3,BH4,BH5,BH8,BH9,BH10,BH12,BH14,BH16,BH18,BH20,BH22,BH24,BH26,BH28,BH30,BH32,BH34,BH36,BH38,BH40,BH42,BH44,BH46,BH48,BH50,BH52,BH54,BJ1,BJ2,BJ5,BJ6,BJ7,BJ10,BJ12)," &
"AGND_401_500 : ( BJ14,BJ16,BJ18,BJ20,BJ22,BJ24,BJ26,BJ28,BJ30,BJ32,BJ34,BJ36,BJ38,BJ40,BJ42,BJ44,BJ46,BJ48,BJ50,BJ52,BJ54,BK3,BK4,BK5,BK6,BK7,BK8,BK9,BK10,BK11,BK12,BK13,BK14,BK15,BK16,BK17,BK18,BK19,BK20,BK21,BK22,BK23,BK24,BK25,BK26,BK27,BK28,BK29,BK30,BK31,BK32,BK33,BK34,BK35,BK36,BK37,BK38,BK39,BK40,BK41,BK42,BK43,BK44,BK45,BK46,BK47,BK48,BK49,BK50,BK51,BK52,BK53,BK54,BL1,BL2,BL4,BL6,BL8,BL10,BL12,BL14,BL16,BL18,BL20,BL22,BL24,BL26,BL28,BL30,BL32,BL34,BL36,BL38,BL40,BL42,BL44,BL46,BL48,BL50,BL52)," &
"AGND_501_600 : ( BL54,BM1,BM2,BM4,BM6,BM8,BM10,BM12,BM14,BM16,BM18,BM20,BM22,BM24,BM26,BM28,BM30,BM32,BM34,BM36,BM38,BM40,BM42,BM44,BM46,BM48,BM50,BM52,BM54,BN1,BN2,BN3,BN5,BN7,BN9,BN11,BN13,BN15,BN17,BN19,BN21,BN23,BN25,BN27,BN29,BN31,BN33,BN35,BN37,BN39,BN41,BN43,BN45,BN47,BN49,BN51,BN52,BN53,BN54,BP2,BP3,BP5,BP7,BP9,BP11,BP13,BP15,BP17,BP19,BP21,BP23,BP25,BP27,BP29,BP31,BP33,BP35,BP37,BP39,BP41,BP43,BP45,BP47,BP49,BP51,BP52,BP53,C1,C2,C3,C4,C6,C8,C10,C12,C14,C16,C18,C20,C22)," &
"AGND_601_700 : ( C24,C26,C28,C30,C32,C34,C36,C38,C40,C42,C44,C46,C48,C50,C52,C54,D3,D4,D6,D8,D10,D12,D14,D16,D18,D20,D22,D24,D26,D28,D30,D32,D34,D36,D38,D40,D42,D44,D46,D48,D50,D52,D54,E1,E2,E5,E6,E7,E8,E9,E10,E11,E12,E13,E14,E15,E16,E17,E18,E19,E20,E21,E22,E23,E24,E25,E26,E27,E28,E29,E30,E31,E32,E33,E34,E35,E36,E37,E38,E39,E40,E41,E42,E43,E44,E45,E46,E47,E48,E49,E50,E51,E52,E53,F3,F4,F5,F7,F9,F11)," &
"AGND_701_800 : ( F13,F15,F17,F19,F21,F23,F25,F27,F29,F31,F33,F35,F37,F39,F41,F43,F45,F47,F49,F51,F53,G1,G2,G5,G7,G9,G11,G13,G15,G17,G19,G21,G23,G25,G27,G29,G31,G33,G35,G37,G39,G41,G43,G45,G47,G49,G51,G53,G54,H3,H4,H5,H6,H8,H10,H12,H14,H16,H18,H20,H22,H24,H26,H28,H30,H32,H34,H36,H38,H40,H42,H44,H46,H48,H50,H52,H54,J1,J2,J5,J6,J8,J10,J12,J14,J16,J18,J20,J22,J24,J26,J28,J30,J32,J34,J36,J38,J40,J42,J44)," &
"AGND_801_900 : ( J46,J48,J50,J52,J54,K3,K4,K5,K6,K7,K8,K9,K11,K13,K15,K17,K19,K21,K23,K25,K27,K29,K31,K33,K35,K37,K39,K41,K42,K43,K44,K45,K46,K47,K48,K49,K50,K51,K52,K53,K54,L1,L2,L5,L6,L7,L10,L12,L14,L16,L18,L20,L22,L26,L28,L32,L34,L38,L40,L42,L43,L44,L45,L46,L47,L49,L51,L53,M3,M4,M5,M8,M9,M11,M13,M15,M17,M19,M23,M25,M29,M31,M35,M37,M39,M41,M42,M43,M44,M45,M46,M47,M49,M51,M53,N1,N2,N5,N6,N7)," &
"AGND_901_997 : ( N10,N12,N14,N16,N18,N20,N22,N24,N26,N28,N30,N32,N34,N36,N38,N40,N42,N43,N44,N45,N46,N48,N50,N52,N54,P3,P4,P5,P8,P9,P11,P13,P15,P17,P19,P21,P23,P25,P27,P29,P31,P33,P35,P37,P39,P41,P42,P43,P44,P45,P46,P48,P50,P52,P54,R1,R2,R5,R6,R7,R10,R46,R47,R48,R49,R50,R51,R52,R53,R54,T3,T4,T5,T8,T9,U1,U2,U5,U6,U7,U10,V3,V4,V5,V8,V9,W1,W2,W5,W6,W7,W10,Y3,Y4,Y5,Y8,Y9)," &
"AVDD_1_100 : ( AB10,AD10,AF10,AG9,AH10,AK10,AM10,AP10,AT10,AV10,AY10,BB10,BB12,BB14,BB16,BB18,BB20,BB22,BB24,BB26,BB28,BB30,BB32,BB34,BB36,BB38,BB40,BC11,BC13,BC15,BC17,BC19,BC22,BC25,BC29,BC31,BC35,BC37,BC39,BC41,BD10,BD12,BD14,BD16,BD18,BD20,BD23,BD26,BD28,BD32,BD34,BD38,BD40,BE11,BE13,BE15,BE17,BE19,BE21,BE23,BE25,BE27,BE29,BE31,BE33,BE35,BE37,BE39,BE41,K10,K12,K14,K16,K18,K20,K22,K24,K26,K28,K30,K32,K34,K36,K38,K40,L11,L13,L15,L17,L19,L23,L25,L29,L31,L35,L37,L39,L41,M10,M12)," &
"AVDD_101_146 : ( M14,M16,M18,M20,M22,M26,M28,M32,M34,M38,M40,N11,N13,N15,N17,N19,N21,N23,N25,N27,N29,N31,N33,N35,N37,N39,N41,P10,P12,P14,P16,P18,P20,P22,P24,P26,P28,P30,P32,P34,P36,P38,P40,T10,V10,Y10)," &
"VDD_1_100 : ( AA11,AA13,AA15,AA17,AA19,AA21,AA23,AA25,AA27,AA29,AA31,AA33,AA35,AA37,AA39,AA41,AB12,AB14,AB16,AB18,AB20,AB22,AB24,AB26,AB28,AB30,AB32,AB34,AB36,AB38,AB40,AB42,AB50,AB52,AB54,AC11,AC13,AC15,AC17,AC19,AC21,AC23,AC25,AC27,AC29,AC31,AC33,AC35,AC37,AC39,AC41,AC43,AC45,AC47,AC49,AC51,AC53,AD12,AD14,AD16,AD18,AD20,AD22,AD24,AD26,AD28,AD30,AD32,AD34,AD36,AD38,AD40,AD42,AD44,AD46,AD48,AD50,AD52,AD54,AE11,AE13,AE15,AE17,AE19,AE21,AE23,AE33,AE35,AE37,AE39,AE41,AE43,AE45,AE47,AE49,AE51,AE53,AF12,AF14,AF16)," &
"VDD_101_200 : ( AF18,AF20,AF22,AF32,AF34,AF36,AF38,AF40,AF42,AF44,AF46,AF48,AF50,AF52,AF54,AG11,AG13,AG15,AG17,AG19,AG21,AG23,AG33,AG35,AG37,AG39,AG41,AG43,AG45,AG47,AG49,AG51,AG53,AH12,AH14,AH16,AH18,AH20,AH22,AH34,AH36,AH38,AH40,AH42,AH44,AH46,AH48,AH50,AH52,AH54,AJ11,AJ13,AJ15,AJ17,AJ19,AJ21,AJ23,AJ33,AJ35,AJ37,AJ39,AJ41,AJ43,AJ45,AJ47,AJ49,AJ51,AJ53,AK12,AK14,AK16,AK18,AK20,AK22,AK32,AK34,AK36,AK38,AK40,AK42,AK44,AK46,AK48,AK50,AK52,AK54,AL11,AL13,AL15,AL17,AL19,AL21,AL23,AL25,AL27,AL29,AL31,AL33,AL35,AL37)," &
"VDD_201_300 : ( AL39,AL41,AL43,AL45,AL47,AL49,AL51,AL53,AM12,AM14,AM16,AM18,AM20,AM22,AM24,AM26,AM28,AM30,AM32,AM34,AM36,AM38,AM40,AM42,AM44,AM46,AM48,AM50,AM52,AM54,AN11,AN13,AN15,AN17,AN19,AN21,AN23,AN25,AN27,AN29,AN31,AN33,AN35,AN37,AN39,AN41,AN43,AN45,AN47,AN49,AN51,AN53,AP12,AP14,AP16,AP18,AP20,AP22,AP24,AP26,AP28,AP30,AP32,AP34,AP36,AP38,AP40,AP42,AP44,AP46,AP48,AP50,AP52,AP54,AR11,AR13,AR15,AR17,AR19,AR21,AR23,AR25,AR27,AR29,AR31,AR33,AR35,AR37,AR39,AR41,AR43,AR45,AR47,AR49,AR51,AR53,AT12,AT14,AT16,AT18)," &
"VDD_301_400 : ( AT20,AT22,AT24,AT26,AT28,AT30,AT32,AT34,AT36,AT38,AT40,AT42,AT44,AT46,AT48,AT50,AT52,AT54,AU11,AU13,AU15,AU17,AU19,AU21,AU23,AU25,AU27,AU29,AU31,AU33,AU35,AU37,AU39,AU41,AU43,AU45,AU47,AU49,AU51,AU53,AV12,AV14,AV16,AV18,AV20,AV22,AV24,AV26,AV28,AV30,AV32,AV34,AV36,AV38,AV40,AV42,AV44,AV46,AV48,AV50,AV52,AV54,AW11,AW13,AW15,AW17,AW19,AW21,AW23,AW25,AW27,AW29,AW31,AW33,AW35,AW37,AW39,AW41,AW43,AW45,AW47,AW49,AW51,AW53,AY12,AY14,AY16,AY18,AY20,AY22,AY24,AY26,AY28,AY30,AY32,AY34,AY36,AY38,AY40,AY42)," &
"VDD_401_500 : ( AY44,BA11,BA13,BA15,BA17,BA19,BA21,BA23,BA25,BA27,BA29,BA31,BA33,BA35,BA37,BA41,BA43,BA45,R11,R13,R15,R17,R19,R21,R23,R25,R27,R29,R31,R33,R35,R39,R41,R43,R45,T12,T14,T16,T18,T20,T22,T24,T26,T28,T30,T32,T34,T36,T40,T42,T44,U11,U13,U15,U17,U19,U21,U23,U25,U27,U29,U31,U33,U35,U37,U39,U41,V12,V14,V16,V18,V20,V22,V24,V26,V28,V30,V32,V34,V36,V38,V40,V42,W11,W13,W15,W17,W19,W21,W23,W25,W27,W29,W31,W33,W35,W37,W39,W41,Y12)," &
"VDD_501_515 : ( Y14,Y16,Y18,Y20,Y22,Y24,Y26,Y28,Y30,Y32,Y34,Y36,Y38,Y40,Y42)," &
"VSS_1_100 : ( AA12,AA14,AA16,AA18,AA20,AA22,AA24,AA26,AA28,AA30,AA32,AA34,AA36,AA38,AA40,AA42,AA44,AA46,AA48,AA51,AA52,AA53,AA54,AB11,AB13,AB15,AB17,AB19,AB21,AB23,AB25,AB27,AB29,AB31,AB33,AB35,AB37,AB39,AB41,AB43,AB51,AB53,AC12,AC14,AC16,AC18,AC20,AC22,AC24,AC26,AC28,AC30,AC32,AC34,AC36,AC38,AC40,AC42,AC44,AC46,AC48,AC50,AC52,AC54,AD11,AD13,AD15,AD17,AD19,AD21,AD23,AD25,AD27,AD29,AD31,AD33,AD35,AD37,AD39,AD41,AD43,AD45,AD47,AD49,AD51,AD53,AE12,AE14,AE16,AE18,AE20,AE22,AE32,AE34,AE36,AE38,AE40,AE42,AE44,AE46)," &
"VSS_101_200 : ( AE48,AE50,AE52,AE54,AF11,AF13,AF15,AF17,AF19,AF21,AF23,AF33,AF35,AF37,AF39,AF41,AF43,AF45,AF47,AF49,AF51,AF53,AG12,AG14,AG16,AG18,AG20,AG22,AG34,AG36,AG38,AG40,AG42,AG44,AG46,AG48,AG50,AG52,AG54,AH11,AH13,AH15,AH17,AH19,AH21,AH23,AH33,AH35,AH37,AH39,AH41,AH43,AH45,AH47,AH49,AH51,AH53,AJ12,AJ14,AJ16,AJ18,AJ20,AJ22,AJ32,AJ34,AJ36,AJ38,AJ40,AJ42,AJ44,AJ46,AJ48,AJ50,AJ52,AJ54,AK11,AK13,AK15,AK17,AK19,AK21,AK23,AK33,AK35,AK37,AK39,AK41,AK43,AK45,AK47,AK49,AK51,AK53,AL12,AL14,AL16,AL18,AL20,AL22,AL24)," &
"VSS_201_300 : ( AL26,AL28,AL30,AL32,AL34,AL36,AL38,AL40,AL42,AL44,AL46,AL48,AL50,AL52,AL54,AM11,AM13,AM15,AM17,AM19,AM21,AM23,AM25,AM27,AM29,AM31,AM33,AM35,AM37,AM39,AM41,AM43,AM45,AM47,AM49,AM51,AM53,AN12,AN14,AN16,AN18,AN20,AN22,AN24,AN26,AN28,AN30,AN32,AN34,AN36,AN38,AN40,AN42,AN44,AN46,AN48,AN50,AN52,AN54,AP11,AP13,AP15,AP17,AP19,AP21,AP23,AP25,AP27,AP29,AP31,AP33,AP35,AP37,AP39,AP41,AP43,AP45,AP47,AP49,AP51,AP53,AR12,AR14,AR16,AR18,AR20,AR22,AR24,AR26,AR28,AR30,AR32,AR34,AR36,AR38,AR40,AR42,AR44,AR46,AR48)," &
"VSS_301_400 : ( AR50,AR52,AR54,AT11,AT13,AT15,AT17,AT19,AT21,AT23,AT25,AT27,AT29,AT31,AT33,AT35,AT37,AT39,AT41,AT43,AT45,AT47,AT49,AT51,AT53,AU12,AU14,AU16,AU18,AU20,AU22,AU24,AU26,AU28,AU30,AU32,AU34,AU36,AU38,AU40,AU42,AU44,AU46,AU48,AU50,AU52,AU54,AV11,AV13,AV15,AV17,AV19,AV21,AV23,AV25,AV27,AV29,AV31,AV33,AV35,AV37,AV39,AV41,AV43,AV45,AV47,AV49,AV51,AV53,AW12,AW14,AW16,AW18,AW20,AW22,AW24,AW26,AW28,AW30,AW32,AW34,AW36,AW38,AW40,AW42,AW44,AW46,AW48,AW50,AW52,AW54,AY11,AY13,AY15,AY17,AY19,AY21,AY23,AY25,AY27)," &
"VSS_401_500 : ( AY29,AY31,AY33,AY35,AY37,AY39,AY41,AY43,AY45,BA12,BA14,BA16,BA18,BA20,BA22,BA24,BA26,BA28,BA30,BA32,BA34,BA36,BA38,BA40,BA42,BA44,R12,R14,R16,R18,R20,R22,R24,R26,R28,R30,R32,R34,R36,R40,R42,R44,T11,T13,T15,T17,T19,T21,T23,T25,T27,T29,T31,T33,T35,T39,T41,T43,T45,T50,T51,T52,U12,U14,U16,U18,U20,U22,U24,U26,U28,U30,U32,U34,U36,U38,U40,U42,U46,U48,U50,U53,U54,V11,V13,V15,V17,V19,V21,V23,V25,V27,V29,V31,V33,V35,V37,V39,V41,V43)," &
"VSS_501_546 : ( V50,V51,V52,W12,W14,W16,W18,W20,W22,W24,W26,W28,W30,W32,W34,W36,W38,W40,W42,W44,W46,W48,W50,W53,W54,Y11,Y13,Y15,Y17,Y19,Y21,Y23,Y25,Y27,Y29,Y31,Y33,Y35,Y37,Y39,Y41,Y43,Y45,Y50,Y51,Y52)," &
  " ATPG_MODE_L     : T48    , " &
  " B_I2C_CLK     : AB48    , " &
  " B_I2C_DATA     : Y49    , " &
  " B_PTP_SYNC_MASTER     : V48    , " &
  " CPU2JTAG_EN     : W49    , " &
  " EXT_VIN     : V44    , " &
  " I_CLK_OBS_EN     : AA49    , " &
  " I_CORE_FREQ_SEL_0     : AB45    , " &
  " I_CORE_FREQ_SEL_1     : Y46    , " &
  " I_CORE_PLL_BYP     : AB49    , " &
  " I_CORE_PLL_RST_N     : V49    , " &
  " I_CORE_REFCLK_N     : U51    , " &
  " I_CORE_REFCLK_P     : U52    , " &
  " I_CORE_RST_N     : Y48    , " &
  " I_FC_REFCLK_N     : V53    , " &
  " I_FC_REFCLK_P     : V54    , " &
  " I_HS0_L0_RX0_S0_SD0_N     : BN50    , " &
  " I_HS0_L0_RX0_S0_SD0_P     : BP50    , " &
  " I_HS0_L1_RX1_S0_SD1_N     : BL49    , " &
  " I_HS0_L1_RX1_S0_SD1_P     : BM49    , " &
  " I_HS0_L2_RX2_S0_SD2_N     : BN48    , " &
  " I_HS0_L2_RX2_S0_SD2_P     : BP48    , " &
  " I_HS0_L3_RX3_S0_SD3_N     : BL47    , " &
  " I_HS0_L3_RX3_S0_SD3_P     : BM47    , " &
  " I_HS10_L0_RX40_S0_SD40_N     : BN10    , " &
  " I_HS10_L0_RX40_S0_SD40_P     : BP10    , " &
  " I_HS10_L1_RX41_S0_SD41_N     : BL9    , " &
  " I_HS10_L1_RX41_S0_SD41_P     : BM9    , " &
  " I_HS10_L2_RX42_S0_SD42_N     : BN8    , " &
  " I_HS10_L2_RX42_S0_SD42_P     : BP8    , " &
  " I_HS10_L3_RX43_S0_SD43_N     : BL7    , " &
  " I_HS10_L3_RX43_S0_SD43_P     : BM7    , " &
  " I_HS11_L0_RX44_S0_SD44_N     : BN6    , " &
  " I_HS11_L0_RX44_S0_SD44_P     : BP6    , " &
  " I_HS11_L1_RX45_S0_SD45_N     : BL5    , " &
  " I_HS11_L1_RX45_S0_SD45_P     : BM5    , " &
  " I_HS11_L2_RX46_S0_SD46_N     : BN4    , " &
  " I_HS11_L2_RX46_S0_SD46_P     : BP4    , " &
  " I_HS11_L3_RX47_S0_SD47_N     : BL3    , " &
  " I_HS11_L3_RX47_S0_SD47_P     : BM3    , " &
  " I_HS12_L0_RX48_S0_SD48_N     : BK2    , " &
  " I_HS12_L0_RX48_S0_SD48_P     : BK1    , " &
  " I_HS12_L1_RX49_S0_SD49_N     : BJ4    , " &
  " I_HS12_L1_RX49_S0_SD49_P     : BJ3    , " &
  " I_HS12_L2_RX50_S0_SD50_N     : BH2    , " &
  " I_HS12_L2_RX50_S0_SD50_P     : BH1    , " &
  " I_HS12_L3_RX51_S0_SD51_N     : BG4    , " &
  " I_HS12_L3_RX51_S0_SD51_P     : BG3    , " &
  " I_HS13_L0_RX52_S0_SD52_N     : BF2    , " &
  " I_HS13_L0_RX52_S0_SD52_P     : BF1    , " &
  " I_HS13_L1_RX53_S0_SD53_N     : BE4    , " &
  " I_HS13_L1_RX53_S0_SD53_P     : BE3    , " &
  " I_HS13_L2_RX54_S0_SD54_N     : BD2    , " &
  " I_HS13_L2_RX54_S0_SD54_P     : BD1    , " &
  " I_HS13_L3_RX55_S0_SD55_N     : BC4    , " &
  " I_HS13_L3_RX55_S0_SD55_P     : BC3    , " &
  " I_HS14_L0_RX56_S0_SD56_N     : BB2    , " &
  " I_HS14_L0_RX56_S0_SD56_P     : BB1    , " &
  " I_HS14_L1_RX57_S0_SD57_N     : BA4    , " &
  " I_HS14_L1_RX57_S0_SD57_P     : BA3    , " &
  " I_HS14_L2_RX58_S0_SD58_N     : AY2    , " &
  " I_HS14_L2_RX58_S0_SD58_P     : AY1    , " &
  " I_HS14_L3_RX59_S0_SD59_N     : AW4    , " &
  " I_HS14_L3_RX59_S0_SD59_P     : AW3    , " &
  " I_HS15_L0_RX60_S0_SD60_N     : AV2    , " &
  " I_HS15_L0_RX60_S0_SD60_P     : AV1    , " &
  " I_HS15_L1_RX61_S0_SD61_N     : AU4    , " &
  " I_HS15_L1_RX61_S0_SD61_P     : AU3    , " &
  " I_HS15_L2_RX62_S0_SD62_N     : AT2    , " &
  " I_HS15_L2_RX62_S0_SD62_P     : AT1    , " &
  " I_HS15_L3_RX63_S0_SD63_N     : AR4    , " &
  " I_HS15_L3_RX63_S0_SD63_P     : AR3    , " &
  " I_HS16_L0_RX64_S0_SD64_N     : AP2    , " &
  " I_HS16_L0_RX64_S0_SD64_P     : AP1    , " &
  " I_HS16_L1_RX65_S0_SD65_N     : AN4    , " &
  " I_HS16_L1_RX65_S0_SD65_P     : AN3    , " &
  " I_HS16_L2_RX66_S0_SD66_N     : AM2    , " &
  " I_HS16_L2_RX66_S0_SD66_P     : AM1    , " &
  " I_HS16_L3_RX67_S0_SD67_N     : AL4    , " &
  " I_HS16_L3_RX67_S0_SD67_P     : AL3    , " &
  " I_HS17_L0_RX68_S0_SD68_N     : AK2    , " &
  " I_HS17_L0_RX68_S0_SD68_P     : AK1    , " &
  " I_HS17_L1_RX69_S0_SD69_N     : AJ4    , " &
  " I_HS17_L1_RX69_S0_SD69_P     : AJ3    , " &
  " I_HS17_L2_RX70_S0_SD70_N     : AH2    , " &
  " I_HS17_L2_RX70_S0_SD70_P     : AH1    , " &
  " I_HS17_L3_RX71_S0_SD71_N     : AG4    , " &
  " I_HS17_L3_RX71_S0_SD71_P     : AG3    , " &
  " I_HS18_L0_RX0_S1_SD72_N     : F54    , " &
  " I_HS18_L0_RX0_S1_SD72_P     : E54    , " &
  " I_HS18_L1_RX1_S1_SD73_N     : D53    , " &
  " I_HS18_L1_RX1_S1_SD73_P     : C53    , " &
  " I_HS18_L2_RX2_S1_SD74_N     : D51    , " &
  " I_HS18_L2_RX2_S1_SD74_P     : C51    , " &
  " I_HS18_L3_RX3_S1_SD75_N     : B50    , " &
  " I_HS18_L3_RX3_S1_SD75_P     : A50    , " &
  " I_HS19_L0_RX4_S1_SD76_N     : D49    , " &
  " I_HS19_L0_RX4_S1_SD76_P     : C49    , " &
  " I_HS19_L1_RX5_S1_SD77_N     : B48    , " &
  " I_HS19_L1_RX5_S1_SD77_P     : A48    , " &
  " I_HS19_L2_RX6_S1_SD78_N     : D47    , " &
  " I_HS19_L2_RX6_S1_SD78_P     : C47    , " &
  " I_HS19_L3_RX7_S1_SD79_N     : B46    , " &
  " I_HS19_L3_RX7_S1_SD79_P     : A46    , " &
  " I_HS1_L0_RX4_S0_SD4_N     : BN46    , " &
  " I_HS1_L0_RX4_S0_SD4_P     : BP46    , " &
  " I_HS1_L1_RX5_S0_SD5_N     : BL45    , " &
  " I_HS1_L1_RX5_S0_SD5_P     : BM45    , " &
  " I_HS1_L2_RX6_S0_SD6_N     : BN44    , " &
  " I_HS1_L2_RX6_S0_SD6_P     : BP44    , " &
  " I_HS1_L3_RX7_S0_SD7_N     : BL43    , " &
  " I_HS1_L3_RX7_S0_SD7_P     : BM43    , " &
  " I_HS20_L0_RX8_S1_SD80_N     : D45    , " &
  " I_HS20_L0_RX8_S1_SD80_P     : C45    , " &
  " I_HS20_L1_RX9_S1_SD81_N     : B44    , " &
  " I_HS20_L1_RX9_S1_SD81_P     : A44    , " &
  " I_HS20_L2_RX10_S1_SD82_N     : D43    , " &
  " I_HS20_L2_RX10_S1_SD82_P     : C43    , " &
  " I_HS20_L3_RX11_S1_SD83_N     : B42    , " &
  " I_HS20_L3_RX11_S1_SD83_P     : A42    , " &
  " I_HS21_L0_RX12_S1_SD84_N     : D41    , " &
  " I_HS21_L0_RX12_S1_SD84_P     : C41    , " &
  " I_HS21_L1_RX13_S1_SD85_N     : B40    , " &
  " I_HS21_L1_RX13_S1_SD85_P     : A40    , " &
  " I_HS21_L2_RX14_S1_SD86_N     : D39    , " &
  " I_HS21_L2_RX14_S1_SD86_P     : C39    , " &
  " I_HS21_L3_RX15_S1_SD87_N     : B38    , " &
  " I_HS21_L3_RX15_S1_SD87_P     : A38    , " &
  " I_HS22_L0_RX16_S1_SD88_N     : D37    , " &
  " I_HS22_L0_RX16_S1_SD88_P     : C37    , " &
  " I_HS22_L1_RX17_S1_SD89_N     : B36    , " &
  " I_HS22_L1_RX17_S1_SD89_P     : A36    , " &
  " I_HS22_L2_RX18_S1_SD90_N     : D35    , " &
  " I_HS22_L2_RX18_S1_SD90_P     : C35    , " &
  " I_HS22_L3_RX19_S1_SD91_N     : B34    , " &
  " I_HS22_L3_RX19_S1_SD91_P     : A34    , " &
  " I_HS23_L0_RX20_S1_SD92_N     : D33    , " &
  " I_HS23_L0_RX20_S1_SD92_P     : C33    , " &
  " I_HS23_L1_RX21_S1_SD93_N     : B32    , " &
  " I_HS23_L1_RX21_S1_SD93_P     : A32    , " &
  " I_HS23_L2_RX22_S1_SD94_N     : D31    , " &
  " I_HS23_L2_RX22_S1_SD94_P     : C31    , " &
  " I_HS23_L3_RX23_S1_SD95_N     : B30    , " &
  " I_HS23_L3_RX23_S1_SD95_P     : A30    , " &
  " I_HS24_L0_RX24_S1_SD96_N     : D29    , " &
  " I_HS24_L0_RX24_S1_SD96_P     : C29    , " &
  " I_HS24_L1_RX25_S1_SD97_N     : B28    , " &
  " I_HS24_L1_RX25_S1_SD97_P     : A28    , " &
  " I_HS24_L2_RX26_S1_SD98_N     : D27    , " &
  " I_HS24_L2_RX26_S1_SD98_P     : C27    , " &
  " I_HS24_L3_RX27_S1_SD99_N     : B26    , " &
  " I_HS24_L3_RX27_S1_SD99_P     : A26    , " &
  " I_HS25_L0_RX28_S1_SD100_N     : D25    , " &
  " I_HS25_L0_RX28_S1_SD100_P     : C25    , " &
  " I_HS25_L1_RX29_S1_SD101_N     : B24    , " &
  " I_HS25_L1_RX29_S1_SD101_P     : A24    , " &
  " I_HS25_L2_RX30_S1_SD102_N     : D23    , " &
  " I_HS25_L2_RX30_S1_SD102_P     : C23    , " &
  " I_HS25_L3_RX31_S1_SD103_N     : B22    , " &
  " I_HS25_L3_RX31_S1_SD103_P     : A22    , " &
  " I_HS26_L0_RX32_S1_SD104_N     : D21    , " &
  " I_HS26_L0_RX32_S1_SD104_P     : C21    , " &
  " I_HS26_L1_RX33_S1_SD105_N     : B20    , " &
  " I_HS26_L1_RX33_S1_SD105_P     : A20    , " &
  " I_HS26_L2_RX34_S1_SD106_N     : D19    , " &
  " I_HS26_L2_RX34_S1_SD106_P     : C19    , " &
  " I_HS26_L3_RX35_S1_SD107_N     : B18    , " &
  " I_HS26_L3_RX35_S1_SD107_P     : A18    , " &
  " I_HS27_L0_RX36_S1_SD108_N     : D17    , " &
  " I_HS27_L0_RX36_S1_SD108_P     : C17    , " &
  " I_HS27_L1_RX37_S1_SD109_N     : B16    , " &
  " I_HS27_L1_RX37_S1_SD109_P     : A16    , " &
  " I_HS27_L2_RX38_S1_SD110_N     : D15    , " &
  " I_HS27_L2_RX38_S1_SD110_P     : C15    , " &
  " I_HS27_L3_RX39_S1_SD111_N     : B14    , " &
  " I_HS27_L3_RX39_S1_SD111_P     : A14    , " &
  " I_HS28_L0_RX40_S1_SD112_N     : D13    , " &
  " I_HS28_L0_RX40_S1_SD112_P     : C13    , " &
  " I_HS28_L1_RX41_S1_SD113_N     : B12    , " &
  " I_HS28_L1_RX41_S1_SD113_P     : A12    , " &
  " I_HS28_L2_RX42_S1_SD114_N     : D11    , " &
  " I_HS28_L2_RX42_S1_SD114_P     : C11    , " &
  " I_HS28_L3_RX43_S1_SD115_N     : B10    , " &
  " I_HS28_L3_RX43_S1_SD115_P     : A10    , " &
  " I_HS29_L0_RX44_S1_SD116_N     : D9    , " &
  " I_HS29_L0_RX44_S1_SD116_P     : C9    , " &
  " I_HS29_L1_RX45_S1_SD117_N     : B8    , " &
  " I_HS29_L1_RX45_S1_SD117_P     : A8    , " &
  " I_HS29_L2_RX46_S1_SD118_N     : D7    , " &
  " I_HS29_L2_RX46_S1_SD118_P     : C7    , " &
  " I_HS29_L3_RX47_S1_SD119_N     : B6    , " &
  " I_HS29_L3_RX47_S1_SD119_P     : A6    , " &
  " I_HS2_L0_RX8_S0_SD8_N     : BN42    , " &
  " I_HS2_L0_RX8_S0_SD8_P     : BP42    , " &
  " I_HS2_L1_RX9_S0_SD9_N     : BL41    , " &
  " I_HS2_L1_RX9_S0_SD9_P     : BM41    , " &
  " I_HS2_L2_RX10_S0_SD10_N     : BN40    , " &
  " I_HS2_L2_RX10_S0_SD10_P     : BP40    , " &
  " I_HS2_L3_RX11_S0_SD11_N     : BL39    , " &
  " I_HS2_L3_RX11_S0_SD11_P     : BM39    , " &
  " I_HS30_L0_RX48_S1_SD120_N     : D5    , " &
  " I_HS30_L0_RX48_S1_SD120_P     : C5    , " &
  " I_HS30_L1_RX49_S1_SD121_N     : B4    , " &
  " I_HS30_L1_RX49_S1_SD121_P     : A4    , " &
  " I_HS30_L2_RX50_S1_SD122_N     : D2    , " &
  " I_HS30_L2_RX50_S1_SD122_P     : D1    , " &
  " I_HS30_L3_RX51_S1_SD123_N     : E4    , " &
  " I_HS30_L3_RX51_S1_SD123_P     : E3    , " &
  " I_HS31_L0_RX52_S1_SD124_N     : F2    , " &
  " I_HS31_L0_RX52_S1_SD124_P     : F1    , " &
  " I_HS31_L1_RX53_S1_SD125_N     : G4    , " &
  " I_HS31_L1_RX53_S1_SD125_P     : G3    , " &
  " I_HS31_L2_RX54_S1_SD126_N     : H2    , " &
  " I_HS31_L2_RX54_S1_SD126_P     : H1    , " &
  " I_HS31_L3_RX55_S1_SD127_N     : J4    , " &
  " I_HS31_L3_RX55_S1_SD127_P     : J3    , " &
  " I_HS32_L0_RX56_S1_SD128_N     : K2    , " &
  " I_HS32_L0_RX56_S1_SD128_P     : K1    , " &
  " I_HS32_L1_RX57_S1_SD129_N     : L4    , " &
  " I_HS32_L1_RX57_S1_SD129_P     : L3    , " &
  " I_HS32_L2_RX58_S1_SD130_N     : M2    , " &
  " I_HS32_L2_RX58_S1_SD130_P     : M1    , " &
  " I_HS32_L3_RX59_S1_SD131_N     : N4    , " &
  " I_HS32_L3_RX59_S1_SD131_P     : N3    , " &
  " I_HS33_L0_RX60_S1_SD132_N     : P2    , " &
  " I_HS33_L0_RX60_S1_SD132_P     : P1    , " &
  " I_HS33_L1_RX61_S1_SD133_N     : R4    , " &
  " I_HS33_L1_RX61_S1_SD133_P     : R3    , " &
  " I_HS33_L2_RX62_S1_SD134_N     : T2    , " &
  " I_HS33_L2_RX62_S1_SD134_P     : T1    , " &
  " I_HS33_L3_RX63_S1_SD135_N     : U4    , " &
  " I_HS33_L3_RX63_S1_SD135_P     : U3    , " &
  " I_HS34_L0_RX64_S1_SD136_N     : V2    , " &
  " I_HS34_L0_RX64_S1_SD136_P     : V1    , " &
  " I_HS34_L1_RX65_S1_SD137_N     : W4    , " &
  " I_HS34_L1_RX65_S1_SD137_P     : W3    , " &
  " I_HS34_L2_RX66_S1_SD138_N     : Y2    , " &
  " I_HS34_L2_RX66_S1_SD138_P     : Y1    , " &
  " I_HS34_L3_RX67_S1_SD139_N     : AA4    , " &
  " I_HS34_L3_RX67_S1_SD139_P     : AA3    , " &
  " I_HS35_L0_RX68_S1_SD140_N     : AB2    , " &
  " I_HS35_L0_RX68_S1_SD140_P     : AB1    , " &
  " I_HS35_L1_RX69_S1_SD141_N     : AC4    , " &
  " I_HS35_L1_RX69_S1_SD141_P     : AC3    , " &
  " I_HS35_L2_RX70_S1_SD142_N     : AD2    , " &
  " I_HS35_L2_RX70_S1_SD142_P     : AD1    , " &
  " I_HS35_L3_RX71_S1_SD143_N     : AE4    , " &
  " I_HS35_L3_RX71_S1_SD143_P     : AE3    , " &
  " I_HS3_L0_RX12_S0_SD12_N     : BN38    , " &
  " I_HS3_L0_RX12_S0_SD12_P     : BP38    , " &
  " I_HS3_L1_RX13_S0_SD13_N     : BL37    , " &
  " I_HS3_L1_RX13_S0_SD13_P     : BM37    , " &
  " I_HS3_L2_RX14_S0_SD14_N     : BN36    , " &
  " I_HS3_L2_RX14_S0_SD14_P     : BP36    , " &
  " I_HS3_L3_RX15_S0_SD15_N     : BL35    , " &
  " I_HS3_L3_RX15_S0_SD15_P     : BM35    , " &
  " I_HS4_L0_RX16_S0_SD16_N     : BN34    , " &
  " I_HS4_L0_RX16_S0_SD16_P     : BP34    , " &
  " I_HS4_L1_RX17_S0_SD17_N     : BL33    , " &
  " I_HS4_L1_RX17_S0_SD17_P     : BM33    , " &
  " I_HS4_L2_RX18_S0_SD18_N     : BN32    , " &
  " I_HS4_L2_RX18_S0_SD18_P     : BP32    , " &
  " I_HS4_L3_RX19_S0_SD19_N     : BL31    , " &
  " I_HS4_L3_RX19_S0_SD19_P     : BM31    , " &
  " I_HS5_L0_RX20_S0_SD20_N     : BN30    , " &
  " I_HS5_L0_RX20_S0_SD20_P     : BP30    , " &
  " I_HS5_L1_RX21_S0_SD21_N     : BL29    , " &
  " I_HS5_L1_RX21_S0_SD21_P     : BM29    , " &
  " I_HS5_L2_RX22_S0_SD22_N     : BN28    , " &
  " I_HS5_L2_RX22_S0_SD22_P     : BP28    , " &
  " I_HS5_L3_RX23_S0_SD23_N     : BL27    , " &
  " I_HS5_L3_RX23_S0_SD23_P     : BM27    , " &
  " I_HS6_L0_RX24_S0_SD24_N     : BN26    , " &
  " I_HS6_L0_RX24_S0_SD24_P     : BP26    , " &
  " I_HS6_L1_RX25_S0_SD25_N     : BL25    , " &
  " I_HS6_L1_RX25_S0_SD25_P     : BM25    , " &
  " I_HS6_L2_RX26_S0_SD26_N     : BN24    , " &
  " I_HS6_L2_RX26_S0_SD26_P     : BP24    , " &
  " I_HS6_L3_RX27_S0_SD27_N     : BL23    , " &
  " I_HS6_L3_RX27_S0_SD27_P     : BM23    , " &
  " I_HS7_L0_RX28_S0_SD28_N     : BN22    , " &
  " I_HS7_L0_RX28_S0_SD28_P     : BP22    , " &
  " I_HS7_L1_RX29_S0_SD29_N     : BL21    , " &
  " I_HS7_L1_RX29_S0_SD29_P     : BM21    , " &
  " I_HS7_L2_RX30_S0_SD30_N     : BN20    , " &
  " I_HS7_L2_RX30_S0_SD30_P     : BP20    , " &
  " I_HS7_L3_RX31_S0_SD31_N     : BL19    , " &
  " I_HS7_L3_RX31_S0_SD31_P     : BM19    , " &
  " I_HS8_L0_RX32_S0_SD32_N     : BN18    , " &
  " I_HS8_L0_RX32_S0_SD32_P     : BP18    , " &
  " I_HS8_L1_RX33_S0_SD33_N     : BL17    , " &
  " I_HS8_L1_RX33_S0_SD33_P     : BM17    , " &
  " I_HS8_L2_RX34_S0_SD34_N     : BN16    , " &
  " I_HS8_L2_RX34_S0_SD34_P     : BP16    , " &
  " I_HS8_L3_RX35_S0_SD35_N     : BL15    , " &
  " I_HS8_L3_RX35_S0_SD35_P     : BM15    , " &
  " I_HS9_L0_RX36_S0_SD36_N     : BN14    , " &
  " I_HS9_L0_RX36_S0_SD36_P     : BP14    , " &
  " I_HS9_L1_RX37_S0_SD37_N     : BL13    , " &
  " I_HS9_L1_RX37_S0_SD37_P     : BM13    , " &
  " I_HS9_L2_RX38_S0_SD38_N     : BN12    , " &
  " I_HS9_L2_RX38_S0_SD38_P     : BP12    , " &
  " I_HS9_L3_RX39_S0_SD39_N     : BL11    , " &
  " I_HS9_L3_RX39_S0_SD39_P     : BM11    , " &
  " I_MM_REFCLK_N     : W51    , " &
  " I_MM_REFCLK_P     : W52    , " &
  " I_PCIE_CORE_RST_N     : AA50    , " &
  " I_PCIE_PE_RST_N     : U49    , " &
  " I_PCIE_PLL_BYP     : W45    , " &
  " I_PCIE_PLL_RST_N     : Y47    , " &
  " I_PCIE_REFCLK_N     : T53    , " &
  " I_PCIE_REFCLK_P     : T54    , " &
  " I_PCIE_RX_N     : BL53    , " &
  " I_PCIE_RX_P     : BM53    , " &
  " I_PCIE_USR_DRV_EN     : T47    , " &
  " I_PLL_OBS_EN     : U47    , " &
  " I_PTP_SYNC_SLAVE     : AA47    , " &
  " I_SDC0_RX_N     : BL51    , " &
  " I_SDC0_RX_P     : BM51    , " &
  " I_THERM_AN     : U44    , " &
  " OBS_VDDH25_1     : AB47    , " &
  " O_CLK_OBS0_N     : Y53    , " &
  " O_CLK_OBS0_P     : Y54    , " &
  " O_HS0_L0_TX0_S0_SD0_N     : BC54    , " &
  " O_HS0_L0_TX0_S0_SD0_P     : BD54    , " &
  " O_HS0_L1_TX1_S0_SD1_N     : BA53    , " &
  " O_HS0_L1_TX1_S0_SD1_P     : BB53    , " &
  " O_HS0_L2_TX2_S0_SD2_N     : BC52    , " &
  " O_HS0_L2_TX2_S0_SD2_P     : BD52    , " &
  " O_HS0_L3_TX3_S0_SD3_N     : BA51    , " &
  " O_HS0_L3_TX3_S0_SD3_P     : BB51    , " &
  " O_HS10_L0_TX40_S0_SD40_N     : BF20    , " &
  " O_HS10_L0_TX40_S0_SD40_P     : BG20    , " &
  " O_HS10_L1_TX41_S0_SD41_N     : BH19    , " &
  " O_HS10_L1_TX41_S0_SD41_P     : BJ19    , " &
  " O_HS10_L2_TX42_S0_SD42_N     : BF18    , " &
  " O_HS10_L2_TX42_S0_SD42_P     : BG18    , " &
  " O_HS10_L3_TX43_S0_SD43_N     : BH17    , " &
  " O_HS10_L3_TX43_S0_SD43_P     : BJ17    , " &
  " O_HS11_L0_TX44_S0_SD44_N     : BF16    , " &
  " O_HS11_L0_TX44_S0_SD44_P     : BG16    , " &
  " O_HS11_L1_TX45_S0_SD45_N     : BH15    , " &
  " O_HS11_L1_TX45_S0_SD45_P     : BJ15    , " &
  " O_HS11_L2_TX46_S0_SD46_N     : BF14    , " &
  " O_HS11_L2_TX46_S0_SD46_P     : BG14    , " &
  " O_HS11_L3_TX47_S0_SD47_N     : BH13    , " &
  " O_HS11_L3_TX47_S0_SD47_P     : BJ13    , " &
  " O_HS12_L0_TX48_S0_SD48_N     : BF12    , " &
  " O_HS12_L0_TX48_S0_SD48_P     : BG12    , " &
  " O_HS12_L1_TX49_S0_SD49_N     : BH11    , " &
  " O_HS12_L1_TX49_S0_SD49_P     : BJ11    , " &
  " O_HS12_L2_TX50_S0_SD50_N     : BJ9    , " &
  " O_HS12_L2_TX50_S0_SD50_P     : BJ8    , " &
  " O_HS12_L3_TX51_S0_SD51_N     : BH7    , " &
  " O_HS12_L3_TX51_S0_SD51_P     : BH6    , " &
  " O_HS13_L0_TX52_S0_SD52_N     : BG9    , " &
  " O_HS13_L0_TX52_S0_SD52_P     : BG8    , " &
  " O_HS13_L1_TX53_S0_SD53_N     : BF7    , " &
  " O_HS13_L1_TX53_S0_SD53_P     : BF6    , " &
  " O_HS13_L2_TX54_S0_SD54_N     : BE9    , " &
  " O_HS13_L2_TX54_S0_SD54_P     : BE8    , " &
  " O_HS13_L3_TX55_S0_SD55_N     : BD7    , " &
  " O_HS13_L3_TX55_S0_SD55_P     : BD6    , " &
  " O_HS14_L0_TX56_S0_SD56_N     : BC9    , " &
  " O_HS14_L0_TX56_S0_SD56_P     : BC8    , " &
  " O_HS14_L1_TX57_S0_SD57_N     : BB7    , " &
  " O_HS14_L1_TX57_S0_SD57_P     : BB6    , " &
  " O_HS14_L2_TX58_S0_SD58_N     : BA9    , " &
  " O_HS14_L2_TX58_S0_SD58_P     : BA8    , " &
  " O_HS14_L3_TX59_S0_SD59_N     : AY7    , " &
  " O_HS14_L3_TX59_S0_SD59_P     : AY6    , " &
  " O_HS15_L0_TX60_S0_SD60_N     : AW9    , " &
  " O_HS15_L0_TX60_S0_SD60_P     : AW8    , " &
  " O_HS15_L1_TX61_S0_SD61_N     : AV7    , " &
  " O_HS15_L1_TX61_S0_SD61_P     : AV6    , " &
  " O_HS15_L2_TX62_S0_SD62_N     : AU9    , " &
  " O_HS15_L2_TX62_S0_SD62_P     : AU8    , " &
  " O_HS15_L3_TX63_S0_SD63_N     : AT7    , " &
  " O_HS15_L3_TX63_S0_SD63_P     : AT6    , " &
  " O_HS16_L0_TX64_S0_SD64_N     : AR9    , " &
  " O_HS16_L0_TX64_S0_SD64_P     : AR8    , " &
  " O_HS16_L1_TX65_S0_SD65_N     : AP7    , " &
  " O_HS16_L1_TX65_S0_SD65_P     : AP6    , " &
  " O_HS16_L2_TX66_S0_SD66_N     : AN9    , " &
  " O_HS16_L2_TX66_S0_SD66_P     : AN8    , " &
  " O_HS16_L3_TX67_S0_SD67_N     : AM7    , " &
  " O_HS16_L3_TX67_S0_SD67_P     : AM6    , " &
  " O_HS17_L0_TX68_S0_SD68_N     : AL9    , " &
  " O_HS17_L0_TX68_S0_SD68_P     : AL8    , " &
  " O_HS17_L1_TX69_S0_SD69_N     : AK7    , " &
  " O_HS17_L1_TX69_S0_SD69_P     : AK6    , " &
  " O_HS17_L2_TX70_S0_SD70_N     : AJ9    , " &
  " O_HS17_L2_TX70_S0_SD70_P     : AJ8    , " &
  " O_HS17_L3_TX71_S0_SD71_N     : AH7    , " &
  " O_HS17_L3_TX71_S0_SD71_P     : AH6    , " &
  " O_HS18_L0_TX0_S1_SD72_N     : M54    , " &
  " O_HS18_L0_TX0_S1_SD72_P     : L54    , " &
  " O_HS18_L1_TX1_S1_SD73_N     : P53    , " &
  " O_HS18_L1_TX1_S1_SD73_P     : N53    , " &
  " O_HS18_L2_TX2_S1_SD74_N     : M52    , " &
  " O_HS18_L2_TX2_S1_SD74_P     : L52    , " &
  " O_HS18_L3_TX3_S1_SD75_N     : P51    , " &
  " O_HS18_L3_TX3_S1_SD75_P     : N51    , " &
  " O_HS19_L0_TX4_S1_SD76_N     : M50    , " &
  " O_HS19_L0_TX4_S1_SD76_P     : L50    , " &
  " O_HS19_L1_TX5_S1_SD77_N     : P49    , " &
  " O_HS19_L1_TX5_S1_SD77_P     : N49    , " &
  " O_HS19_L2_TX6_S1_SD78_N     : M48    , " &
  " O_HS19_L2_TX6_S1_SD78_P     : L48    , " &
  " O_HS19_L3_TX7_S1_SD79_N     : P47    , " &
  " O_HS19_L3_TX7_S1_SD79_P     : N47    , " &
  " O_HS1_L0_TX4_S0_SD4_N     : BC50    , " &
  " O_HS1_L0_TX4_S0_SD4_P     : BD50    , " &
  " O_HS1_L1_TX5_S0_SD5_N     : BA49    , " &
  " O_HS1_L1_TX5_S0_SD5_P     : BB49    , " &
  " O_HS1_L2_TX6_S0_SD6_N     : BC48    , " &
  " O_HS1_L2_TX6_S0_SD6_P     : BD48    , " &
  " O_HS1_L3_TX7_S0_SD7_N     : BA47    , " &
  " O_HS1_L3_TX7_S0_SD7_P     : BB47    , " &
  " O_HS20_L0_TX8_S1_SD80_N     : J53    , " &
  " O_HS20_L0_TX8_S1_SD80_P     : H53    , " &
  " O_HS20_L1_TX9_S1_SD81_N     : G52    , " &
  " O_HS20_L1_TX9_S1_SD81_P     : F52    , " &
  " O_HS20_L2_TX10_S1_SD82_N     : J51    , " &
  " O_HS20_L2_TX10_S1_SD82_P     : H51    , " &
  " O_HS20_L3_TX11_S1_SD83_N     : G50    , " &
  " O_HS20_L3_TX11_S1_SD83_P     : F50    , " &
  " O_HS21_L0_TX12_S1_SD84_N     : J49    , " &
  " O_HS21_L0_TX12_S1_SD84_P     : H49    , " &
  " O_HS21_L1_TX13_S1_SD85_N     : G48    , " &
  " O_HS21_L1_TX13_S1_SD85_P     : F48    , " &
  " O_HS21_L2_TX14_S1_SD86_N     : J47    , " &
  " O_HS21_L2_TX14_S1_SD86_P     : H47    , " &
  " O_HS21_L3_TX15_S1_SD87_N     : G46    , " &
  " O_HS21_L3_TX15_S1_SD87_P     : F46    , " &
  " O_HS22_L0_TX16_S1_SD88_N     : J45    , " &
  " O_HS22_L0_TX16_S1_SD88_P     : H45    , " &
  " O_HS22_L1_TX17_S1_SD89_N     : G44    , " &
  " O_HS22_L1_TX17_S1_SD89_P     : F44    , " &
  " O_HS22_L2_TX18_S1_SD90_N     : J43    , " &
  " O_HS22_L2_TX18_S1_SD90_P     : H43    , " &
  " O_HS22_L3_TX19_S1_SD91_N     : G42    , " &
  " O_HS22_L3_TX19_S1_SD91_P     : F42    , " &
  " O_HS23_L0_TX20_S1_SD92_N     : J41    , " &
  " O_HS23_L0_TX20_S1_SD92_P     : H41    , " &
  " O_HS23_L1_TX21_S1_SD93_N     : G40    , " &
  " O_HS23_L1_TX21_S1_SD93_P     : F40    , " &
  " O_HS23_L2_TX22_S1_SD94_N     : J39    , " &
  " O_HS23_L2_TX22_S1_SD94_P     : H39    , " &
  " O_HS23_L3_TX23_S1_SD95_N     : G38    , " &
  " O_HS23_L3_TX23_S1_SD95_P     : F38    , " &
  " O_HS24_L0_TX24_S1_SD96_N     : J37    , " &
  " O_HS24_L0_TX24_S1_SD96_P     : H37    , " &
  " O_HS24_L1_TX25_S1_SD97_N     : G36    , " &
  " O_HS24_L1_TX25_S1_SD97_P     : F36    , " &
  " O_HS24_L2_TX26_S1_SD98_N     : J35    , " &
  " O_HS24_L2_TX26_S1_SD98_P     : H35    , " &
  " O_HS24_L3_TX27_S1_SD99_N     : G34    , " &
  " O_HS24_L3_TX27_S1_SD99_P     : F34    , " &
  " O_HS25_L0_TX28_S1_SD100_N     : J33    , " &
  " O_HS25_L0_TX28_S1_SD100_P     : H33    , " &
  " O_HS25_L1_TX29_S1_SD101_N     : G32    , " &
  " O_HS25_L1_TX29_S1_SD101_P     : F32    , " &
  " O_HS25_L2_TX30_S1_SD102_N     : J31    , " &
  " O_HS25_L2_TX30_S1_SD102_P     : H31    , " &
  " O_HS25_L3_TX31_S1_SD103_N     : G30    , " &
  " O_HS25_L3_TX31_S1_SD103_P     : F30    , " &
  " O_HS26_L0_TX32_S1_SD104_N     : J29    , " &
  " O_HS26_L0_TX32_S1_SD104_P     : H29    , " &
  " O_HS26_L1_TX33_S1_SD105_N     : G28    , " &
  " O_HS26_L1_TX33_S1_SD105_P     : F28    , " &
  " O_HS26_L2_TX34_S1_SD106_N     : J27    , " &
  " O_HS26_L2_TX34_S1_SD106_P     : H27    , " &
  " O_HS26_L3_TX35_S1_SD107_N     : G26    , " &
  " O_HS26_L3_TX35_S1_SD107_P     : F26    , " &
  " O_HS27_L0_TX36_S1_SD108_N     : J25    , " &
  " O_HS27_L0_TX36_S1_SD108_P     : H25    , " &
  " O_HS27_L1_TX37_S1_SD109_N     : G24    , " &
  " O_HS27_L1_TX37_S1_SD109_P     : F24    , " &
  " O_HS27_L2_TX38_S1_SD110_N     : J23    , " &
  " O_HS27_L2_TX38_S1_SD110_P     : H23    , " &
  " O_HS27_L3_TX39_S1_SD111_N     : G22    , " &
  " O_HS27_L3_TX39_S1_SD111_P     : F22    , " &
  " O_HS28_L0_TX40_S1_SD112_N     : J21    , " &
  " O_HS28_L0_TX40_S1_SD112_P     : H21    , " &
  " O_HS28_L1_TX41_S1_SD113_N     : G20    , " &
  " O_HS28_L1_TX41_S1_SD113_P     : F20    , " &
  " O_HS28_L2_TX42_S1_SD114_N     : J19    , " &
  " O_HS28_L2_TX42_S1_SD114_P     : H19    , " &
  " O_HS28_L3_TX43_S1_SD115_N     : G18    , " &
  " O_HS28_L3_TX43_S1_SD115_P     : F18    , " &
  " O_HS29_L0_TX44_S1_SD116_N     : J17    , " &
  " O_HS29_L0_TX44_S1_SD116_P     : H17    , " &
  " O_HS29_L1_TX45_S1_SD117_N     : G16    , " &
  " O_HS29_L1_TX45_S1_SD117_P     : F16    , " &
  " O_HS29_L2_TX46_S1_SD118_N     : J15    , " &
  " O_HS29_L2_TX46_S1_SD118_P     : H15    , " &
  " O_HS29_L3_TX47_S1_SD119_N     : G14    , " &
  " O_HS29_L3_TX47_S1_SD119_P     : F14    , " &
  " O_HS2_L0_TX8_S0_SD8_N     : BF52    , " &
  " O_HS2_L0_TX8_S0_SD8_P     : BG52    , " &
  " O_HS2_L1_TX9_S0_SD9_N     : BH51    , " &
  " O_HS2_L1_TX9_S0_SD9_P     : BJ51    , " &
  " O_HS2_L2_TX10_S0_SD10_N     : BF50    , " &
  " O_HS2_L2_TX10_S0_SD10_P     : BG50    , " &
  " O_HS2_L3_TX11_S0_SD11_N     : BH49    , " &
  " O_HS2_L3_TX11_S0_SD11_P     : BJ49    , " &
  " O_HS30_L0_TX48_S1_SD120_N     : J13    , " &
  " O_HS30_L0_TX48_S1_SD120_P     : H13    , " &
  " O_HS30_L1_TX49_S1_SD121_N     : G12    , " &
  " O_HS30_L1_TX49_S1_SD121_P     : F12    , " &
  " O_HS30_L2_TX50_S1_SD122_N     : J11    , " &
  " O_HS30_L2_TX50_S1_SD122_P     : H11    , " &
  " O_HS30_L3_TX51_S1_SD123_N     : G10    , " &
  " O_HS30_L3_TX51_S1_SD123_P     : F10    , " &
  " O_HS31_L0_TX52_S1_SD124_N     : J9    , " &
  " O_HS31_L0_TX52_S1_SD124_P     : H9    , " &
  " O_HS31_L1_TX53_S1_SD125_N     : G8    , " &
  " O_HS31_L1_TX53_S1_SD125_P     : F8    , " &
  " O_HS31_L2_TX54_S1_SD126_N     : J7    , " &
  " O_HS31_L2_TX54_S1_SD126_P     : H7    , " &
  " O_HS31_L3_TX55_S1_SD127_N     : G6    , " &
  " O_HS31_L3_TX55_S1_SD127_P     : F6    , " &
  " O_HS32_L0_TX56_S1_SD128_N     : L9    , " &
  " O_HS32_L0_TX56_S1_SD128_P     : L8    , " &
  " O_HS32_L1_TX57_S1_SD129_N     : M7    , " &
  " O_HS32_L1_TX57_S1_SD129_P     : M6    , " &
  " O_HS32_L2_TX58_S1_SD130_N     : N9    , " &
  " O_HS32_L2_TX58_S1_SD130_P     : N8    , " &
  " O_HS32_L3_TX59_S1_SD131_N     : P7    , " &
  " O_HS32_L3_TX59_S1_SD131_P     : P6    , " &
  " O_HS33_L0_TX60_S1_SD132_N     : R9    , " &
  " O_HS33_L0_TX60_S1_SD132_P     : R8    , " &
  " O_HS33_L1_TX61_S1_SD133_N     : T7    , " &
  " O_HS33_L1_TX61_S1_SD133_P     : T6    , " &
  " O_HS33_L2_TX62_S1_SD134_N     : U9    , " &
  " O_HS33_L2_TX62_S1_SD134_P     : U8    , " &
  " O_HS33_L3_TX63_S1_SD135_N     : V7    , " &
  " O_HS33_L3_TX63_S1_SD135_P     : V6    , " &
  " O_HS34_L0_TX64_S1_SD136_N     : W9    , " &
  " O_HS34_L0_TX64_S1_SD136_P     : W8    , " &
  " O_HS34_L1_TX65_S1_SD137_N     : Y7    , " &
  " O_HS34_L1_TX65_S1_SD137_P     : Y6    , " &
  " O_HS34_L2_TX66_S1_SD138_N     : AA9    , " &
  " O_HS34_L2_TX66_S1_SD138_P     : AA8    , " &
  " O_HS34_L3_TX67_S1_SD139_N     : AB7    , " &
  " O_HS34_L3_TX67_S1_SD139_P     : AB6    , " &
  " O_HS35_L0_TX68_S1_SD140_N     : AC9    , " &
  " O_HS35_L0_TX68_S1_SD140_P     : AC8    , " &
  " O_HS35_L1_TX69_S1_SD141_N     : AD7    , " &
  " O_HS35_L1_TX69_S1_SD141_P     : AD6    , " &
  " O_HS35_L2_TX70_S1_SD142_N     : AE9    , " &
  " O_HS35_L2_TX70_S1_SD142_P     : AE8    , " &
  " O_HS35_L3_TX71_S1_SD143_N     : AF7    , " &
  " O_HS35_L3_TX71_S1_SD143_P     : AF6    , " &
  " O_HS3_L0_TX12_S0_SD12_N     : BF48    , " &
  " O_HS3_L0_TX12_S0_SD12_P     : BG48    , " &
  " O_HS3_L1_TX13_S0_SD13_N     : BH47    , " &
  " O_HS3_L1_TX13_S0_SD13_P     : BJ47    , " &
  " O_HS3_L2_TX14_S0_SD14_N     : BF46    , " &
  " O_HS3_L2_TX14_S0_SD14_P     : BG46    , " &
  " O_HS3_L3_TX15_S0_SD15_N     : BH45    , " &
  " O_HS3_L3_TX15_S0_SD15_P     : BJ45    , " &
  " O_HS4_L0_TX16_S0_SD16_N     : BF44    , " &
  " O_HS4_L0_TX16_S0_SD16_P     : BG44    , " &
  " O_HS4_L1_TX17_S0_SD17_N     : BH43    , " &
  " O_HS4_L1_TX17_S0_SD17_P     : BJ43    , " &
  " O_HS4_L2_TX18_S0_SD18_N     : BF42    , " &
  " O_HS4_L2_TX18_S0_SD18_P     : BG42    , " &
  " O_HS4_L3_TX19_S0_SD19_N     : BH41    , " &
  " O_HS4_L3_TX19_S0_SD19_P     : BJ41    , " &
  " O_HS5_L0_TX20_S0_SD20_N     : BF40    , " &
  " O_HS5_L0_TX20_S0_SD20_P     : BG40    , " &
  " O_HS5_L1_TX21_S0_SD21_N     : BH39    , " &
  " O_HS5_L1_TX21_S0_SD21_P     : BJ39    , " &
  " O_HS5_L2_TX22_S0_SD22_N     : BF38    , " &
  " O_HS5_L2_TX22_S0_SD22_P     : BG38    , " &
  " O_HS5_L3_TX23_S0_SD23_N     : BH37    , " &
  " O_HS5_L3_TX23_S0_SD23_P     : BJ37    , " &
  " O_HS6_L0_TX24_S0_SD24_N     : BF36    , " &
  " O_HS6_L0_TX24_S0_SD24_P     : BG36    , " &
  " O_HS6_L1_TX25_S0_SD25_N     : BH35    , " &
  " O_HS6_L1_TX25_S0_SD25_P     : BJ35    , " &
  " O_HS6_L2_TX26_S0_SD26_N     : BF34    , " &
  " O_HS6_L2_TX26_S0_SD26_P     : BG34    , " &
  " O_HS6_L3_TX27_S0_SD27_N     : BH33    , " &
  " O_HS6_L3_TX27_S0_SD27_P     : BJ33    , " &
  " O_HS7_L0_TX28_S0_SD28_N     : BF32    , " &
  " O_HS7_L0_TX28_S0_SD28_P     : BG32    , " &
  " O_HS7_L1_TX29_S0_SD29_N     : BH31    , " &
  " O_HS7_L1_TX29_S0_SD29_P     : BJ31    , " &
  " O_HS7_L2_TX30_S0_SD30_N     : BF30    , " &
  " O_HS7_L2_TX30_S0_SD30_P     : BG30    , " &
  " O_HS7_L3_TX31_S0_SD31_N     : BH29    , " &
  " O_HS7_L3_TX31_S0_SD31_P     : BJ29    , " &
  " O_HS8_L0_TX32_S0_SD32_N     : BF28    , " &
  " O_HS8_L0_TX32_S0_SD32_P     : BG28    , " &
  " O_HS8_L1_TX33_S0_SD33_N     : BH27    , " &
  " O_HS8_L1_TX33_S0_SD33_P     : BJ27    , " &
  " O_HS8_L2_TX34_S0_SD34_N     : BF26    , " &
  " O_HS8_L2_TX34_S0_SD34_P     : BG26    , " &
  " O_HS8_L3_TX35_S0_SD35_N     : BH25    , " &
  " O_HS8_L3_TX35_S0_SD35_P     : BJ25    , " &
  " O_HS9_L0_TX36_S0_SD36_N     : BF24    , " &
  " O_HS9_L0_TX36_S0_SD36_P     : BG24    , " &
  " O_HS9_L1_TX37_S0_SD37_N     : BH23    , " &
  " O_HS9_L1_TX37_S0_SD37_P     : BJ23    , " &
  " O_HS9_L2_TX38_S0_SD38_N     : BF22    , " &
  " O_HS9_L2_TX38_S0_SD38_P     : BG22    , " &
  " O_HS9_L3_TX39_S0_SD39_N     : BH21    , " &
  " O_HS9_L3_TX39_S0_SD39_P     : BJ21    , " &
  " O_PCIE_TX_N     : BH53    , " &
  " O_PCIE_TX_P     : BJ53    , " &
  " O_SDC0_TX_N     : BF54    , " &
  " O_SDC0_TX_P     : BG54    , " &
  " O_THERM_CA     : U45    , " &
  " PAD_TRI_L     : T49    , " &
  " TCK     : V47    , " &
  " TDI     : AB46    , " &
  " TDO     : T46    , " &
  " TMS     : W47    , " &
  " TRST_L     : V45    , " &
  " TR_TCK     : V46      " ;


  attribute PORT_GROUPING of hea_top : entity is
    "Differential_Voltage ( (I_CORE_REFCLK_P, I_CORE_REFCLK_N), " &
                           "(I_FC_REFCLK_P, I_FC_REFCLK_N), " &
                           "(I_MM_REFCLK_P, I_MM_REFCLK_N), " &
                           "(I_PCIE_REFCLK_P, I_PCIE_REFCLK_N), " &
                           "(O_CLK_OBS0_P, O_CLK_OBS0_N)) ";


  -- TAP ports
  attribute TAP_SCAN_CLOCK     of TCK                  : signal is (20.0e6,LOW) ;
  attribute TAP_SCAN_MODE      of TMS                  : signal is true ;
  attribute TAP_SCAN_IN        of TDI                  : signal is true ;
  attribute TAP_SCAN_OUT       of TDO                  : signal is true ;
  attribute TAP_SCAN_RESET     of TRST_L               : signal is true ;

  -- Compliance enable
  attribute COMPLIANCE_PATTERNS  of hea_top : entity is
    "(ATPG_MODE_L, CPU2JTAG_EN, PAD_TRI_L)  (101)" ;

  -- TAP opcodes
  attribute INSTRUCTION_LENGTH of hea_top : entity is 10 ;
  attribute INSTRUCTION_OPCODE of hea_top : entity is
    " BYPASS                     (1111111111) , " &
    " EXTEST                     (0000000001) , " &
    " SAMPLE                     (0000000010) , " &
    " PRELOAD                    (0000000010) , " &
    " CLAMP                      (0000000100) , " &
    " HIGHZ                      (0000001000) , " &
    " IDCODE                     (1010110110) , " &
    " EXTEST_TRAIN               (1010111000) , " &
    " EXTEST_PULSE               (1010111001) , " &
    " SHIFT_JTAG                 (0000010000) , " &
    " SEL_TESTREGS               (1010110100) , " &
    " SEL_RESULTS                (1011010111) , " &
    " SEL_TDO_HJK                (1010110000) , " &
    " RESET_TDO_HJK              (1010110001) , " &
    " SEL_TOGGLE_MODE            (1010111010) , " &
    " SEL_TOGGLE_REG             (1010111011) , " &
    " SEL_TDR_BROADCAST_REG      (1010110010) , " &
    " SEL_TDR_BROADCAST_MODE     (1010110011) , " &
    " SEL_LBIST_REG              (1010110101) , " &
    " RUN_LBIST                  (1010111110) , " &
    " SEL_1500_JPC_WIR           (1011000000) , " &
    " SEL_1500_JPC_WDR           (1011000001) , " &
    " SEL_1500_SMS_WIR           (1011000010) , " &
    " SEL_1500_SMS_WDR           (1011000011) , " &
    " SEL_1500_SMART_CTRL        (1011000100) , " &
    " SEL_1500_SMS_CTRL          (1011000101) , " &
    " SEL_1500_SMS_STAT          (1011000110) , " &
    " SEL_1500_MBR_WIR           (1011000111) , " &
    " SEL_1500_MBR_WDR           (1011001000) , " &
    " SEL_1500_RP_WIR            (1011001001) , " &
    " SEL_1500_RP_WDR            (1011001010) , " &
    " SEL_TDR_0                  (0110000000) , " &
    " SEL_TDR_1                  (0110000001) , " &
    " SEL_TDR_2                  (0110000010) , " &
    " SEL_TDR_3                  (0110000011) , " &
    " SEL_TDR_4                  (0110000100) , " &
    " SEL_TDR_5                  (0110000101) , " &
    " SEL_TDR_6                  (0110000110) , " &
    " SEL_TDR_7                  (0110000111) , " &
    " SEL_TDR_8                  (0110001000) , " &
    " SEL_TDR_9                  (0110001001) , " &
    " SEL_TDR_10                 (0110001010) , " &
    " SEL_TDR_11                 (0110001011) , " &
    " SEL_TDR_12                 (0110001100) , " &
    " SEL_TDR_13                 (0110001101) , " &
    " SEL_TDR_14                 (0110001110) , " &
    " SEL_TDR_15                 (0110001111) , " &
    " SEL_TDR_16                 (0110010000) , " &
    " SEL_TDR_17                 (0110010001) , " &
    " SEL_TDR_18                 (0110010010) , " &
    " SEL_TDR_19                 (0110010011) , " &
    " SEL_TDR_20                 (0110010100) , " &
    " SEL_TDR_21                 (0110010101) , " &
    " SEL_TDR_22                 (0110010110) , " &
    " SEL_TDR_23                 (0110010111) , " &
    " SEL_TDR_24                 (0110011000) , " &
    " SEL_TDR_25                 (0110011001) , " &
    " SEL_TDR_26                 (0110011010) , " &
    " SEL_TDR_27                 (0110011011) , " &
    " SEL_TDR_28                 (0110011100) , " &
    " SEL_TDR_29                 (0110011101) , " &
    " SEL_TDR_30                 (0110011110) , " &
    " SEL_TDR_31                 (0110011111) , " &
    " SEL_TDR_32                 (0110100000) , " &
    " SEL_TDR_33                 (0110100001) , " &
    " SEL_TDR_34                 (0110100010) , " &
    " SEL_TDR_35                 (0110100011) , " &
    " SEL_TDR_36                 (0110100100) , " &
    " SEL_TDR_37                 (0110100101) , " &
    " SEL_TDR_38                 (0110100110) , " &
    " SEL_TDR_39                 (0110100111) , " &
    " SEL_TDR_40                 (0110101000) , " &
    " SEL_TDR_41                 (0110101001) , " &
    " SEL_TDR_42                 (0110101010) , " &
    " SEL_TDR_43                 (0110101011) , " &
    " SEL_TDR_44                 (0110101100) , " &
    " SEL_TDR_45                 (0110101101) , " &
    " SEL_TDR_46                 (0110101110) , " &
    " SEL_TDR_47                 (0110101111) , " &
    " SEL_TDR_48                 (0110110000) , " &
    " SEL_TDR_49                 (0110110001) , " &
    " SEL_TDR_50                 (0110110010) , " &
    " SEL_TDR_51                 (0110110011) , " &
    " SEL_TDR_52                 (0110110100) , " &
    " SEL_TDR_53                 (0110110101) , " &
    " SEL_TDR_54                 (0110110110) , " &
    " SEL_TDR_55                 (0110110111) , " &
    " SEL_TDR_56                 (0110111000) , " &
    " SEL_TDR_57                 (0110111001) , " &
    " SEL_TDR_58                 (0110111010) , " &
    " SEL_TDR_59                 (0110111011) , " &
    " SEL_TDR_60                 (0110111100) , " &
    " SEL_TDR_61                 (0110111101) , " &
    " SEL_TDR_62                 (0110111110) , " &
    " SEL_TDR_63                 (0110111111) , " &
    " SEL_TDR_64                 (0111000000) , " &
    " SEL_TDR_65                 (0111000001) , " &
    " SEL_TDR_66                 (0111000010) , " &
    " SEL_TDR_67                 (0111000011) , " &
    " SEL_TDR_68                 (0111000100) , " &
    " SEL_TDR_69                 (0111000101) , " &
    " SEL_TDR_70                 (0111000110) , " &
    " SEL_TDR_71                 (0111000111) , " &
    " SEL_TDR_72                 (0111001000) , " &
    " SEL_TDR_73                 (0111001001) , " &
    " SEL_TDR_74                 (0111001010) , " &
    " SEL_TDR_75                 (0111001011) , " &
    " SEL_TDR_76                 (0111001100) , " &
    " SEL_TDR_77                 (0111001101) , " &
    " SEL_TDR_78                 (0111001110) , " &
    " SEL_TDR_79                 (0111001111) , " &
    " SEL_TDR_80                 (0111010000) , " &
    " SEL_TDR_81                 (0111010001) , " &
    " SEL_TDR_82                 (0111010010) , " &
    " SEL_TDR_83                 (0111010011) , " &
    " SEL_TDR_84                 (0111010100) , " &
    " SEL_TDR_85                 (0111010101) , " &
    " SEL_TDR_86                 (0111010110) , " &
    " SEL_TDR_87                 (0111010111) , " &
    " SEL_TDR_88                 (0111011000) , " &
    " SEL_TDR_89                 (0111011001) , " &
    " SEL_TDR_90                 (0111011010) , " &
    " SEL_TDR_91                 (0111011011) , " &
    " SEL_TDR_92                 (0111011100) , " &
    " SEL_TDR_93                 (0111011101) , " &
    " SEL_TDR_94                 (0111011110) , " &
    " SEL_TDR_95                 (0111011111) , " &
    " SEL_TDR_96                 (0111100000) , " &
    " SEL_TDR_97                 (0111100001) , " &
    " SEL_TDR_98                 (0111100010) , " &
    " SEL_TDR_99                 (0111100011) , " &
    " SEL_TDR_100                (0111100100) , " &
    " SEL_TDR_101                (0111100101) , " &
    " SEL_TDR_102                (0111100110) , " &
    " SEL_TDR_103                (0111100111) , " &
    " SEL_TDR_104                (0111101000) , " &
    " SEL_TDR_105                (0111101001) , " &
    " SEL_TDR_106                (0111101010) , " &
    " SEL_TDR_107                (0111101011) , " &
    " SEL_TDR_108                (0111101100) , " &
    " SEL_TDR_109                (0111101101) , " &
    " SEL_TDR_110                (0111101110) , " &
    " SEL_TDR_111                (0111101111) , " &
    " SEL_TDR_112                (0111110000) , " &
    " SEL_TDR_113                (0111110001) , " &
    " SEL_TDR_114                (0111110010) , " &
    " SEL_TDR_115                (0111110011) , " &
    " SEL_TDR_116                (0111110100) , " &
    " SEL_TDR_117                (0111110101) , " &
    " SEL_TDR_118                (0111110110) , " &
    " SEL_TDR_119                (0111110111) , " &
    " SEL_TDR_120                (0111111000) , " &
    " SEL_TDR_121                (0111111001) , " &
    " SEL_TDR_122                (0111111010) , " &
    " SEL_TDR_123                (0111111011) , " &
    " SEL_TDR_124                (0111111100) , " &
    " SEL_TDR_125                (0111111101) , " &
    " SEL_TDR_126                (0111111110) , " &
    " SEL_TDR_127                (0111111111) , " &
    " FUSE_CTRL_BURN             (1011010001) , " &
    " FUSE_CTRL_READ             (1011010010) , " &
    " FUSE_CTRL_AREAD            (1011010101) , " &
    " FUSE_CTRL_FREAD            (1011010110) , " &
    " FUSE_CTRL_REPAIR           (1011010100) , " &
    " FUSE_CTRL_RUN_BIST         (1011010011) , " &
    " SEL_FUSE_CTRL_0            (1000000000) , " &
    " SEL_FUSE_CTRL_1            (1000000001) , " &
--    " SEL_DAISY                  (1010111111) , " &
    " SEL_DOMCHAIN_0             (0100000000) , " &
    " SEL_DOMCHAIN_1             (0100000001) , " &
    " SEL_DOMCHAIN_2             (0100000010) , " &
--    " SEL_DOMCHAIN_3             (0100000011) , " &
    " SEL_DOMCHAIN_4             (0100000100) , " &
    " SEL_DOMCHAIN_5             (0100000101) , " &
    " SEL_DOMCHAIN_6             (0100000110) , " &
    " SEL_DOMCHAIN_7             (0100000111) , " &
    " SEL_DOMCHAIN_8             (0100001000) , " &
    " SEL_DOMCHAIN_9             (0100001001) , " &
    " SEL_DOMCHAIN_10            (0100001010) , " &
    " SEL_DOMCHAIN_11            (0100001011) , " &
    " SEL_DOMCHAIN_12            (0100001100) , " &
    " SEL_DOMCHAIN_13            (0100001101) , " &
    " SEL_DOMCHAIN_14            (0100001110) , " &
    " SEL_DOMCHAIN_15            (0100001111) , " &
    " SEL_DOMCHAIN_16            (0100010000) , " &
    " SEL_DOMCHAIN_17            (0100010001) , " &
    " SEL_DOMCHAIN_18            (0100010010) , " &
    " SEL_DOMCHAIN_19            (0100010011) , " &
    " SEL_DOMCHAIN_20            (0100010100) , " &
    " SEL_DOMCHAIN_21            (0100010101) , " &
    " SEL_DOMCHAIN_22            (0100010110) , " &
    " SEL_DOMCHAIN_23            (0100010111) , " &
    " SEL_DOMCHAIN_24            (0100011000) , " &
    " SEL_DOMCHAIN_25            (0100011001) , " &
    " SEL_DOMCHAIN_26            (0100011010) , " &
    " SEL_DOMCHAIN_27            (0100011011) , " &
    " SEL_DOMCHAIN_28            (0100011100) , " &
    " SEL_DOMCHAIN_29            (0100011101) , " &
    " SEL_DOMCHAIN_30            (0100011110) , " &
    " SEL_DOMCHAIN_31            (0100011111) , " &
    " SEL_DOMCHAIN_32            (0100100000) , " &
    " SEL_DOMCHAIN_33            (0100100001) , " &
    " SEL_DOMCHAIN_34            (0100100010) , " &
    " SEL_DOMCHAIN_35            (0100100011) , " &
    " SEL_DOMCHAIN_36            (0100100100) , " &
    " SEL_DOMCHAIN_37            (0100100101) , " &
    " SEL_DOMCHAIN_38            (0100100110) , " &
    " SEL_DOMCHAIN_39            (0100100111) , " &
    " SEL_DOMCHAIN_40            (0100101000) , " &
    " SEL_DOMCHAIN_41            (0100101001) , " &
    " SEL_DOMCHAIN_42            (0100101010) , " &
    " SEL_DOMCHAIN_43            (0100101011) , " &
    " SEL_DOMCHAIN_44            (0100101100) , " &
    " SEL_DOMCHAIN_45            (0100101101) , " &
    " SEL_DOMCHAIN_46            (0100101110) , " &
    " SEL_DOMCHAIN_47            (0100101111) , " &
    " SEL_DOMCHAIN_48            (0100110000) , " &
    " SEL_DOMCHAIN_49            (0100110001) , " &
    " SEL_DR_0                   (0010000000) , " &
    " SEL_DR_1                   (0010000001) , " &
    " SEL_DR_2                   (0010000010) , " &
    " SEL_DR_3                   (0010000011) , " &
    " SEL_DR_4                   (0010000100) , " &
    " SEL_DR_5                   (0010000101) , " &
    " SEL_DR_6                   (0010000110) , " &
    " SEL_DR_7                   (0010000111) , " &
    " SEL_DR_8                   (0010001000) , " &
    " SEL_DR_9                   (0010001001) , " &
    " SEL_DR_10                  (0010001010) , " &
    " SEL_DR_11                  (0010001011) , " &
    " SEL_DR_12                  (0010001100) , " &
    " SEL_DR_13                  (0010001101) , " &
    " SEL_DR_14                  (0010001110) , " &
    " SEL_DR_15                  (0010001111) , " &
    " SEL_DR_16                  (0010010000) , " &
    " SEL_DR_17                  (0010010001) , " &
    " SEL_DR_18                  (0010010010) , " &
    " SEL_DR_19                  (0010010011) , " &
    " SEL_DR_20                  (0010010100) , " &
    " SEL_DR_21                  (0010010101) , " &
    " SEL_DR_22                  (0010010110) , " &
    " SEL_DR_23                  (0010010111) , " &
    " SEL_DR_24                  (0010011000) , " &
    " SEL_DR_25                  (0010011001) , " &
    " SEL_DR_26                  (0010011010) , " &
    " SEL_DR_27                  (0010011011) , " &
    " SEL_DR_28                  (0010011100) , " &
    " SEL_DR_29                  (0010011101) , " &
    " SEL_DR_30                  (0010011110) , " &
    " SEL_DR_31                  (0010011111) , " &
    " SEL_DR_32                  (0010100000) , " &
    " SEL_DR_33                  (0010100001) , " &
    " SEL_DR_34                  (0010100010) , " &
    " SEL_DR_35                  (0010100011) , " &
    " SEL_DR_36                  (0010100100) , " &
    " SEL_DR_37                  (0010100101) , " &
    " SEL_DR_38                  (0010100110) , " &
    " SEL_DR_39                  (0010100111) , " &
    " SEL_DR_40                  (0010101000) , " &
    " SEL_DR_41                  (0010101001) , " &
    " SEL_DR_42                  (0010101010) , " &
    " SEL_DR_43                  (0010101011) , " &
    " SEL_DR_44                  (0010101100) , " &
    " SEL_DR_45                  (0010101101) , " &
    " SEL_DR_46                  (0010101110) , " &
    " SEL_DR_47                  (0010101111) , " &
    " SEL_DR_48                  (0010110000) , " &
    " SEL_DR_49                  (0010110001) , " &
    " SEL_DR_50                  (0010110010) , " &
    " SEL_DR_51                  (0010110011) , " &
    " SEL_DR_52                  (0010110100) , " &
    " SEL_DR_53                  (0010110101) , " &
    " SEL_DR_54                  (0010110110) , " &
    " SEL_DR_55                  (0010110111) , " &
    " SEL_DR_56                  (0010111000) , " &
    " SEL_DR_57                  (0010111001) , " &
    " SEL_DR_58                  (0010111010) , " &
    " SEL_DR_59                  (0010111011) , " &
    " SEL_DR_60                  (0010111100) , " &
    " SEL_DR_61                  (0010111101) , " &
    " SEL_DR_62                  (0010111110) , " &
    " SEL_DR_63                  (0010111111) , " &
    " SEL_DR_64                  (0011000000) , " &
    " SEL_DR_65                  (0011000001) , " &
    " SEL_DR_66                  (0011000010) , " &
    " SEL_DR_67                  (0011000011) , " &
    " SEL_DR_68                  (0011000100) , " &
    " SEL_DR_69                  (0011000101) , " &
    " SEL_DR_70                  (0011000110) , " &
    " SEL_DR_71                  (0011000111) , " &
    " SEL_DR_72                  (0011001000) , " &
    " SEL_DR_73                  (0011001001) , " &
    " SEL_DR_74                  (0011001010) , " &
    " SEL_DR_75                  (0011001011) , " &
    " SEL_DR_76                  (0011001100) , " &
    " SEL_DR_77                  (0011001101) , " &
    " SEL_DR_78                  (0011001110) , " &
    " SEL_DR_79                  (0011001111) , " &
    " SEL_DR_80                  (0011010000) , " &
    " SEL_DR_81                  (0011010001) , " &
    " SEL_DR_82                  (0011010010) , " &
    " SEL_DR_83                  (0011010011) , " &
    " SEL_DR_84                  (0011010100) , " &
    " SEL_DR_85                  (0011010101) , " &
    " SEL_DR_86                  (0011010110) , " &
    " SEL_DR_87                  (0011010111) , " &
    " SEL_DR_88                  (0011011000) , " &
    " SEL_DR_89                  (0011011001) , " &
    " SEL_DR_90                  (0011011010) , " &
    " SEL_DR_91                  (0011011011) , " &
    " SEL_DR_92                  (0011011100) , " &
    " SEL_DR_93                  (0011011101) , " &
    " SEL_DR_94                  (0011011110) , " &
    " SEL_DR_95                  (0011011111) , " &
    " SEL_DR_96                  (0011100000) , " &
    " SEL_DR_97                  (0011100001) , " &
    " SEL_DR_98                  (0011100010) , " &
    " SEL_DR_99                  (0011100011) , " &
    " SEL_DR_100                 (0011100100) , " &
    " SEL_DR_101                 (0011100101) , " &
    " SEL_DR_102                 (0011100110) , " &
    " SEL_DR_103                 (0011100111) , " &
    " SEL_DR_104                 (0011101000) , " &
    " SEL_DR_105                 (0011101001) , " &
    " SEL_DR_106                 (0011101010) , " &
    " SEL_DR_107                 (0011101011) , " &
    " SEL_DR_108                 (0011101100) , " &
    " SEL_DR_109                 (0011101101) , " &
    " SEL_DR_110                 (0011101110) , " &
    " SEL_DR_111                 (0011101111) , " &
    " SEL_DR_112                 (0011110000) , " &
    " SEL_DR_113                 (0011110001) , " &
    " SEL_DR_114                 (0011110010) , " &
    " SEL_DR_115                 (0011110011) , " &
    " SEL_DR_116                 (0011110100) , " &
    " SEL_DR_117                 (0011110101) , " &
    " SEL_DR_118                 (0011110110) , " &
    " SEL_DR_119                 (0011110111) , " &
    " SEL_DR_120                 (0011111000) , " &
    " SEL_DR_121                 (0011111001) , " &
    " SEL_DR_122                 (0011111010) , " &
    " SEL_DR_123                 (0011111011) , " &
    " SEL_DR_124                 (0011111100) , " &
    " SEL_DR_125                 (0011111101) , " &
    " SEL_DR_126                 (0011111110) , " &
    " SEL_DR_127                 (0011111111) " ;

  attribute INSTRUCTION_CAPTURE of hea_top : entity is "XXXXXXXX01" ;

  attribute IDCODE_REGISTER of hea_top : entity is  -- noidcode
--     "0001"             & -- Part version bits          (31-28)
--     "0000010001010111" & -- Part number bits           (27-12)
--     "01010111111"      & -- Manufacturer identity bits (11-1)
--     "1" ;                -- mandatory LSB value        (0)
  "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1";

  attribute INSTRUCTION_PRIVATE of hea_top : entity is
    " SHIFT_JTAG                  , " &
    " SEL_TESTREGS                , " &
    " SEL_RESULTS                 , " &
    " SEL_TDO_HJK                 , " &
    " RESET_TDO_HJK               , " &
    " SEL_TOGGLE_MODE             , " &
    " SEL_TOGGLE_REG              , " &
    " SEL_TDR_BROADCAST_REG       , " &
    " SEL_TDR_BROADCAST_MODE      , " &
    " SEL_LBIST_REG               , " &
    " RUN_LBIST                   , " &
    " SEL_1500_JPC_WIR            , " &
    " SEL_1500_JPC_WDR            , " &
    " SEL_1500_SMS_WIR            , " &
    " SEL_1500_SMS_WDR            , " &
    " SEL_1500_SMART_CTRL         , " &
    " SEL_1500_SMS_CTRL           , " &
    " SEL_1500_SMS_STAT           , " &
    " SEL_1500_MBR_WIR            , " &
    " SEL_1500_MBR_WDR            , " &
    " SEL_1500_RP_WIR             , " &
    " SEL_1500_RP_WDR             , " &
    " SEL_TDR_0                   , " &
    " SEL_TDR_1                   , " &
    " SEL_TDR_2                   , " &
    " SEL_TDR_3                   , " &
    " SEL_TDR_4                   , " &
    " SEL_TDR_5                   , " &
    " SEL_TDR_6                   , " &
    " SEL_TDR_7                   , " &
    " SEL_TDR_8                   , " &
    " SEL_TDR_9                   , " &
    " SEL_TDR_10                  , " &
    " SEL_TDR_11                  , " &
    " SEL_TDR_12                  , " &
    " SEL_TDR_13                  , " &
    " SEL_TDR_14                  , " &
    " SEL_TDR_15                  , " &
    " SEL_TDR_16                  , " &
    " SEL_TDR_17                  , " &
    " SEL_TDR_18                  , " &
    " SEL_TDR_19                  , " &
    " SEL_TDR_20                  , " &
    " SEL_TDR_21                  , " &
    " SEL_TDR_22                  , " &
    " SEL_TDR_23                  , " &
    " SEL_TDR_24                  , " &
    " SEL_TDR_25                  , " &
    " SEL_TDR_26                  , " &
    " SEL_TDR_27                  , " &
    " SEL_TDR_28                  , " &
    " SEL_TDR_29                  , " &
    " SEL_TDR_30                  , " &
    " SEL_TDR_31                  , " &
    " SEL_TDR_32                  , " &
    " SEL_TDR_33                  , " &
    " SEL_TDR_34                  , " &
    " SEL_TDR_35                  , " &
    " SEL_TDR_36                  , " &
    " SEL_TDR_37                  , " &
    " SEL_TDR_38                  , " &
    " SEL_TDR_39                  , " &
    " SEL_TDR_40                  , " &
    " SEL_TDR_41                  , " &
    " SEL_TDR_42                  , " &
    " SEL_TDR_43                  , " &
    " SEL_TDR_44                  , " &
    " SEL_TDR_45                  , " &
    " SEL_TDR_46                  , " &
    " SEL_TDR_47                  , " &
    " SEL_TDR_48                  , " &
    " SEL_TDR_49                  , " &
    " SEL_TDR_50                  , " &
    " SEL_TDR_51                  , " &
    " SEL_TDR_52                  , " &
    " SEL_TDR_53                  , " &
    " SEL_TDR_54                  , " &
    " SEL_TDR_55                  , " &
    " SEL_TDR_56                  , " &
    " SEL_TDR_57                  , " &
    " SEL_TDR_58                  , " &
    " SEL_TDR_59                  , " &
    " SEL_TDR_60                  , " &
    " SEL_TDR_61                  , " &
    " SEL_TDR_62                  , " &
    " SEL_TDR_63                  , " &
    " SEL_TDR_64                  , " &
    " SEL_TDR_65                  , " &
    " SEL_TDR_66                  , " &
    " SEL_TDR_67                  , " &
    " SEL_TDR_68                  , " &
    " SEL_TDR_69                  , " &
    " SEL_TDR_70                  , " &
    " SEL_TDR_71                  , " &
    " SEL_TDR_72                  , " &
    " SEL_TDR_73                  , " &
    " SEL_TDR_74                  , " &
    " SEL_TDR_75                  , " &
    " SEL_TDR_76                  , " &
    " SEL_TDR_77                  , " &
    " SEL_TDR_78                  , " &
    " SEL_TDR_79                  , " &
    " SEL_TDR_80                  , " &
    " SEL_TDR_81                  , " &
    " SEL_TDR_82                  , " &
    " SEL_TDR_83                  , " &
    " SEL_TDR_84                  , " &
    " SEL_TDR_85                  , " &
    " SEL_TDR_86                  , " &
    " SEL_TDR_87                  , " &
    " SEL_TDR_88                  , " &
    " SEL_TDR_89                  , " &
    " SEL_TDR_90                  , " &
    " SEL_TDR_91                  , " &
    " SEL_TDR_92                  , " &
    " SEL_TDR_93                  , " &
    " SEL_TDR_94                  , " &
    " SEL_TDR_95                  , " &
    " SEL_TDR_96                  , " &
    " SEL_TDR_97                  , " &
    " SEL_TDR_98                  , " &
    " SEL_TDR_99                  , " &
    " SEL_TDR_100                 , " &
    " SEL_TDR_101                 , " &
    " SEL_TDR_102                 , " &
    " SEL_TDR_103                 , " &
    " SEL_TDR_104                 , " &
    " SEL_TDR_105                 , " &
    " SEL_TDR_106                 , " &
    " SEL_TDR_107                 , " &
    " SEL_TDR_108                 , " &
    " SEL_TDR_109                 , " &
    " SEL_TDR_110                 , " &
    " SEL_TDR_111                 , " &
    " SEL_TDR_112                 , " &
    " SEL_TDR_113                 , " &
    " SEL_TDR_114                 , " &
    " SEL_TDR_115                 , " &
    " SEL_TDR_116                 , " &
    " SEL_TDR_117                 , " &
    " SEL_TDR_118                 , " &
    " SEL_TDR_119                 , " &
    " SEL_TDR_120                 , " &
    " SEL_TDR_121                 , " &
    " SEL_TDR_122                 , " &
    " SEL_TDR_123                 , " &
    " SEL_TDR_124                 , " &
    " SEL_TDR_125                 , " &
    " SEL_TDR_126                 , " &
    " SEL_TDR_127                 , " &
    " FUSE_CTRL_BURN              , " &
    " FUSE_CTRL_READ              , " &
    " FUSE_CTRL_AREAD             , " &
    " FUSE_CTRL_FREAD             , " &
    " FUSE_CTRL_REPAIR            , " &
    " FUSE_CTRL_RUN_BIST          , " &
    " SEL_FUSE_CTRL_0             , " &
    " SEL_FUSE_CTRL_1             , " &
 --   " SEL_DAISY                   , " &
    " SEL_DOMCHAIN_0              , " &
    " SEL_DOMCHAIN_1              , " &
    " SEL_DOMCHAIN_2              , " &
--    " SEL_DOMCHAIN_3              , " &
    " SEL_DOMCHAIN_4              , " &
    " SEL_DOMCHAIN_5              , " &
    " SEL_DOMCHAIN_6              , " &
    " SEL_DOMCHAIN_7              , " &
    " SEL_DOMCHAIN_8              , " &
    " SEL_DOMCHAIN_9              , " &
    " SEL_DOMCHAIN_10             , " &
    " SEL_DOMCHAIN_11             , " &
    " SEL_DOMCHAIN_12             , " &
    " SEL_DOMCHAIN_13             , " &
    " SEL_DOMCHAIN_14             , " &
    " SEL_DOMCHAIN_15             , " &
    " SEL_DOMCHAIN_16             , " &
    " SEL_DOMCHAIN_17             , " &
    " SEL_DOMCHAIN_18             , " &
    " SEL_DOMCHAIN_19             , " &
    " SEL_DOMCHAIN_20             , " &
    " SEL_DOMCHAIN_21             , " &
    " SEL_DOMCHAIN_22             , " &
    " SEL_DOMCHAIN_23             , " &
    " SEL_DOMCHAIN_24             , " &
    " SEL_DOMCHAIN_25             , " &
    " SEL_DOMCHAIN_26             , " &
    " SEL_DOMCHAIN_27             , " &
    " SEL_DOMCHAIN_28             , " &
    " SEL_DOMCHAIN_29             , " &
    " SEL_DOMCHAIN_30             , " &
    " SEL_DOMCHAIN_31             , " &
    " SEL_DOMCHAIN_32             , " &
    " SEL_DOMCHAIN_33             , " &
    " SEL_DOMCHAIN_34             , " &
    " SEL_DOMCHAIN_35             , " &
    " SEL_DOMCHAIN_36             , " &
    " SEL_DOMCHAIN_37             , " &
    " SEL_DOMCHAIN_38             , " &
    " SEL_DOMCHAIN_39             , " &
    " SEL_DOMCHAIN_40             , " &
    " SEL_DOMCHAIN_41             , " &
    " SEL_DOMCHAIN_42             , " &
    " SEL_DOMCHAIN_43             , " &
    " SEL_DOMCHAIN_44             , " &
    " SEL_DOMCHAIN_45             , " &
    " SEL_DOMCHAIN_46             , " &
    " SEL_DOMCHAIN_47             , " &
    " SEL_DOMCHAIN_48             , " &
    " SEL_DOMCHAIN_49             , " &
    " SEL_DR_0                    , " &
    " SEL_DR_1                    , " &
    " SEL_DR_2                    , " &
    " SEL_DR_3                    , " &
    " SEL_DR_4                    , " &
    " SEL_DR_5                    , " &
    " SEL_DR_6                    , " &
    " SEL_DR_7                    , " &
    " SEL_DR_8                    , " &
    " SEL_DR_9                    , " &
    " SEL_DR_10                   , " &
    " SEL_DR_11                   , " &
    " SEL_DR_12                   , " &
    " SEL_DR_13                   , " &
    " SEL_DR_14                   , " &
    " SEL_DR_15                   , " &
    " SEL_DR_16                   , " &
    " SEL_DR_17                   , " &
    " SEL_DR_18                   , " &
    " SEL_DR_19                   , " &
    " SEL_DR_20                   , " &
    " SEL_DR_21                   , " &
    " SEL_DR_22                   , " &
    " SEL_DR_23                   , " &
    " SEL_DR_24                   , " &
    " SEL_DR_25                   , " &
    " SEL_DR_26                   , " &
    " SEL_DR_27                   , " &
    " SEL_DR_28                   , " &
    " SEL_DR_29                   , " &
    " SEL_DR_30                   , " &
    " SEL_DR_31                   , " &
    " SEL_DR_32                   , " &
    " SEL_DR_33                   , " &
    " SEL_DR_34                   , " &
    " SEL_DR_35                   , " &
    " SEL_DR_36                   , " &
    " SEL_DR_37                   , " &
    " SEL_DR_38                   , " &
    " SEL_DR_39                   , " &
    " SEL_DR_40                   , " &
    " SEL_DR_41                   , " &
    " SEL_DR_42                   , " &
    " SEL_DR_43                   , " &
    " SEL_DR_44                   , " &
    " SEL_DR_45                   , " &
    " SEL_DR_46                   , " &
    " SEL_DR_47                   , " &
    " SEL_DR_48                   , " &
    " SEL_DR_49                   , " &
    " SEL_DR_50                   , " &
    " SEL_DR_51                   , " &
    " SEL_DR_52                   , " &
    " SEL_DR_53                   , " &
    " SEL_DR_54                   , " &
    " SEL_DR_55                   , " &
    " SEL_DR_56                   , " &
    " SEL_DR_57                   , " &
    " SEL_DR_58                   , " &
    " SEL_DR_59                   , " &
    " SEL_DR_60                   , " &
    " SEL_DR_61                   , " &
    " SEL_DR_62                   , " &
    " SEL_DR_63                   , " &
    " SEL_DR_64                   , " &
    " SEL_DR_65                   , " &
    " SEL_DR_66                   , " &
    " SEL_DR_67                   , " &
    " SEL_DR_68                   , " &
    " SEL_DR_69                   , " &
    " SEL_DR_70                   , " &
    " SEL_DR_71                   , " &
    " SEL_DR_72                   , " &
    " SEL_DR_73                   , " &
    " SEL_DR_74                   , " &
    " SEL_DR_75                   , " &
    " SEL_DR_76                   , " &
    " SEL_DR_77                   , " &
    " SEL_DR_78                   , " &
    " SEL_DR_79                   , " &
    " SEL_DR_80                   , " &
    " SEL_DR_81                   , " &
    " SEL_DR_82                   , " &
    " SEL_DR_83                   , " &
    " SEL_DR_84                   , " &
    " SEL_DR_85                   , " &
    " SEL_DR_86                   , " &
    " SEL_DR_87                   , " &
    " SEL_DR_88                   , " &
    " SEL_DR_89                   , " &
    " SEL_DR_90                   , " &
    " SEL_DR_91                   , " &
    " SEL_DR_92                   , " &
    " SEL_DR_93                   , " &
    " SEL_DR_94                   , " &
    " SEL_DR_95                   , " &
    " SEL_DR_96                   , " &
    " SEL_DR_97                   , " &
    " SEL_DR_98                   , " &
    " SEL_DR_99                   , " &
    " SEL_DR_100                  , " &
    " SEL_DR_101                  , " &
    " SEL_DR_102                  , " &
    " SEL_DR_103                  , " &
    " SEL_DR_104                  , " &
    " SEL_DR_105                  , " &
    " SEL_DR_106                  , " &
    " SEL_DR_107                  , " &
    " SEL_DR_108                  , " &
    " SEL_DR_109                  , " &
    " SEL_DR_110                  , " &
    " SEL_DR_111                  , " &
    " SEL_DR_112                  , " &
    " SEL_DR_113                  , " &
    " SEL_DR_114                  , " &
    " SEL_DR_115                  , " &
    " SEL_DR_116                  , " &
    " SEL_DR_117                  , " &
    " SEL_DR_118                  , " &
    " SEL_DR_119                  , " &
    " SEL_DR_120                  , " &
    " SEL_DR_121                  , " &
    " SEL_DR_122                  , " &
    " SEL_DR_123                  , " &
    " SEL_DR_124                  , " &
    " SEL_DR_125                  , " &
    " SEL_DR_126                  , " &
    " SEL_DR_127                    " ;

  attribute REGISTER_ACCESS of hea_top : entity is
    " BYPASS                     (HIGHZ , CLAMP) , " &
    " BOUNDARY                   (EXTEST , EXTEST_TRAIN, EXTEST_PULSE, SAMPLE) , " &
    --" ALLSCAN[36112148]          (SEL_DAISY) , " &
    " IJTAG_TDR_0[126]           (SEL_TDR_0) , " &
    " IJTAG_TDR_1[126]           (SEL_TDR_1) , " &
    " IJTAG_TDR_2[126]           (SEL_TDR_2) , " &
    " IJTAG_TDR_3[126]           (SEL_TDR_3) , " &
    " IJTAG_TDR_4[572]           (SEL_TDR_4) , " &
    " IJTAG_TDR_5[46]            (SEL_TDR_5) , " &
    " IJTAG_TDR_6[22]            (SEL_TDR_6) , " &
    " IJTAG_TDR_7[198]           (SEL_TDR_7) , " &
    " IJTAG_TDR_8[56]            (SEL_TDR_8) , " &
    " IJTAG_TDR_9[2016]          (SEL_TDR_9) , " &
    " IJTAG_TDR_10[2016]         (SEL_TDR_10) , " &
    " IJTAG_TDR_11[2016]         (SEL_TDR_11) , " &
    " IJTAG_TDR_12[2016]         (SEL_TDR_12) , " &
    " IJTAG_TDR_13[56]           (SEL_TDR_13) , " &
    " IJTAG_TDR_14[16694]        (SEL_TDR_14) , " &
    " IJTAG_TDR_15[41592]        (SEL_TDR_15) , " &
    " IJTAG_TDR_16[43228]        (SEL_TDR_16) , " &
    " IJTAG_TDR_17[48594]        (SEL_TDR_17) , " &
    " IJTAG_TDR_18[43542]        (SEL_TDR_18) , " &
    " IJTAG_TDR_19[47594]        (SEL_TDR_19) , " &
    " IJTAG_TDR_20[46306]        (SEL_TDR_20) , " &
    " IJTAG_TDR_21[16463]        (SEL_TDR_21) , " &
    " IJTAG_TDR_22[9612]         (SEL_TDR_22) , " &
    " IJTAG_TDR_23[448]          (SEL_TDR_23) , " &
    " IJTAG_TDR_24[16128]        (SEL_TDR_24) , " &
    " IJTAG_TDR_25[16128]        (SEL_TDR_25) , " &
    " IJTAG_TDR_26[16128]        (SEL_TDR_26) , " &
    " IJTAG_TDR_27[16128]        (SEL_TDR_27) , " &
    " IJTAG_TDR_28[448]          (SEL_TDR_28) , " &
    " IJTAG_TDR_29[32703]        (SEL_TDR_29) , " &
    " IJTAG_TDR_30[43437]        (SEL_TDR_30) , " &
    " IJTAG_TDR_31[42625]        (SEL_TDR_31) , " &
    " IJTAG_TDR_32[42320]        (SEL_TDR_32) , " &
    " IJTAG_TDR_33[33211]        (SEL_TDR_33) , " &
    " IJTAG_TDR_34[32703]        (SEL_TDR_34) , " &
    " IJTAG_TDR_35[52851]        (SEL_TDR_35) , " &
    " IJTAG_TDR_36[52270]        (SEL_TDR_36) , " &
    " IJTAG_TDR_37[54210]        (SEL_TDR_37) , " &
    " IJTAG_TDR_38[50276]        (SEL_TDR_38) , " &
    " IJTAG_TDR_39[47953]        (SEL_TDR_39) , " &
    " IJTAG_TDR_40[51254]        (SEL_TDR_40) , " &
    " IJTAG_TDR_41[51863]        (SEL_TDR_41) , " &
    " IJTAG_TDR_42[52979]        (SEL_TDR_42) , " &
    " IJTAG_TDR_43[51563]        (SEL_TDR_43) , " &
    " IJTAG_TDR_44[59680]        (SEL_TDR_44) , " &
    " IJTAG_TDR_45[59680]        (SEL_TDR_45) , " &
    " IJTAG_TDR_46[51511]        (SEL_TDR_46) , " &
    " IJTAG_TDR_47[61131]        (SEL_TDR_47) , " &
    " IJTAG_TDR_48[53778]        (SEL_TDR_48) , " &
    " IJTAG_TDR_49[48924]        (SEL_TDR_49) , " &
    " IJTAG_TDR_50[42650]        (SEL_TDR_50) , " &
    " IJTAG_TDR_51[56063]        (SEL_TDR_51) , " &
    " IJTAG_TDR_52[43008]        (SEL_TDR_52) , " &
    " IJTAG_TDR_53[45562]        (SEL_TDR_53) , " &
    " IJTAG_TDR_54[45562]        (SEL_TDR_54) , " &
    " IJTAG_TDR_55[53559]        (SEL_TDR_55) , " &
    " IJTAG_TDR_56[46206]        (SEL_TDR_56) , " &
    " IJTAG_TDR_57[41472]        (SEL_TDR_57) , " &
    " IJTAG_TDR_58[56381]        (SEL_TDR_58) , " &
    " IJTAG_TDR_59[55914]        (SEL_TDR_59) , " &
    " IJTAG_TDR_60[55914]        (SEL_TDR_60) , " &
    " IJTAG_TDR_61[43033]        (SEL_TDR_61) , " &
    " IJTAG_TDR_62[50841]        (SEL_TDR_62) , " &
    " IJTAG_TDR_63[51576]        (SEL_TDR_63) , " &
    " IJTAG_TDR_64[41497]        (SEL_TDR_64) , " &
    " IJTAG_TDR_65[52233]        (SEL_TDR_65) , " &
    " IJTAG_TDR_66[40770]        (SEL_TDR_66) , " &
    " IJTAG_TDR_67[47760]        (SEL_TDR_67) , " &
    " IJTAG_TDR_68[47760]        (SEL_TDR_68) , " &
    " IJTAG_TDR_69[32904]        (SEL_TDR_69) , " &
    " IJTAG_TDR_70[32904]        (SEL_TDR_70) , " &
    " IJTAG_TDR_71[22104]        (SEL_TDR_71) , " &
    " IJTAG_TDR_72[1864]         (SEL_TDR_72) , " &
    " IJTAG_TDR_73[230322]       (SEL_TDR_73) , " &
    " IJTAG_TDR_74[219140]       (SEL_TDR_74) , " &
    " IJTAG_TDR_75[195081]       (SEL_TDR_75) , " &
    " IJTAG_TDR_76[187653]       (SEL_TDR_76) , " &
    " IJTAG_TDR_77[6240]         (SEL_TDR_77) , " &
    " IJTAG_TDR_78[1848]         (SEL_TDR_78) , " &
    " IJTAG_TDR_127[67]          (SEL_TDR_127) , " &
    " SCAN10[27]                 (SEL_DOMCHAIN_10) , " &
    " SCAN9[256]                 (SEL_DOMCHAIN_9) , " &
    " SCAN8[512]                 (SEL_DOMCHAIN_8) , " &
    " SCAN7[6636]                (SEL_DOMCHAIN_7) , " &
    " SCAN6[8631]                (SEL_DOMCHAIN_6) , " &
    " SCAN5[4825944]             (SEL_DOMCHAIN_5) , " &
    " SCAN4[1620792]             (SEL_DOMCHAIN_4) , " &
 --   " SCAN3[28228314]            (SEL_DOMCHAIN_3) , " &
    " SCAN2[446400]              (SEL_DOMCHAIN_2) , " &
    " SCAN1[972171]              (SEL_DOMCHAIN_1) , " &
    " SCAN0[2416]                (SEL_DOMCHAIN_0) , " &
    " JTREGS[619]                (SHIFT_JTAG) , " &
--    " BOUND_ACEX_PULSE[619]      (EXTEST_PULSE) , " &
--    " BOUND_ACEX_TRAIN[619]      (EXTEST_TRAIN) , " &
    " RESULTS[16]                (SEL_RESULTS) , " &
    " LBIST[330]                 (SEL_LBIST_REG) , " &
    " DEVICE_ID                  (IDCODE) , " &
    " FUSE_CTRL_0[4096]          (SEL_FUSE_CTRL_0) , " &
    " FUSE_CTRL_1[4096]          (SEL_FUSE_CTRL_1) , " &
    " TDR_BROADCAST_REG[128]     (SEL_TDR_BROADCAST_REG) , " &
    " SBUS_BROADCAST_CTRL[126]   (SEL_TDR_BROADCAST_MODE) , " &
    " TESTREGS[1028]             (SEL_TESTREGS) " ;

  -- Boundary Register
  attribute BOUNDARY_LENGTH   of hea_top : entity is 619 ;
  attribute BOUNDARY_REGISTER of hea_top : entity is
   " 0 ( AC_1 , O_PCIE_TX_P , output2 , X ) , " & -- AC
   " 1 ( AC_1 , O_PCIE_TX_N , output2 , X ) , " & -- AC
   " 2 ( BC_4 , I_PCIE_RX_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 3 ( BC_4 , I_PCIE_RX_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 4 ( AC_1 , O_SDC0_TX_P , output2 , X ) , " & -- AC
   " 5 ( AC_1 , O_SDC0_TX_N , output2 , X ) , " & -- AC
   " 6 ( BC_4 , I_SDC0_RX_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 7 ( BC_4 , I_SDC0_RX_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 8 ( AC_1 , O_HS0_L0_TX0_S0_SD0_P , output2 , X ) , " & -- AC
   " 9 ( AC_1 , O_HS0_L0_TX0_S0_SD0_N , output2 , X ) , " & -- AC
   " 10 ( BC_4 , I_HS0_L0_RX0_S0_SD0_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 11 ( BC_4 , I_HS0_L0_RX0_S0_SD0_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 12 ( AC_1 , O_HS0_L1_TX1_S0_SD1_P , output2 , X ) , " & -- AC
   " 13 ( AC_1 , O_HS0_L1_TX1_S0_SD1_N , output2 , X ) , " & -- AC
   " 14 ( BC_4 , I_HS0_L1_RX1_S0_SD1_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 15 ( BC_4 , I_HS0_L1_RX1_S0_SD1_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 16 ( AC_1 , O_HS0_L2_TX2_S0_SD2_P , output2 , X ) , " & -- AC
   " 17 ( AC_1 , O_HS0_L2_TX2_S0_SD2_N , output2 , X ) , " & -- AC
   " 18 ( BC_4 , I_HS0_L2_RX2_S0_SD2_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 19 ( BC_4 , I_HS0_L2_RX2_S0_SD2_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 20 ( AC_1 , O_HS0_L3_TX3_S0_SD3_P , output2 , X ) , " & -- AC
   " 21 ( AC_1 , O_HS0_L3_TX3_S0_SD3_N , output2 , X ) , " & -- AC
   " 22 ( BC_4 , I_HS0_L3_RX3_S0_SD3_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 23 ( BC_4 , I_HS0_L3_RX3_S0_SD3_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 24 ( AC_1 , O_HS1_L0_TX4_S0_SD4_P , output2 , X ) , " & -- AC
   " 25 ( AC_1 , O_HS1_L0_TX4_S0_SD4_N , output2 , X ) , " & -- AC
   " 26 ( BC_4 , I_HS1_L0_RX4_S0_SD4_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 27 ( BC_4 , I_HS1_L0_RX4_S0_SD4_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 28 ( AC_1 , O_HS1_L1_TX5_S0_SD5_P , output2 , X ) , " & -- AC
   " 29 ( AC_1 , O_HS1_L1_TX5_S0_SD5_N , output2 , X ) , " & -- AC
   " 30 ( BC_4 , I_HS1_L1_RX5_S0_SD5_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 31 ( BC_4 , I_HS1_L1_RX5_S0_SD5_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 32 ( AC_1 , O_HS1_L2_TX6_S0_SD6_P , output2 , X ) , " & -- AC
   " 33 ( AC_1 , O_HS1_L2_TX6_S0_SD6_N , output2 , X ) , " & -- AC
   " 34 ( BC_4 , I_HS1_L2_RX6_S0_SD6_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 35 ( BC_4 , I_HS1_L2_RX6_S0_SD6_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 36 ( AC_1 , O_HS1_L3_TX7_S0_SD7_P , output2 , X ) , " & -- AC
   " 37 ( AC_1 , O_HS1_L3_TX7_S0_SD7_N , output2 , X ) , " & -- AC
   " 38 ( BC_4 , I_HS1_L3_RX7_S0_SD7_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 39 ( BC_4 , I_HS1_L3_RX7_S0_SD7_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 40 ( AC_1 , O_HS2_L0_TX8_S0_SD8_P , output2 , X ) , " & -- AC
   " 41 ( AC_1 , O_HS2_L0_TX8_S0_SD8_N , output2 , X ) , " & -- AC
   " 42 ( BC_4 , I_HS2_L0_RX8_S0_SD8_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 43 ( BC_4 , I_HS2_L0_RX8_S0_SD8_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 44 ( AC_1 , O_HS2_L1_TX9_S0_SD9_P , output2 , X ) , " & -- AC
   " 45 ( AC_1 , O_HS2_L1_TX9_S0_SD9_N , output2 , X ) , " & -- AC
   " 46 ( BC_4 , I_HS2_L1_RX9_S0_SD9_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 47 ( BC_4 , I_HS2_L1_RX9_S0_SD9_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 48 ( AC_1 , O_HS2_L2_TX10_S0_SD10_P , output2 , X ) , " & -- AC
   " 49 ( AC_1 , O_HS2_L2_TX10_S0_SD10_N , output2 , X ) , " & -- AC
   " 50 ( BC_4 , I_HS2_L2_RX10_S0_SD10_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 51 ( BC_4 , I_HS2_L2_RX10_S0_SD10_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 52 ( AC_1 , O_HS2_L3_TX11_S0_SD11_P , output2 , X ) , " & -- AC
   " 53 ( AC_1 , O_HS2_L3_TX11_S0_SD11_N , output2 , X ) , " & -- AC
   " 54 ( BC_4 , I_HS2_L3_RX11_S0_SD11_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 55 ( BC_4 , I_HS2_L3_RX11_S0_SD11_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 56 ( AC_1 , O_HS3_L0_TX12_S0_SD12_P , output2 , X ) , " & -- AC
   " 57 ( AC_1 , O_HS3_L0_TX12_S0_SD12_N , output2 , X ) , " & -- AC
   " 58 ( BC_4 , I_HS3_L0_RX12_S0_SD12_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 59 ( BC_4 , I_HS3_L0_RX12_S0_SD12_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 60 ( AC_1 , O_HS3_L1_TX13_S0_SD13_P , output2 , X ) , " & -- AC
   " 61 ( AC_1 , O_HS3_L1_TX13_S0_SD13_N , output2 , X ) , " & -- AC
   " 62 ( BC_4 , I_HS3_L1_RX13_S0_SD13_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 63 ( BC_4 , I_HS3_L1_RX13_S0_SD13_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 64 ( AC_1 , O_HS3_L2_TX14_S0_SD14_P , output2 , X ) , " & -- AC
   " 65 ( AC_1 , O_HS3_L2_TX14_S0_SD14_N , output2 , X ) , " & -- AC
   " 66 ( BC_4 , I_HS3_L2_RX14_S0_SD14_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 67 ( BC_4 , I_HS3_L2_RX14_S0_SD14_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 68 ( AC_1 , O_HS3_L3_TX15_S0_SD15_P , output2 , X ) , " & -- AC
   " 69 ( AC_1 , O_HS3_L3_TX15_S0_SD15_N , output2 , X ) , " & -- AC
   " 70 ( BC_4 , I_HS3_L3_RX15_S0_SD15_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 71 ( BC_4 , I_HS3_L3_RX15_S0_SD15_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 72 ( AC_1 , O_HS4_L0_TX16_S0_SD16_P , output2 , X ) , " & -- AC
   " 73 ( AC_1 , O_HS4_L0_TX16_S0_SD16_N , output2 , X ) , " & -- AC
   " 74 ( BC_4 , I_HS4_L0_RX16_S0_SD16_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 75 ( BC_4 , I_HS4_L0_RX16_S0_SD16_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 76 ( AC_1 , O_HS4_L1_TX17_S0_SD17_P , output2 , X ) , " & -- AC
   " 77 ( AC_1 , O_HS4_L1_TX17_S0_SD17_N , output2 , X ) , " & -- AC
   " 78 ( BC_4 , I_HS4_L1_RX17_S0_SD17_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 79 ( BC_4 , I_HS4_L1_RX17_S0_SD17_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 80 ( AC_1 , O_HS4_L2_TX18_S0_SD18_P , output2 , X ) , " & -- AC
   " 81 ( AC_1 , O_HS4_L2_TX18_S0_SD18_N , output2 , X ) , " & -- AC
   " 82 ( BC_4 , I_HS4_L2_RX18_S0_SD18_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 83 ( BC_4 , I_HS4_L2_RX18_S0_SD18_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 84 ( AC_1 , O_HS4_L3_TX19_S0_SD19_P , output2 , X ) , " & -- AC
   " 85 ( AC_1 , O_HS4_L3_TX19_S0_SD19_N , output2 , X ) , " & -- AC
   " 86 ( BC_4 , I_HS4_L3_RX19_S0_SD19_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 87 ( BC_4 , I_HS4_L3_RX19_S0_SD19_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 88 ( AC_1 , O_HS5_L0_TX20_S0_SD20_P , output2 , X ) , " & -- AC
   " 89 ( AC_1 , O_HS5_L0_TX20_S0_SD20_N , output2 , X ) , " & -- AC
   " 90 ( BC_4 , I_HS5_L0_RX20_S0_SD20_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 91 ( BC_4 , I_HS5_L0_RX20_S0_SD20_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 92 ( AC_1 , O_HS5_L1_TX21_S0_SD21_P , output2 , X ) , " & -- AC
   " 93 ( AC_1 , O_HS5_L1_TX21_S0_SD21_N , output2 , X ) , " & -- AC
   " 94 ( BC_4 , I_HS5_L1_RX21_S0_SD21_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 95 ( BC_4 , I_HS5_L1_RX21_S0_SD21_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 96 ( AC_1 , O_HS5_L2_TX22_S0_SD22_P , output2 , X ) , " & -- AC
   " 97 ( AC_1 , O_HS5_L2_TX22_S0_SD22_N , output2 , X ) , " & -- AC
   " 98 ( BC_4 , I_HS5_L2_RX22_S0_SD22_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 99 ( BC_4 , I_HS5_L2_RX22_S0_SD22_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 100 ( AC_1 , O_HS5_L3_TX23_S0_SD23_P , output2 , X ) , " & -- AC
   " 101 ( AC_1 , O_HS5_L3_TX23_S0_SD23_N , output2 , X ) , " & -- AC
   " 102 ( BC_4 , I_HS5_L3_RX23_S0_SD23_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 103 ( BC_4 , I_HS5_L3_RX23_S0_SD23_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 104 ( AC_1 , O_HS6_L0_TX24_S0_SD24_P , output2 , X ) , " & -- AC
   " 105 ( AC_1 , O_HS6_L0_TX24_S0_SD24_N , output2 , X ) , " & -- AC
   " 106 ( BC_4 , I_HS6_L0_RX24_S0_SD24_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 107 ( BC_4 , I_HS6_L0_RX24_S0_SD24_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 108 ( AC_1 , O_HS6_L1_TX25_S0_SD25_P , output2 , X ) , " & -- AC
   " 109 ( AC_1 , O_HS6_L1_TX25_S0_SD25_N , output2 , X ) , " & -- AC
   " 110 ( BC_4 , I_HS6_L1_RX25_S0_SD25_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 111 ( BC_4 , I_HS6_L1_RX25_S0_SD25_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 112 ( AC_1 , O_HS6_L2_TX26_S0_SD26_P , output2 , X ) , " & -- AC
   " 113 ( AC_1 , O_HS6_L2_TX26_S0_SD26_N , output2 , X ) , " & -- AC
   " 114 ( BC_4 , I_HS6_L2_RX26_S0_SD26_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 115 ( BC_4 , I_HS6_L2_RX26_S0_SD26_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 116 ( AC_1 , O_HS6_L3_TX27_S0_SD27_P , output2 , X ) , " & -- AC
   " 117 ( AC_1 , O_HS6_L3_TX27_S0_SD27_N , output2 , X ) , " & -- AC
   " 118 ( BC_4 , I_HS6_L3_RX27_S0_SD27_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 119 ( BC_4 , I_HS6_L3_RX27_S0_SD27_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 120 ( AC_1 , O_HS7_L0_TX28_S0_SD28_P , output2 , X ) , " & -- AC
   " 121 ( AC_1 , O_HS7_L0_TX28_S0_SD28_N , output2 , X ) , " & -- AC
   " 122 ( BC_4 , I_HS7_L0_RX28_S0_SD28_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 123 ( BC_4 , I_HS7_L0_RX28_S0_SD28_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 124 ( AC_1 , O_HS7_L1_TX29_S0_SD29_P , output2 , X ) , " & -- AC
   " 125 ( AC_1 , O_HS7_L1_TX29_S0_SD29_N , output2 , X ) , " & -- AC
   " 126 ( BC_4 , I_HS7_L1_RX29_S0_SD29_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 127 ( BC_4 , I_HS7_L1_RX29_S0_SD29_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 128 ( AC_1 , O_HS7_L2_TX30_S0_SD30_P , output2 , X ) , " & -- AC
   " 129 ( AC_1 , O_HS7_L2_TX30_S0_SD30_N , output2 , X ) , " & -- AC
   " 130 ( BC_4 , I_HS7_L2_RX30_S0_SD30_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 131 ( BC_4 , I_HS7_L2_RX30_S0_SD30_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 132 ( AC_1 , O_HS7_L3_TX31_S0_SD31_P , output2 , X ) , " & -- AC
   " 133 ( AC_1 , O_HS7_L3_TX31_S0_SD31_N , output2 , X ) , " & -- AC
   " 134 ( BC_4 , I_HS7_L3_RX31_S0_SD31_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 135 ( BC_4 , I_HS7_L3_RX31_S0_SD31_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 136 ( AC_1 , O_HS8_L0_TX32_S0_SD32_P , output2 , X ) , " & -- AC
   " 137 ( AC_1 , O_HS8_L0_TX32_S0_SD32_N , output2 , X ) , " & -- AC
   " 138 ( BC_4 , I_HS8_L0_RX32_S0_SD32_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 139 ( BC_4 , I_HS8_L0_RX32_S0_SD32_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 140 ( AC_1 , O_HS8_L1_TX33_S0_SD33_P , output2 , X ) , " & -- AC
   " 141 ( AC_1 , O_HS8_L1_TX33_S0_SD33_N , output2 , X ) , " & -- AC
   " 142 ( BC_4 , I_HS8_L1_RX33_S0_SD33_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 143 ( BC_4 , I_HS8_L1_RX33_S0_SD33_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 144 ( AC_1 , O_HS8_L2_TX34_S0_SD34_P , output2 , X ) , " & -- AC
   " 145 ( AC_1 , O_HS8_L2_TX34_S0_SD34_N , output2 , X ) , " & -- AC
   " 146 ( BC_4 , I_HS8_L2_RX34_S0_SD34_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 147 ( BC_4 , I_HS8_L2_RX34_S0_SD34_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 148 ( AC_1 , O_HS8_L3_TX35_S0_SD35_P , output2 , X ) , " & -- AC
   " 149 ( AC_1 , O_HS8_L3_TX35_S0_SD35_N , output2 , X ) , " & -- AC
   " 150 ( BC_4 , I_HS8_L3_RX35_S0_SD35_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 151 ( BC_4 , I_HS8_L3_RX35_S0_SD35_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 152 ( AC_1 , O_HS9_L0_TX36_S0_SD36_P , output2 , X ) , " & -- AC
   " 153 ( AC_1 , O_HS9_L0_TX36_S0_SD36_N , output2 , X ) , " & -- AC
   " 154 ( BC_4 , I_HS9_L0_RX36_S0_SD36_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 155 ( BC_4 , I_HS9_L0_RX36_S0_SD36_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 156 ( AC_1 , O_HS9_L1_TX37_S0_SD37_P , output2 , X ) , " & -- AC
   " 157 ( AC_1 , O_HS9_L1_TX37_S0_SD37_N , output2 , X ) , " & -- AC
   " 158 ( BC_4 , I_HS9_L1_RX37_S0_SD37_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 159 ( BC_4 , I_HS9_L1_RX37_S0_SD37_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 160 ( AC_1 , O_HS9_L2_TX38_S0_SD38_P , output2 , X ) , " & -- AC
   " 161 ( AC_1 , O_HS9_L2_TX38_S0_SD38_N , output2 , X ) , " & -- AC
   " 162 ( BC_4 , I_HS9_L2_RX38_S0_SD38_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 163 ( BC_4 , I_HS9_L2_RX38_S0_SD38_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 164 ( AC_1 , O_HS9_L3_TX39_S0_SD39_P , output2 , X ) , " & -- AC
   " 165 ( AC_1 , O_HS9_L3_TX39_S0_SD39_N , output2 , X ) , " & -- AC
   " 166 ( BC_4 , I_HS9_L3_RX39_S0_SD39_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 167 ( BC_4 , I_HS9_L3_RX39_S0_SD39_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 168 ( AC_1 , O_HS10_L0_TX40_S0_SD40_P , output2 , X ) , " & -- AC
   " 169 ( AC_1 , O_HS10_L0_TX40_S0_SD40_N , output2 , X ) , " & -- AC
   " 170 ( BC_4 , I_HS10_L0_RX40_S0_SD40_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 171 ( BC_4 , I_HS10_L0_RX40_S0_SD40_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 172 ( AC_1 , O_HS10_L1_TX41_S0_SD41_P , output2 , X ) , " & -- AC
   " 173 ( AC_1 , O_HS10_L1_TX41_S0_SD41_N , output2 , X ) , " & -- AC
   " 174 ( BC_4 , I_HS10_L1_RX41_S0_SD41_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 175 ( BC_4 , I_HS10_L1_RX41_S0_SD41_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 176 ( AC_1 , O_HS10_L2_TX42_S0_SD42_P , output2 , X ) , " & -- AC
   " 177 ( AC_1 , O_HS10_L2_TX42_S0_SD42_N , output2 , X ) , " & -- AC
   " 178 ( BC_4 , I_HS10_L2_RX42_S0_SD42_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 179 ( BC_4 , I_HS10_L2_RX42_S0_SD42_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 180 ( AC_1 , O_HS10_L3_TX43_S0_SD43_P , output2 , X ) , " & -- AC
   " 181 ( AC_1 , O_HS10_L3_TX43_S0_SD43_N , output2 , X ) , " & -- AC
   " 182 ( BC_4 , I_HS10_L3_RX43_S0_SD43_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 183 ( BC_4 , I_HS10_L3_RX43_S0_SD43_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 184 ( AC_1 , O_HS11_L0_TX44_S0_SD44_P , output2 , X ) , " & -- AC
   " 185 ( AC_1 , O_HS11_L0_TX44_S0_SD44_N , output2 , X ) , " & -- AC
   " 186 ( BC_4 , I_HS11_L0_RX44_S0_SD44_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 187 ( BC_4 , I_HS11_L0_RX44_S0_SD44_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 188 ( AC_1 , O_HS11_L1_TX45_S0_SD45_P , output2 , X ) , " & -- AC
   " 189 ( AC_1 , O_HS11_L1_TX45_S0_SD45_N , output2 , X ) , " & -- AC
   " 190 ( BC_4 , I_HS11_L1_RX45_S0_SD45_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 191 ( BC_4 , I_HS11_L1_RX45_S0_SD45_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 192 ( AC_1 , O_HS11_L2_TX46_S0_SD46_P , output2 , X ) , " & -- AC
   " 193 ( AC_1 , O_HS11_L2_TX46_S0_SD46_N , output2 , X ) , " & -- AC
   " 194 ( BC_4 , I_HS11_L2_RX46_S0_SD46_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 195 ( BC_4 , I_HS11_L2_RX46_S0_SD46_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 196 ( AC_1 , O_HS11_L3_TX47_S0_SD47_P , output2 , X ) , " & -- AC
   " 197 ( AC_1 , O_HS11_L3_TX47_S0_SD47_N , output2 , X ) , " & -- AC
   " 198 ( BC_4 , I_HS11_L3_RX47_S0_SD47_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 199 ( BC_4 , I_HS11_L3_RX47_S0_SD47_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 200 ( AC_1 , O_HS12_L0_TX48_S0_SD48_P , output2 , X ) , " & -- AC
   " 201 ( AC_1 , O_HS12_L0_TX48_S0_SD48_N , output2 , X ) , " & -- AC
   " 202 ( BC_4 , I_HS12_L0_RX48_S0_SD48_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 203 ( BC_4 , I_HS12_L0_RX48_S0_SD48_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 204 ( AC_1 , O_HS12_L1_TX49_S0_SD49_P , output2 , X ) , " & -- AC
   " 205 ( AC_1 , O_HS12_L1_TX49_S0_SD49_N , output2 , X ) , " & -- AC
   " 206 ( BC_4 , I_HS12_L1_RX49_S0_SD49_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 207 ( BC_4 , I_HS12_L1_RX49_S0_SD49_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 208 ( AC_1 , O_HS12_L2_TX50_S0_SD50_P , output2 , X ) , " & -- AC
   " 209 ( AC_1 , O_HS12_L2_TX50_S0_SD50_N , output2 , X ) , " & -- AC
   " 210 ( BC_4 , I_HS12_L2_RX50_S0_SD50_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 211 ( BC_4 , I_HS12_L2_RX50_S0_SD50_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 212 ( AC_1 , O_HS12_L3_TX51_S0_SD51_P , output2 , X ) , " & -- AC
   " 213 ( AC_1 , O_HS12_L3_TX51_S0_SD51_N , output2 , X ) , " & -- AC
   " 214 ( BC_4 , I_HS12_L3_RX51_S0_SD51_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 215 ( BC_4 , I_HS12_L3_RX51_S0_SD51_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 216 ( AC_1 , O_HS13_L0_TX52_S0_SD52_P , output2 , X ) , " & -- AC
   " 217 ( AC_1 , O_HS13_L0_TX52_S0_SD52_N , output2 , X ) , " & -- AC
   " 218 ( BC_4 , I_HS13_L0_RX52_S0_SD52_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 219 ( BC_4 , I_HS13_L0_RX52_S0_SD52_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 220 ( AC_1 , O_HS13_L1_TX53_S0_SD53_P , output2 , X ) , " & -- AC
   " 221 ( AC_1 , O_HS13_L1_TX53_S0_SD53_N , output2 , X ) , " & -- AC
   " 222 ( BC_4 , I_HS13_L1_RX53_S0_SD53_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 223 ( BC_4 , I_HS13_L1_RX53_S0_SD53_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 224 ( AC_1 , O_HS13_L2_TX54_S0_SD54_P , output2 , X ) , " & -- AC
   " 225 ( AC_1 , O_HS13_L2_TX54_S0_SD54_N , output2 , X ) , " & -- AC
   " 226 ( BC_4 , I_HS13_L2_RX54_S0_SD54_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 227 ( BC_4 , I_HS13_L2_RX54_S0_SD54_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 228 ( AC_1 , O_HS13_L3_TX55_S0_SD55_P , output2 , X ) , " & -- AC
   " 229 ( AC_1 , O_HS13_L3_TX55_S0_SD55_N , output2 , X ) , " & -- AC
   " 230 ( BC_4 , I_HS13_L3_RX55_S0_SD55_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 231 ( BC_4 , I_HS13_L3_RX55_S0_SD55_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 232 ( AC_1 , O_HS14_L0_TX56_S0_SD56_P , output2 , X ) , " & -- AC
   " 233 ( AC_1 , O_HS14_L0_TX56_S0_SD56_N , output2 , X ) , " & -- AC
   " 234 ( BC_4 , I_HS14_L0_RX56_S0_SD56_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 235 ( BC_4 , I_HS14_L0_RX56_S0_SD56_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 236 ( AC_1 , O_HS14_L1_TX57_S0_SD57_P , output2 , X ) , " & -- AC
   " 237 ( AC_1 , O_HS14_L1_TX57_S0_SD57_N , output2 , X ) , " & -- AC
   " 238 ( BC_4 , I_HS14_L1_RX57_S0_SD57_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 239 ( BC_4 , I_HS14_L1_RX57_S0_SD57_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 240 ( AC_1 , O_HS14_L2_TX58_S0_SD58_P , output2 , X ) , " & -- AC
   " 241 ( AC_1 , O_HS14_L2_TX58_S0_SD58_N , output2 , X ) , " & -- AC
   " 242 ( BC_4 , I_HS14_L2_RX58_S0_SD58_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 243 ( BC_4 , I_HS14_L2_RX58_S0_SD58_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 244 ( AC_1 , O_HS14_L3_TX59_S0_SD59_P , output2 , X ) , " & -- AC
   " 245 ( AC_1 , O_HS14_L3_TX59_S0_SD59_N , output2 , X ) , " & -- AC
   " 246 ( BC_4 , I_HS14_L3_RX59_S0_SD59_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 247 ( BC_4 , I_HS14_L3_RX59_S0_SD59_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 248 ( AC_1 , O_HS15_L0_TX60_S0_SD60_P , output2 , X ) , " & -- AC
   " 249 ( AC_1 , O_HS15_L0_TX60_S0_SD60_N , output2 , X ) , " & -- AC
   " 250 ( BC_4 , I_HS15_L0_RX60_S0_SD60_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 251 ( BC_4 , I_HS15_L0_RX60_S0_SD60_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 252 ( AC_1 , O_HS15_L1_TX61_S0_SD61_P , output2 , X ) , " & -- AC
   " 253 ( AC_1 , O_HS15_L1_TX61_S0_SD61_N , output2 , X ) , " & -- AC
   " 254 ( BC_4 , I_HS15_L1_RX61_S0_SD61_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 255 ( BC_4 , I_HS15_L1_RX61_S0_SD61_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 256 ( AC_1 , O_HS15_L2_TX62_S0_SD62_P , output2 , X ) , " & -- AC
   " 257 ( AC_1 , O_HS15_L2_TX62_S0_SD62_N , output2 , X ) , " & -- AC
   " 258 ( BC_4 , I_HS15_L2_RX62_S0_SD62_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 259 ( BC_4 , I_HS15_L2_RX62_S0_SD62_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 260 ( AC_1 , O_HS15_L3_TX63_S0_SD63_P , output2 , X ) , " & -- AC
   " 261 ( AC_1 , O_HS15_L3_TX63_S0_SD63_N , output2 , X ) , " & -- AC
   " 262 ( BC_4 , I_HS15_L3_RX63_S0_SD63_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 263 ( BC_4 , I_HS15_L3_RX63_S0_SD63_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 264 ( AC_1 , O_HS16_L0_TX64_S0_SD64_P , output2 , X ) , " & -- AC
   " 265 ( AC_1 , O_HS16_L0_TX64_S0_SD64_N , output2 , X ) , " & -- AC
   " 266 ( BC_4 , I_HS16_L0_RX64_S0_SD64_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 267 ( BC_4 , I_HS16_L0_RX64_S0_SD64_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 268 ( AC_1 , O_HS16_L1_TX65_S0_SD65_P , output2 , X ) , " & -- AC
   " 269 ( AC_1 , O_HS16_L1_TX65_S0_SD65_N , output2 , X ) , " & -- AC
   " 270 ( BC_4 , I_HS16_L1_RX65_S0_SD65_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 271 ( BC_4 , I_HS16_L1_RX65_S0_SD65_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 272 ( AC_1 , O_HS16_L2_TX66_S0_SD66_P , output2 , X ) , " & -- AC
   " 273 ( AC_1 , O_HS16_L2_TX66_S0_SD66_N , output2 , X ) , " & -- AC
   " 274 ( BC_4 , I_HS16_L2_RX66_S0_SD66_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 275 ( BC_4 , I_HS16_L2_RX66_S0_SD66_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 276 ( AC_1 , O_HS16_L3_TX67_S0_SD67_P , output2 , X ) , " & -- AC
   " 277 ( AC_1 , O_HS16_L3_TX67_S0_SD67_N , output2 , X ) , " & -- AC
   " 278 ( BC_4 , I_HS16_L3_RX67_S0_SD67_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 279 ( BC_4 , I_HS16_L3_RX67_S0_SD67_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 280 ( AC_1 , O_HS17_L0_TX68_S0_SD68_P , output2 , X ) , " & -- AC
   " 281 ( AC_1 , O_HS17_L0_TX68_S0_SD68_N , output2 , X ) , " & -- AC
   " 282 ( BC_4 , I_HS17_L0_RX68_S0_SD68_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 283 ( BC_4 , I_HS17_L0_RX68_S0_SD68_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 284 ( AC_1 , O_HS17_L1_TX69_S0_SD69_P , output2 , X ) , " & -- AC
   " 285 ( AC_1 , O_HS17_L1_TX69_S0_SD69_N , output2 , X ) , " & -- AC
   " 286 ( BC_4 , I_HS17_L1_RX69_S0_SD69_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 287 ( BC_4 , I_HS17_L1_RX69_S0_SD69_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 288 ( AC_1 , O_HS17_L2_TX70_S0_SD70_P , output2 , X ) , " & -- AC
   " 289 ( AC_1 , O_HS17_L2_TX70_S0_SD70_N , output2 , X ) , " & -- AC
   " 290 ( BC_4 , I_HS17_L2_RX70_S0_SD70_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 291 ( BC_4 , I_HS17_L2_RX70_S0_SD70_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 292 ( AC_1 , O_HS17_L3_TX71_S0_SD71_P , output2 , X ) , " & -- AC
   " 293 ( AC_1 , O_HS17_L3_TX71_S0_SD71_N , output2 , X ) , " & -- AC
   " 294 ( BC_4 , I_HS17_L3_RX71_S0_SD71_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 295 ( BC_4 , I_HS17_L3_RX71_S0_SD71_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 296 ( BC_7 , I_PTP_SYNC_SLAVE , bidir , X , 297 , 0 , Z ) , " &
   " 297 ( BC_1 , * , control , 0 ) , " &
   " 298 ( BC_7 , B_PTP_SYNC_MASTER , bidir , X , 299 , 0 , Z ) , " &
   " 299 ( BC_1 , * , control , 0 ) , " &
   " 300 ( BC_4 , I_PCIE_REFCLK_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 301 ( BC_4 , I_PCIE_REFCLK_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 302 ( BC_4 , I_MM_REFCLK_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 303 ( BC_4 , I_MM_REFCLK_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 304 ( BC_4 , I_FC_REFCLK_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 305 ( BC_4 , I_FC_REFCLK_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 306 ( BC_4 , I_CORE_REFCLK_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 307 ( BC_4 , I_CORE_REFCLK_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 308 ( BC_1 , I_PLL_OBS_EN , input , 0 ) , " &
   " 309 ( BC_7 , I_PCIE_USR_DRV_EN , bidir , X , 310 , 0 , Z ) , " &
   " 310 ( BC_1 , * , control , 0 ) , " &
   " 311 ( BC_1 , I_PCIE_PLL_RST_N , input , 0 ) , " &
   " 312 ( BC_7 , I_PCIE_PLL_BYP , bidir , X , 313 , 0 , Z ) , " &
   " 313 ( BC_1 , * , control , 0 ) , " &
   " 314 ( BC_1 , I_PCIE_PE_RST_N , input , 0 ) , " &
   " 315 ( BC_1 , I_PCIE_CORE_RST_N , input , 0 ) , " &
   " 316 ( BC_1 , O_CLK_OBS0_P , output3 , X , 317 , 0 , Z ) , " &
   " 317 ( BC_1 , * , control , 0 ) , " &
   " 318 ( BC_7 , B_I2C_DATA , bidir , X , 319 , 0 , Z ) , " &
   " 319 ( BC_1 , * , control , 0 ) , " &
   " 320 ( BC_7 , B_I2C_CLK , bidir , X , 321 , 0 , Z ) , " &
   " 321 ( BC_1 , * , control , 0 ) , " &
   " 322 ( BC_1 , I_CORE_RST_N , input , 0 ) , " &
   " 323 ( BC_1 , I_CORE_PLL_RST_N , input , 0 ) , " &
   " 324 ( BC_7 , I_CORE_PLL_BYP , bidir , X , 325 , 0 , Z ) , " &
   " 325 ( BC_1 , * , control , 0 ) , " &
   " 326 ( BC_7 , I_CORE_FREQ_SEL_1 , bidir , X , 327 , 0 , Z ) , " &
   " 327 ( BC_1 , * , control , 0 ) , " &
   " 328 ( BC_7 , I_CORE_FREQ_SEL_0 , bidir , X , 329 , 0 , Z ) , " &
   " 329 ( BC_1 , * , control , 0 ) , " &
   " 330 ( BC_1 , I_CLK_OBS_EN , input , 0 ) , " &
   " 331 ( AC_1 , O_HS18_L0_TX0_S1_SD72_P , output2 , X ) , " & -- AC
   " 332 ( AC_1 , O_HS18_L0_TX0_S1_SD72_N , output2 , X ) , " & -- AC
   " 333 ( BC_4 , I_HS18_L0_RX0_S1_SD72_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 334 ( BC_4 , I_HS18_L0_RX0_S1_SD72_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 335 ( AC_1 , O_HS18_L1_TX1_S1_SD73_P , output2 , X ) , " & -- AC
   " 336 ( AC_1 , O_HS18_L1_TX1_S1_SD73_N , output2 , X ) , " & -- AC
   " 337 ( BC_4 , I_HS18_L1_RX1_S1_SD73_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 338 ( BC_4 , I_HS18_L1_RX1_S1_SD73_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 339 ( AC_1 , O_HS18_L2_TX2_S1_SD74_P , output2 , X ) , " & -- AC
   " 340 ( AC_1 , O_HS18_L2_TX2_S1_SD74_N , output2 , X ) , " & -- AC
   " 341 ( BC_4 , I_HS18_L2_RX2_S1_SD74_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 342 ( BC_4 , I_HS18_L2_RX2_S1_SD74_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 343 ( AC_1 , O_HS18_L3_TX3_S1_SD75_P , output2 , X ) , " & -- AC
   " 344 ( AC_1 , O_HS18_L3_TX3_S1_SD75_N , output2 , X ) , " & -- AC
   " 345 ( BC_4 , I_HS18_L3_RX3_S1_SD75_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 346 ( BC_4 , I_HS18_L3_RX3_S1_SD75_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 347 ( AC_1 , O_HS19_L0_TX4_S1_SD76_P , output2 , X ) , " & -- AC
   " 348 ( AC_1 , O_HS19_L0_TX4_S1_SD76_N , output2 , X ) , " & -- AC
   " 349 ( BC_4 , I_HS19_L0_RX4_S1_SD76_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 350 ( BC_4 , I_HS19_L0_RX4_S1_SD76_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 351 ( AC_1 , O_HS19_L1_TX5_S1_SD77_P , output2 , X ) , " & -- AC
   " 352 ( AC_1 , O_HS19_L1_TX5_S1_SD77_N , output2 , X ) , " & -- AC
   " 353 ( BC_4 , I_HS19_L1_RX5_S1_SD77_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 354 ( BC_4 , I_HS19_L1_RX5_S1_SD77_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 355 ( AC_1 , O_HS19_L2_TX6_S1_SD78_P , output2 , X ) , " & -- AC
   " 356 ( AC_1 , O_HS19_L2_TX6_S1_SD78_N , output2 , X ) , " & -- AC
   " 357 ( BC_4 , I_HS19_L2_RX6_S1_SD78_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 358 ( BC_4 , I_HS19_L2_RX6_S1_SD78_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 359 ( AC_1 , O_HS19_L3_TX7_S1_SD79_P , output2 , X ) , " & -- AC
   " 360 ( AC_1 , O_HS19_L3_TX7_S1_SD79_N , output2 , X ) , " & -- AC
   " 361 ( BC_4 , I_HS19_L3_RX7_S1_SD79_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 362 ( BC_4 , I_HS19_L3_RX7_S1_SD79_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 363 ( AC_1 , O_HS20_L0_TX8_S1_SD80_P , output2 , X ) , " & -- AC
   " 364 ( AC_1 , O_HS20_L0_TX8_S1_SD80_N , output2 , X ) , " & -- AC
   " 365 ( BC_4 , I_HS20_L0_RX8_S1_SD80_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 366 ( BC_4 , I_HS20_L0_RX8_S1_SD80_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 367 ( AC_1 , O_HS20_L1_TX9_S1_SD81_P , output2 , X ) , " & -- AC
   " 368 ( AC_1 , O_HS20_L1_TX9_S1_SD81_N , output2 , X ) , " & -- AC
   " 369 ( BC_4 , I_HS20_L1_RX9_S1_SD81_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 370 ( BC_4 , I_HS20_L1_RX9_S1_SD81_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 371 ( AC_1 , O_HS20_L2_TX10_S1_SD82_P , output2 , X ) , " & -- AC
   " 372 ( AC_1 , O_HS20_L2_TX10_S1_SD82_N , output2 , X ) , " & -- AC
   " 373 ( BC_4 , I_HS20_L2_RX10_S1_SD82_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 374 ( BC_4 , I_HS20_L2_RX10_S1_SD82_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 375 ( AC_1 , O_HS20_L3_TX11_S1_SD83_P , output2 , X ) , " & -- AC
   " 376 ( AC_1 , O_HS20_L3_TX11_S1_SD83_N , output2 , X ) , " & -- AC
   " 377 ( BC_4 , I_HS20_L3_RX11_S1_SD83_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 378 ( BC_4 , I_HS20_L3_RX11_S1_SD83_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 379 ( AC_1 , O_HS21_L0_TX12_S1_SD84_P , output2 , X ) , " & -- AC
   " 380 ( AC_1 , O_HS21_L0_TX12_S1_SD84_N , output2 , X ) , " & -- AC
   " 381 ( BC_4 , I_HS21_L0_RX12_S1_SD84_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 382 ( BC_4 , I_HS21_L0_RX12_S1_SD84_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 383 ( AC_1 , O_HS21_L1_TX13_S1_SD85_P , output2 , X ) , " & -- AC
   " 384 ( AC_1 , O_HS21_L1_TX13_S1_SD85_N , output2 , X ) , " & -- AC
   " 385 ( BC_4 , I_HS21_L1_RX13_S1_SD85_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 386 ( BC_4 , I_HS21_L1_RX13_S1_SD85_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 387 ( AC_1 , O_HS21_L2_TX14_S1_SD86_P , output2 , X ) , " & -- AC
   " 388 ( AC_1 , O_HS21_L2_TX14_S1_SD86_N , output2 , X ) , " & -- AC
   " 389 ( BC_4 , I_HS21_L2_RX14_S1_SD86_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 390 ( BC_4 , I_HS21_L2_RX14_S1_SD86_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 391 ( AC_1 , O_HS21_L3_TX15_S1_SD87_P , output2 , X ) , " & -- AC
   " 392 ( AC_1 , O_HS21_L3_TX15_S1_SD87_N , output2 , X ) , " & -- AC
   " 393 ( BC_4 , I_HS21_L3_RX15_S1_SD87_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 394 ( BC_4 , I_HS21_L3_RX15_S1_SD87_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 395 ( AC_1 , O_HS22_L0_TX16_S1_SD88_P , output2 , X ) , " & -- AC
   " 396 ( AC_1 , O_HS22_L0_TX16_S1_SD88_N , output2 , X ) , " & -- AC
   " 397 ( BC_4 , I_HS22_L0_RX16_S1_SD88_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 398 ( BC_4 , I_HS22_L0_RX16_S1_SD88_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 399 ( AC_1 , O_HS22_L1_TX17_S1_SD89_P , output2 , X ) , " & -- AC
   " 400 ( AC_1 , O_HS22_L1_TX17_S1_SD89_N , output2 , X ) , " & -- AC
   " 401 ( BC_4 , I_HS22_L1_RX17_S1_SD89_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 402 ( BC_4 , I_HS22_L1_RX17_S1_SD89_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 403 ( AC_1 , O_HS22_L2_TX18_S1_SD90_P , output2 , X ) , " & -- AC
   " 404 ( AC_1 , O_HS22_L2_TX18_S1_SD90_N , output2 , X ) , " & -- AC
   " 405 ( BC_4 , I_HS22_L2_RX18_S1_SD90_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 406 ( BC_4 , I_HS22_L2_RX18_S1_SD90_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 407 ( AC_1 , O_HS22_L3_TX19_S1_SD91_P , output2 , X ) , " & -- AC
   " 408 ( AC_1 , O_HS22_L3_TX19_S1_SD91_N , output2 , X ) , " & -- AC
   " 409 ( BC_4 , I_HS22_L3_RX19_S1_SD91_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 410 ( BC_4 , I_HS22_L3_RX19_S1_SD91_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 411 ( AC_1 , O_HS23_L0_TX20_S1_SD92_P , output2 , X ) , " & -- AC
   " 412 ( AC_1 , O_HS23_L0_TX20_S1_SD92_N , output2 , X ) , " & -- AC
   " 413 ( BC_4 , I_HS23_L0_RX20_S1_SD92_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 414 ( BC_4 , I_HS23_L0_RX20_S1_SD92_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 415 ( AC_1 , O_HS23_L1_TX21_S1_SD93_P , output2 , X ) , " & -- AC
   " 416 ( AC_1 , O_HS23_L1_TX21_S1_SD93_N , output2 , X ) , " & -- AC
   " 417 ( BC_4 , I_HS23_L1_RX21_S1_SD93_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 418 ( BC_4 , I_HS23_L1_RX21_S1_SD93_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 419 ( AC_1 , O_HS23_L2_TX22_S1_SD94_P , output2 , X ) , " & -- AC
   " 420 ( AC_1 , O_HS23_L2_TX22_S1_SD94_N , output2 , X ) , " & -- AC
   " 421 ( BC_4 , I_HS23_L2_RX22_S1_SD94_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 422 ( BC_4 , I_HS23_L2_RX22_S1_SD94_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 423 ( AC_1 , O_HS23_L3_TX23_S1_SD95_P , output2 , X ) , " & -- AC
   " 424 ( AC_1 , O_HS23_L3_TX23_S1_SD95_N , output2 , X ) , " & -- AC
   " 425 ( BC_4 , I_HS23_L3_RX23_S1_SD95_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 426 ( BC_4 , I_HS23_L3_RX23_S1_SD95_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 427 ( AC_1 , O_HS24_L0_TX24_S1_SD96_P , output2 , X ) , " & -- AC
   " 428 ( AC_1 , O_HS24_L0_TX24_S1_SD96_N , output2 , X ) , " & -- AC
   " 429 ( BC_4 , I_HS24_L0_RX24_S1_SD96_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 430 ( BC_4 , I_HS24_L0_RX24_S1_SD96_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 431 ( AC_1 , O_HS24_L1_TX25_S1_SD97_P , output2 , X ) , " & -- AC
   " 432 ( AC_1 , O_HS24_L1_TX25_S1_SD97_N , output2 , X ) , " & -- AC
   " 433 ( BC_4 , I_HS24_L1_RX25_S1_SD97_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 434 ( BC_4 , I_HS24_L1_RX25_S1_SD97_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 435 ( AC_1 , O_HS24_L2_TX26_S1_SD98_P , output2 , X ) , " & -- AC
   " 436 ( AC_1 , O_HS24_L2_TX26_S1_SD98_N , output2 , X ) , " & -- AC
   " 437 ( BC_4 , I_HS24_L2_RX26_S1_SD98_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 438 ( BC_4 , I_HS24_L2_RX26_S1_SD98_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 439 ( AC_1 , O_HS24_L3_TX27_S1_SD99_P , output2 , X ) , " & -- AC
   " 440 ( AC_1 , O_HS24_L3_TX27_S1_SD99_N , output2 , X ) , " & -- AC
   " 441 ( BC_4 , I_HS24_L3_RX27_S1_SD99_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 442 ( BC_4 , I_HS24_L3_RX27_S1_SD99_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 443 ( AC_1 , O_HS25_L0_TX28_S1_SD100_P , output2 , X ) , " & -- AC
   " 444 ( AC_1 , O_HS25_L0_TX28_S1_SD100_N , output2 , X ) , " & -- AC
   " 445 ( BC_4 , I_HS25_L0_RX28_S1_SD100_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 446 ( BC_4 , I_HS25_L0_RX28_S1_SD100_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 447 ( AC_1 , O_HS25_L1_TX29_S1_SD101_P , output2 , X ) , " & -- AC
   " 448 ( AC_1 , O_HS25_L1_TX29_S1_SD101_N , output2 , X ) , " & -- AC
   " 449 ( BC_4 , I_HS25_L1_RX29_S1_SD101_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 450 ( BC_4 , I_HS25_L1_RX29_S1_SD101_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 451 ( AC_1 , O_HS25_L2_TX30_S1_SD102_P , output2 , X ) , " & -- AC
   " 452 ( AC_1 , O_HS25_L2_TX30_S1_SD102_N , output2 , X ) , " & -- AC
   " 453 ( BC_4 , I_HS25_L2_RX30_S1_SD102_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 454 ( BC_4 , I_HS25_L2_RX30_S1_SD102_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 455 ( AC_1 , O_HS25_L3_TX31_S1_SD103_P , output2 , X ) , " & -- AC
   " 456 ( AC_1 , O_HS25_L3_TX31_S1_SD103_N , output2 , X ) , " & -- AC
   " 457 ( BC_4 , I_HS25_L3_RX31_S1_SD103_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 458 ( BC_4 , I_HS25_L3_RX31_S1_SD103_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 459 ( AC_1 , O_HS26_L0_TX32_S1_SD104_P , output2 , X ) , " & -- AC
   " 460 ( AC_1 , O_HS26_L0_TX32_S1_SD104_N , output2 , X ) , " & -- AC
   " 461 ( BC_4 , I_HS26_L0_RX32_S1_SD104_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 462 ( BC_4 , I_HS26_L0_RX32_S1_SD104_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 463 ( AC_1 , O_HS26_L1_TX33_S1_SD105_P , output2 , X ) , " & -- AC
   " 464 ( AC_1 , O_HS26_L1_TX33_S1_SD105_N , output2 , X ) , " & -- AC
   " 465 ( BC_4 , I_HS26_L1_RX33_S1_SD105_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 466 ( BC_4 , I_HS26_L1_RX33_S1_SD105_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 467 ( AC_1 , O_HS26_L2_TX34_S1_SD106_P , output2 , X ) , " & -- AC
   " 468 ( AC_1 , O_HS26_L2_TX34_S1_SD106_N , output2 , X ) , " & -- AC
   " 469 ( BC_4 , I_HS26_L2_RX34_S1_SD106_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 470 ( BC_4 , I_HS26_L2_RX34_S1_SD106_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 471 ( AC_1 , O_HS26_L3_TX35_S1_SD107_P , output2 , X ) , " & -- AC
   " 472 ( AC_1 , O_HS26_L3_TX35_S1_SD107_N , output2 , X ) , " & -- AC
   " 473 ( BC_4 , I_HS26_L3_RX35_S1_SD107_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 474 ( BC_4 , I_HS26_L3_RX35_S1_SD107_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 475 ( AC_1 , O_HS27_L0_TX36_S1_SD108_P , output2 , X ) , " & -- AC
   " 476 ( AC_1 , O_HS27_L0_TX36_S1_SD108_N , output2 , X ) , " & -- AC
   " 477 ( BC_4 , I_HS27_L0_RX36_S1_SD108_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 478 ( BC_4 , I_HS27_L0_RX36_S1_SD108_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 479 ( AC_1 , O_HS27_L1_TX37_S1_SD109_P , output2 , X ) , " & -- AC
   " 480 ( AC_1 , O_HS27_L1_TX37_S1_SD109_N , output2 , X ) , " & -- AC
   " 481 ( BC_4 , I_HS27_L1_RX37_S1_SD109_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 482 ( BC_4 , I_HS27_L1_RX37_S1_SD109_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 483 ( AC_1 , O_HS27_L2_TX38_S1_SD110_P , output2 , X ) , " & -- AC
   " 484 ( AC_1 , O_HS27_L2_TX38_S1_SD110_N , output2 , X ) , " & -- AC
   " 485 ( BC_4 , I_HS27_L2_RX38_S1_SD110_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 486 ( BC_4 , I_HS27_L2_RX38_S1_SD110_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 487 ( AC_1 , O_HS27_L3_TX39_S1_SD111_P , output2 , X ) , " & -- AC
   " 488 ( AC_1 , O_HS27_L3_TX39_S1_SD111_N , output2 , X ) , " & -- AC
   " 489 ( BC_4 , I_HS27_L3_RX39_S1_SD111_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 490 ( BC_4 , I_HS27_L3_RX39_S1_SD111_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 491 ( AC_1 , O_HS28_L0_TX40_S1_SD112_P , output2 , X ) , " & -- AC
   " 492 ( AC_1 , O_HS28_L0_TX40_S1_SD112_N , output2 , X ) , " & -- AC
   " 493 ( BC_4 , I_HS28_L0_RX40_S1_SD112_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 494 ( BC_4 , I_HS28_L0_RX40_S1_SD112_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 495 ( AC_1 , O_HS28_L1_TX41_S1_SD113_P , output2 , X ) , " & -- AC
   " 496 ( AC_1 , O_HS28_L1_TX41_S1_SD113_N , output2 , X ) , " & -- AC
   " 497 ( BC_4 , I_HS28_L1_RX41_S1_SD113_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 498 ( BC_4 , I_HS28_L1_RX41_S1_SD113_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 499 ( AC_1 , O_HS28_L2_TX42_S1_SD114_P , output2 , X ) , " & -- AC
   " 500 ( AC_1 , O_HS28_L2_TX42_S1_SD114_N , output2 , X ) , " & -- AC
   " 501 ( BC_4 , I_HS28_L2_RX42_S1_SD114_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 502 ( BC_4 , I_HS28_L2_RX42_S1_SD114_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 503 ( AC_1 , O_HS28_L3_TX43_S1_SD115_P , output2 , X ) , " & -- AC
   " 504 ( AC_1 , O_HS28_L3_TX43_S1_SD115_N , output2 , X ) , " & -- AC
   " 505 ( BC_4 , I_HS28_L3_RX43_S1_SD115_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 506 ( BC_4 , I_HS28_L3_RX43_S1_SD115_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 507 ( AC_1 , O_HS29_L0_TX44_S1_SD116_P , output2 , X ) , " & -- AC
   " 508 ( AC_1 , O_HS29_L0_TX44_S1_SD116_N , output2 , X ) , " & -- AC
   " 509 ( BC_4 , I_HS29_L0_RX44_S1_SD116_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 510 ( BC_4 , I_HS29_L0_RX44_S1_SD116_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 511 ( AC_1 , O_HS29_L1_TX45_S1_SD117_P , output2 , X ) , " & -- AC
   " 512 ( AC_1 , O_HS29_L1_TX45_S1_SD117_N , output2 , X ) , " & -- AC
   " 513 ( BC_4 , I_HS29_L1_RX45_S1_SD117_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 514 ( BC_4 , I_HS29_L1_RX45_S1_SD117_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 515 ( AC_1 , O_HS29_L2_TX46_S1_SD118_P , output2 , X ) , " & -- AC
   " 516 ( AC_1 , O_HS29_L2_TX46_S1_SD118_N , output2 , X ) , " & -- AC
   " 517 ( BC_4 , I_HS29_L2_RX46_S1_SD118_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 518 ( BC_4 , I_HS29_L2_RX46_S1_SD118_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 519 ( AC_1 , O_HS29_L3_TX47_S1_SD119_P , output2 , X ) , " & -- AC
   " 520 ( AC_1 , O_HS29_L3_TX47_S1_SD119_N , output2 , X ) , " & -- AC
   " 521 ( BC_4 , I_HS29_L3_RX47_S1_SD119_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 522 ( BC_4 , I_HS29_L3_RX47_S1_SD119_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 523 ( AC_1 , O_HS30_L0_TX48_S1_SD120_P , output2 , X ) , " & -- AC
   " 524 ( AC_1 , O_HS30_L0_TX48_S1_SD120_N , output2 , X ) , " & -- AC
   " 525 ( BC_4 , I_HS30_L0_RX48_S1_SD120_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 526 ( BC_4 , I_HS30_L0_RX48_S1_SD120_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 527 ( AC_1 , O_HS30_L1_TX49_S1_SD121_P , output2 , X ) , " & -- AC
   " 528 ( AC_1 , O_HS30_L1_TX49_S1_SD121_N , output2 , X ) , " & -- AC
   " 529 ( BC_4 , I_HS30_L1_RX49_S1_SD121_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 530 ( BC_4 , I_HS30_L1_RX49_S1_SD121_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 531 ( AC_1 , O_HS30_L2_TX50_S1_SD122_P , output2 , X ) , " & -- AC
   " 532 ( AC_1 , O_HS30_L2_TX50_S1_SD122_N , output2 , X ) , " & -- AC
   " 533 ( BC_4 , I_HS30_L2_RX50_S1_SD122_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 534 ( BC_4 , I_HS30_L2_RX50_S1_SD122_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 535 ( AC_1 , O_HS30_L3_TX51_S1_SD123_P , output2 , X ) , " & -- AC
   " 536 ( AC_1 , O_HS30_L3_TX51_S1_SD123_N , output2 , X ) , " & -- AC
   " 537 ( BC_4 , I_HS30_L3_RX51_S1_SD123_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 538 ( BC_4 , I_HS30_L3_RX51_S1_SD123_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 539 ( AC_1 , O_HS31_L0_TX52_S1_SD124_P , output2 , X ) , " & -- AC
   " 540 ( AC_1 , O_HS31_L0_TX52_S1_SD124_N , output2 , X ) , " & -- AC
   " 541 ( BC_4 , I_HS31_L0_RX52_S1_SD124_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 542 ( BC_4 , I_HS31_L0_RX52_S1_SD124_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 543 ( AC_1 , O_HS31_L1_TX53_S1_SD125_P , output2 , X ) , " & -- AC
   " 544 ( AC_1 , O_HS31_L1_TX53_S1_SD125_N , output2 , X ) , " & -- AC
   " 545 ( BC_4 , I_HS31_L1_RX53_S1_SD125_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 546 ( BC_4 , I_HS31_L1_RX53_S1_SD125_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 547 ( AC_1 , O_HS31_L2_TX54_S1_SD126_P , output2 , X ) , " & -- AC
   " 548 ( AC_1 , O_HS31_L2_TX54_S1_SD126_N , output2 , X ) , " & -- AC
   " 549 ( BC_4 , I_HS31_L2_RX54_S1_SD126_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 550 ( BC_4 , I_HS31_L2_RX54_S1_SD126_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 551 ( AC_1 , O_HS31_L3_TX55_S1_SD127_P , output2 , X ) , " & -- AC
   " 552 ( AC_1 , O_HS31_L3_TX55_S1_SD127_N , output2 , X ) , " & -- AC
   " 553 ( BC_4 , I_HS31_L3_RX55_S1_SD127_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 554 ( BC_4 , I_HS31_L3_RX55_S1_SD127_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 555 ( AC_1 , O_HS32_L0_TX56_S1_SD128_P , output2 , X ) , " & -- AC
   " 556 ( AC_1 , O_HS32_L0_TX56_S1_SD128_N , output2 , X ) , " & -- AC
   " 557 ( BC_4 , I_HS32_L0_RX56_S1_SD128_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 558 ( BC_4 , I_HS32_L0_RX56_S1_SD128_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 559 ( AC_1 , O_HS32_L1_TX57_S1_SD129_P , output2 , X ) , " & -- AC
   " 560 ( AC_1 , O_HS32_L1_TX57_S1_SD129_N , output2 , X ) , " & -- AC
   " 561 ( BC_4 , I_HS32_L1_RX57_S1_SD129_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 562 ( BC_4 , I_HS32_L1_RX57_S1_SD129_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 563 ( AC_1 , O_HS32_L2_TX58_S1_SD130_P , output2 , X ) , " & -- AC
   " 564 ( AC_1 , O_HS32_L2_TX58_S1_SD130_N , output2 , X ) , " & -- AC
   " 565 ( BC_4 , I_HS32_L2_RX58_S1_SD130_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 566 ( BC_4 , I_HS32_L2_RX58_S1_SD130_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 567 ( AC_1 , O_HS32_L3_TX59_S1_SD131_P , output2 , X ) , " & -- AC
   " 568 ( AC_1 , O_HS32_L3_TX59_S1_SD131_N , output2 , X ) , " & -- AC
   " 569 ( BC_4 , I_HS32_L3_RX59_S1_SD131_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 570 ( BC_4 , I_HS32_L3_RX59_S1_SD131_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 571 ( AC_1 , O_HS33_L0_TX60_S1_SD132_P , output2 , X ) , " & -- AC
   " 572 ( AC_1 , O_HS33_L0_TX60_S1_SD132_N , output2 , X ) , " & -- AC
   " 573 ( BC_4 , I_HS33_L0_RX60_S1_SD132_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 574 ( BC_4 , I_HS33_L0_RX60_S1_SD132_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 575 ( AC_1 , O_HS33_L1_TX61_S1_SD133_P , output2 , X ) , " & -- AC
   " 576 ( AC_1 , O_HS33_L1_TX61_S1_SD133_N , output2 , X ) , " & -- AC
   " 577 ( BC_4 , I_HS33_L1_RX61_S1_SD133_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 578 ( BC_4 , I_HS33_L1_RX61_S1_SD133_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 579 ( AC_1 , O_HS33_L2_TX62_S1_SD134_P , output2 , X ) , " & -- AC
   " 580 ( AC_1 , O_HS33_L2_TX62_S1_SD134_N , output2 , X ) , " & -- AC
   " 581 ( BC_4 , I_HS33_L2_RX62_S1_SD134_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 582 ( BC_4 , I_HS33_L2_RX62_S1_SD134_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 583 ( AC_1 , O_HS33_L3_TX63_S1_SD135_P , output2 , X ) , " & -- AC
   " 584 ( AC_1 , O_HS33_L3_TX63_S1_SD135_N , output2 , X ) , " & -- AC
   " 585 ( BC_4 , I_HS33_L3_RX63_S1_SD135_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 586 ( BC_4 , I_HS33_L3_RX63_S1_SD135_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 587 ( AC_1 , O_HS34_L0_TX64_S1_SD136_P , output2 , X ) , " & -- AC
   " 588 ( AC_1 , O_HS34_L0_TX64_S1_SD136_N , output2 , X ) , " & -- AC
   " 589 ( BC_4 , I_HS34_L0_RX64_S1_SD136_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 590 ( BC_4 , I_HS34_L0_RX64_S1_SD136_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 591 ( AC_1 , O_HS34_L1_TX65_S1_SD137_P , output2 , X ) , " & -- AC
   " 592 ( AC_1 , O_HS34_L1_TX65_S1_SD137_N , output2 , X ) , " & -- AC
   " 593 ( BC_4 , I_HS34_L1_RX65_S1_SD137_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 594 ( BC_4 , I_HS34_L1_RX65_S1_SD137_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 595 ( AC_1 , O_HS34_L2_TX66_S1_SD138_P , output2 , X ) , " & -- AC
   " 596 ( AC_1 , O_HS34_L2_TX66_S1_SD138_N , output2 , X ) , " & -- AC
   " 597 ( BC_4 , I_HS34_L2_RX66_S1_SD138_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 598 ( BC_4 , I_HS34_L2_RX66_S1_SD138_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 599 ( AC_1 , O_HS34_L3_TX67_S1_SD139_P , output2 , X ) , " & -- AC
   " 600 ( AC_1 , O_HS34_L3_TX67_S1_SD139_N , output2 , X ) , " & -- AC
   " 601 ( BC_4 , I_HS34_L3_RX67_S1_SD139_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 602 ( BC_4 , I_HS34_L3_RX67_S1_SD139_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 603 ( AC_1 , O_HS35_L0_TX68_S1_SD140_P , output2 , X ) , " & -- AC
   " 604 ( AC_1 , O_HS35_L0_TX68_S1_SD140_N , output2 , X ) , " & -- AC
   " 605 ( BC_4 , I_HS35_L0_RX68_S1_SD140_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 606 ( BC_4 , I_HS35_L0_RX68_S1_SD140_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 607 ( AC_1 , O_HS35_L1_TX69_S1_SD141_P , output2 , X ) , " & -- AC
   " 608 ( AC_1 , O_HS35_L1_TX69_S1_SD141_N , output2 , X ) , " & -- AC
   " 609 ( BC_4 , I_HS35_L1_RX69_S1_SD141_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 610 ( BC_4 , I_HS35_L1_RX69_S1_SD141_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 611 ( AC_1 , O_HS35_L2_TX70_S1_SD142_P , output2 , X ) , " & -- AC
   " 612 ( AC_1 , O_HS35_L2_TX70_S1_SD142_N , output2 , X ) , " & -- AC
   " 613 ( BC_4 , I_HS35_L2_RX70_S1_SD142_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 614 ( BC_4 , I_HS35_L2_RX70_S1_SD142_N , OBSERVE_ONLY , X ) , " & -- AC Input
   " 615 ( AC_1 , O_HS35_L3_TX71_S1_SD143_P , output2 , X ) , " & -- AC
   " 616 ( AC_1 , O_HS35_L3_TX71_S1_SD143_N , output2 , X ) , " & -- AC
   " 617 ( BC_4 , I_HS35_L3_RX71_S1_SD143_P , OBSERVE_ONLY , X ) , " & -- AC Input
   " 618 ( BC_4 , I_HS35_L3_RX71_S1_SD143_N , OBSERVE_ONLY , X ) " ; -- AC Input

  -- ACEXTEST requirements
  attribute AIO_Component_Conformance of hea_top : entity is "STD_1149_6_2003" ;
  attribute AIO_EXTEST_Pulse_Execution of hea_top : entity is "Wait_Duration 5.0e-6" ;
  attribute AIO_Pin_Behavior of hea_top : entity is
   "I_CORE_REFCLK_P[307]  :  HP_time=250.0e-9 On_Chip ; " &
   "I_FC_REFCLK_P[305]  :  HP_time=250.0e-9 On_Chip ; " &
   "I_HS0_L0_RX0_S0_SD0_N[11]  :  HP_time=8.5e-9 ; " &
   "I_HS0_L0_RX0_S0_SD0_P[10]  :  HP_time=8.5e-9 ; " &
   "I_HS0_L1_RX1_S0_SD1_N[15]  :  HP_time=8.5e-9 ; " &
   "I_HS0_L1_RX1_S0_SD1_P[14]  :  HP_time=8.5e-9 ; " &
   "I_HS0_L2_RX2_S0_SD2_N[19]  :  HP_time=8.5e-9 ; " &
   "I_HS0_L2_RX2_S0_SD2_P[18]  :  HP_time=8.5e-9 ; " &
   "I_HS0_L3_RX3_S0_SD3_N[23]  :  HP_time=8.5e-9 ; " &
   "I_HS0_L3_RX3_S0_SD3_P[22]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L0_RX40_S0_SD40_N[171]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L0_RX40_S0_SD40_P[170]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L1_RX41_S0_SD41_N[175]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L1_RX41_S0_SD41_P[174]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L2_RX42_S0_SD42_N[179]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L2_RX42_S0_SD42_P[178]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L3_RX43_S0_SD43_N[183]  :  HP_time=8.5e-9 ; " &
   "I_HS10_L3_RX43_S0_SD43_P[182]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L0_RX44_S0_SD44_N[187]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L0_RX44_S0_SD44_P[186]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L1_RX45_S0_SD45_N[191]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L1_RX45_S0_SD45_P[190]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L2_RX46_S0_SD46_N[195]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L2_RX46_S0_SD46_P[194]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L3_RX47_S0_SD47_N[199]  :  HP_time=8.5e-9 ; " &
   "I_HS11_L3_RX47_S0_SD47_P[198]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L0_RX48_S0_SD48_N[203]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L0_RX48_S0_SD48_P[202]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L1_RX49_S0_SD49_N[207]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L1_RX49_S0_SD49_P[206]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L2_RX50_S0_SD50_N[211]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L2_RX50_S0_SD50_P[210]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L3_RX51_S0_SD51_N[215]  :  HP_time=8.5e-9 ; " &
   "I_HS12_L3_RX51_S0_SD51_P[214]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L0_RX52_S0_SD52_N[219]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L0_RX52_S0_SD52_P[218]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L1_RX53_S0_SD53_N[223]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L1_RX53_S0_SD53_P[222]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L2_RX54_S0_SD54_N[227]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L2_RX54_S0_SD54_P[226]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L3_RX55_S0_SD55_N[231]  :  HP_time=8.5e-9 ; " &
   "I_HS13_L3_RX55_S0_SD55_P[230]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L0_RX56_S0_SD56_N[235]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L0_RX56_S0_SD56_P[234]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L1_RX57_S0_SD57_N[239]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L1_RX57_S0_SD57_P[238]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L2_RX58_S0_SD58_N[243]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L2_RX58_S0_SD58_P[242]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L3_RX59_S0_SD59_N[247]  :  HP_time=8.5e-9 ; " &
   "I_HS14_L3_RX59_S0_SD59_P[246]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L0_RX60_S0_SD60_N[251]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L0_RX60_S0_SD60_P[250]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L1_RX61_S0_SD61_N[255]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L1_RX61_S0_SD61_P[254]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L2_RX62_S0_SD62_N[259]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L2_RX62_S0_SD62_P[258]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L3_RX63_S0_SD63_N[263]  :  HP_time=8.5e-9 ; " &
   "I_HS15_L3_RX63_S0_SD63_P[262]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L0_RX64_S0_SD64_N[267]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L0_RX64_S0_SD64_P[266]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L1_RX65_S0_SD65_N[271]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L1_RX65_S0_SD65_P[270]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L2_RX66_S0_SD66_N[275]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L2_RX66_S0_SD66_P[274]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L3_RX67_S0_SD67_N[279]  :  HP_time=8.5e-9 ; " &
   "I_HS16_L3_RX67_S0_SD67_P[278]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L0_RX68_S0_SD68_N[283]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L0_RX68_S0_SD68_P[282]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L1_RX69_S0_SD69_N[287]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L1_RX69_S0_SD69_P[286]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L2_RX70_S0_SD70_N[291]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L2_RX70_S0_SD70_P[290]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L3_RX71_S0_SD71_N[295]  :  HP_time=8.5e-9 ; " &
   "I_HS17_L3_RX71_S0_SD71_P[294]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L0_RX0_S1_SD72_N[334]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L0_RX0_S1_SD72_P[333]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L1_RX1_S1_SD73_N[338]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L1_RX1_S1_SD73_P[337]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L2_RX2_S1_SD74_N[342]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L2_RX2_S1_SD74_P[341]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L3_RX3_S1_SD75_N[346]  :  HP_time=8.5e-9 ; " &
   "I_HS18_L3_RX3_S1_SD75_P[345]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L0_RX4_S1_SD76_N[350]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L0_RX4_S1_SD76_P[349]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L1_RX5_S1_SD77_N[354]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L1_RX5_S1_SD77_P[353]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L2_RX6_S1_SD78_N[358]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L2_RX6_S1_SD78_P[357]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L3_RX7_S1_SD79_N[362]  :  HP_time=8.5e-9 ; " &
   "I_HS19_L3_RX7_S1_SD79_P[361]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L0_RX4_S0_SD4_N[27]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L0_RX4_S0_SD4_P[26]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L1_RX5_S0_SD5_N[31]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L1_RX5_S0_SD5_P[30]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L2_RX6_S0_SD6_N[35]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L2_RX6_S0_SD6_P[34]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L3_RX7_S0_SD7_N[39]  :  HP_time=8.5e-9 ; " &
   "I_HS1_L3_RX7_S0_SD7_P[38]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L0_RX8_S1_SD80_N[366]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L0_RX8_S1_SD80_P[365]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L1_RX9_S1_SD81_N[370]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L1_RX9_S1_SD81_P[369]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L2_RX10_S1_SD82_N[374]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L2_RX10_S1_SD82_P[373]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L3_RX11_S1_SD83_N[378]  :  HP_time=8.5e-9 ; " &
   "I_HS20_L3_RX11_S1_SD83_P[377]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L0_RX12_S1_SD84_N[382]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L0_RX12_S1_SD84_P[381]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L1_RX13_S1_SD85_N[386]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L1_RX13_S1_SD85_P[385]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L2_RX14_S1_SD86_N[390]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L2_RX14_S1_SD86_P[389]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L3_RX15_S1_SD87_N[394]  :  HP_time=8.5e-9 ; " &
   "I_HS21_L3_RX15_S1_SD87_P[393]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L0_RX16_S1_SD88_N[398]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L0_RX16_S1_SD88_P[397]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L1_RX17_S1_SD89_N[402]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L1_RX17_S1_SD89_P[401]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L2_RX18_S1_SD90_N[406]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L2_RX18_S1_SD90_P[405]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L3_RX19_S1_SD91_N[410]  :  HP_time=8.5e-9 ; " &
   "I_HS22_L3_RX19_S1_SD91_P[409]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L0_RX20_S1_SD92_N[414]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L0_RX20_S1_SD92_P[413]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L1_RX21_S1_SD93_N[418]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L1_RX21_S1_SD93_P[417]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L2_RX22_S1_SD94_N[422]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L2_RX22_S1_SD94_P[421]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L3_RX23_S1_SD95_N[426]  :  HP_time=8.5e-9 ; " &
   "I_HS23_L3_RX23_S1_SD95_P[425]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L0_RX24_S1_SD96_N[430]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L0_RX24_S1_SD96_P[429]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L1_RX25_S1_SD97_N[434]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L1_RX25_S1_SD97_P[433]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L2_RX26_S1_SD98_N[438]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L2_RX26_S1_SD98_P[437]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L3_RX27_S1_SD99_N[442]  :  HP_time=8.5e-9 ; " &
   "I_HS24_L3_RX27_S1_SD99_P[441]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L0_RX28_S1_SD100_N[446]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L0_RX28_S1_SD100_P[445]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L1_RX29_S1_SD101_N[450]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L1_RX29_S1_SD101_P[449]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L2_RX30_S1_SD102_N[454]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L2_RX30_S1_SD102_P[453]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L3_RX31_S1_SD103_N[458]  :  HP_time=8.5e-9 ; " &
   "I_HS25_L3_RX31_S1_SD103_P[457]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L0_RX32_S1_SD104_N[462]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L0_RX32_S1_SD104_P[461]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L1_RX33_S1_SD105_N[466]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L1_RX33_S1_SD105_P[465]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L2_RX34_S1_SD106_N[470]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L2_RX34_S1_SD106_P[469]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L3_RX35_S1_SD107_N[474]  :  HP_time=8.5e-9 ; " &
   "I_HS26_L3_RX35_S1_SD107_P[473]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L0_RX36_S1_SD108_N[478]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L0_RX36_S1_SD108_P[477]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L1_RX37_S1_SD109_N[482]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L1_RX37_S1_SD109_P[481]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L2_RX38_S1_SD110_N[486]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L2_RX38_S1_SD110_P[485]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L3_RX39_S1_SD111_N[490]  :  HP_time=8.5e-9 ; " &
   "I_HS27_L3_RX39_S1_SD111_P[489]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L0_RX40_S1_SD112_N[494]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L0_RX40_S1_SD112_P[493]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L1_RX41_S1_SD113_N[498]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L1_RX41_S1_SD113_P[497]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L2_RX42_S1_SD114_N[502]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L2_RX42_S1_SD114_P[501]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L3_RX43_S1_SD115_N[506]  :  HP_time=8.5e-9 ; " &
   "I_HS28_L3_RX43_S1_SD115_P[505]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L0_RX44_S1_SD116_N[510]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L0_RX44_S1_SD116_P[509]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L1_RX45_S1_SD117_N[514]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L1_RX45_S1_SD117_P[513]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L2_RX46_S1_SD118_N[518]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L2_RX46_S1_SD118_P[517]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L3_RX47_S1_SD119_N[522]  :  HP_time=8.5e-9 ; " &
   "I_HS29_L3_RX47_S1_SD119_P[521]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L0_RX8_S0_SD8_N[43]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L0_RX8_S0_SD8_P[42]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L1_RX9_S0_SD9_N[47]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L1_RX9_S0_SD9_P[46]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L2_RX10_S0_SD10_N[51]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L2_RX10_S0_SD10_P[50]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L3_RX11_S0_SD11_N[55]  :  HP_time=8.5e-9 ; " &
   "I_HS2_L3_RX11_S0_SD11_P[54]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L0_RX48_S1_SD120_N[526]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L0_RX48_S1_SD120_P[525]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L1_RX49_S1_SD121_N[530]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L1_RX49_S1_SD121_P[529]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L2_RX50_S1_SD122_N[534]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L2_RX50_S1_SD122_P[533]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L3_RX51_S1_SD123_N[538]  :  HP_time=8.5e-9 ; " &
   "I_HS30_L3_RX51_S1_SD123_P[537]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L0_RX52_S1_SD124_N[542]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L0_RX52_S1_SD124_P[541]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L1_RX53_S1_SD125_N[546]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L1_RX53_S1_SD125_P[545]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L2_RX54_S1_SD126_N[550]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L2_RX54_S1_SD126_P[549]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L3_RX55_S1_SD127_N[554]  :  HP_time=8.5e-9 ; " &
   "I_HS31_L3_RX55_S1_SD127_P[553]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L0_RX56_S1_SD128_N[558]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L0_RX56_S1_SD128_P[557]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L1_RX57_S1_SD129_N[562]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L1_RX57_S1_SD129_P[561]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L2_RX58_S1_SD130_N[566]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L2_RX58_S1_SD130_P[565]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L3_RX59_S1_SD131_N[570]  :  HP_time=8.5e-9 ; " &
   "I_HS32_L3_RX59_S1_SD131_P[569]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L0_RX60_S1_SD132_N[574]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L0_RX60_S1_SD132_P[573]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L1_RX61_S1_SD133_N[578]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L1_RX61_S1_SD133_P[577]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L2_RX62_S1_SD134_N[582]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L2_RX62_S1_SD134_P[581]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L3_RX63_S1_SD135_N[586]  :  HP_time=8.5e-9 ; " &
   "I_HS33_L3_RX63_S1_SD135_P[585]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L0_RX64_S1_SD136_N[590]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L0_RX64_S1_SD136_P[589]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L1_RX65_S1_SD137_N[594]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L1_RX65_S1_SD137_P[593]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L2_RX66_S1_SD138_N[598]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L2_RX66_S1_SD138_P[597]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L3_RX67_S1_SD139_N[602]  :  HP_time=8.5e-9 ; " &
   "I_HS34_L3_RX67_S1_SD139_P[601]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L0_RX68_S1_SD140_N[606]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L0_RX68_S1_SD140_P[605]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L1_RX69_S1_SD141_N[610]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L1_RX69_S1_SD141_P[609]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L2_RX70_S1_SD142_N[614]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L2_RX70_S1_SD142_P[613]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L3_RX71_S1_SD143_N[618]  :  HP_time=8.5e-9 ; " &
   "I_HS35_L3_RX71_S1_SD143_P[617]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L0_RX12_S0_SD12_N[59]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L0_RX12_S0_SD12_P[58]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L1_RX13_S0_SD13_N[63]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L1_RX13_S0_SD13_P[62]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L2_RX14_S0_SD14_N[67]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L2_RX14_S0_SD14_P[66]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L3_RX15_S0_SD15_N[71]  :  HP_time=8.5e-9 ; " &
   "I_HS3_L3_RX15_S0_SD15_P[70]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L0_RX16_S0_SD16_N[75]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L0_RX16_S0_SD16_P[74]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L1_RX17_S0_SD17_N[79]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L1_RX17_S0_SD17_P[78]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L2_RX18_S0_SD18_N[83]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L2_RX18_S0_SD18_P[82]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L3_RX19_S0_SD19_N[87]  :  HP_time=8.5e-9 ; " &
   "I_HS4_L3_RX19_S0_SD19_P[86]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L0_RX20_S0_SD20_N[91]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L0_RX20_S0_SD20_P[90]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L1_RX21_S0_SD21_N[95]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L1_RX21_S0_SD21_P[94]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L2_RX22_S0_SD22_N[99]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L2_RX22_S0_SD22_P[98]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L3_RX23_S0_SD23_N[103]  :  HP_time=8.5e-9 ; " &
   "I_HS5_L3_RX23_S0_SD23_P[102]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L0_RX24_S0_SD24_N[107]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L0_RX24_S0_SD24_P[106]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L1_RX25_S0_SD25_N[111]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L1_RX25_S0_SD25_P[110]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L2_RX26_S0_SD26_N[115]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L2_RX26_S0_SD26_P[114]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L3_RX27_S0_SD27_N[119]  :  HP_time=8.5e-9 ; " &
   "I_HS6_L3_RX27_S0_SD27_P[118]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L0_RX28_S0_SD28_N[123]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L0_RX28_S0_SD28_P[122]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L1_RX29_S0_SD29_N[127]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L1_RX29_S0_SD29_P[126]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L2_RX30_S0_SD30_N[131]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L2_RX30_S0_SD30_P[130]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L3_RX31_S0_SD31_N[135]  :  HP_time=8.5e-9 ; " &
   "I_HS7_L3_RX31_S0_SD31_P[134]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L0_RX32_S0_SD32_N[139]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L0_RX32_S0_SD32_P[138]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L1_RX33_S0_SD33_N[143]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L1_RX33_S0_SD33_P[142]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L2_RX34_S0_SD34_N[147]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L2_RX34_S0_SD34_P[146]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L3_RX35_S0_SD35_N[151]  :  HP_time=8.5e-9 ; " &
   "I_HS8_L3_RX35_S0_SD35_P[150]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L0_RX36_S0_SD36_N[155]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L0_RX36_S0_SD36_P[154]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L1_RX37_S0_SD37_N[159]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L1_RX37_S0_SD37_P[158]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L2_RX38_S0_SD38_N[163]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L2_RX38_S0_SD38_P[162]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L3_RX39_S0_SD39_N[167]  :  HP_time=8.5e-9 ; " &
   "I_HS9_L3_RX39_S0_SD39_P[166]  :  HP_time=8.5e-9 ; " &
   "I_MM_REFCLK_P[303]  :  HP_time=250.0e-9 On_Chip ; " &
   "I_PCIE_REFCLK_P[301]  :  HP_time=250.0e-9 On_Chip ; " &
   "I_PCIE_RX_N[3]  :  HP_time=8.5e-9 ; " &
   "I_PCIE_RX_P[2]  :  HP_time=8.5e-9 ; " &
   "I_SDC0_RX_N[7]  :  HP_time=8.5e-9 ; " &
   "I_SDC0_RX_P[6]  :  HP_time=8.5e-9 ; " &
   "O_HS0_L0_TX0_S0_SD0_N ; " &
   "O_HS0_L0_TX0_S0_SD0_P ; " &
   "O_HS0_L1_TX1_S0_SD1_N ; " &
   "O_HS0_L1_TX1_S0_SD1_P ; " &
   "O_HS0_L2_TX2_S0_SD2_N ; " &
   "O_HS0_L2_TX2_S0_SD2_P ; " &
   "O_HS0_L3_TX3_S0_SD3_N ; " &
   "O_HS0_L3_TX3_S0_SD3_P ; " &
   "O_HS10_L0_TX40_S0_SD40_N ; " &
   "O_HS10_L0_TX40_S0_SD40_P ; " &
   "O_HS10_L1_TX41_S0_SD41_N ; " &
   "O_HS10_L1_TX41_S0_SD41_P ; " &
   "O_HS10_L2_TX42_S0_SD42_N ; " &
   "O_HS10_L2_TX42_S0_SD42_P ; " &
   "O_HS10_L3_TX43_S0_SD43_N ; " &
   "O_HS10_L3_TX43_S0_SD43_P ; " &
   "O_HS11_L0_TX44_S0_SD44_N ; " &
   "O_HS11_L0_TX44_S0_SD44_P ; " &
   "O_HS11_L1_TX45_S0_SD45_N ; " &
   "O_HS11_L1_TX45_S0_SD45_P ; " &
   "O_HS11_L2_TX46_S0_SD46_N ; " &
   "O_HS11_L2_TX46_S0_SD46_P ; " &
   "O_HS11_L3_TX47_S0_SD47_N ; " &
   "O_HS11_L3_TX47_S0_SD47_P ; " &
   "O_HS12_L0_TX48_S0_SD48_N ; " &
   "O_HS12_L0_TX48_S0_SD48_P ; " &
   "O_HS12_L1_TX49_S0_SD49_N ; " &
   "O_HS12_L1_TX49_S0_SD49_P ; " &
   "O_HS12_L2_TX50_S0_SD50_N ; " &
   "O_HS12_L2_TX50_S0_SD50_P ; " &
   "O_HS12_L3_TX51_S0_SD51_N ; " &
   "O_HS12_L3_TX51_S0_SD51_P ; " &
   "O_HS13_L0_TX52_S0_SD52_N ; " &
   "O_HS13_L0_TX52_S0_SD52_P ; " &
   "O_HS13_L1_TX53_S0_SD53_N ; " &
   "O_HS13_L1_TX53_S0_SD53_P ; " &
   "O_HS13_L2_TX54_S0_SD54_N ; " &
   "O_HS13_L2_TX54_S0_SD54_P ; " &
   "O_HS13_L3_TX55_S0_SD55_N ; " &
   "O_HS13_L3_TX55_S0_SD55_P ; " &
   "O_HS14_L0_TX56_S0_SD56_N ; " &
   "O_HS14_L0_TX56_S0_SD56_P ; " &
   "O_HS14_L1_TX57_S0_SD57_N ; " &
   "O_HS14_L1_TX57_S0_SD57_P ; " &
   "O_HS14_L2_TX58_S0_SD58_N ; " &
   "O_HS14_L2_TX58_S0_SD58_P ; " &
   "O_HS14_L3_TX59_S0_SD59_N ; " &
   "O_HS14_L3_TX59_S0_SD59_P ; " &
   "O_HS15_L0_TX60_S0_SD60_N ; " &
   "O_HS15_L0_TX60_S0_SD60_P ; " &
   "O_HS15_L1_TX61_S0_SD61_N ; " &
   "O_HS15_L1_TX61_S0_SD61_P ; " &
   "O_HS15_L2_TX62_S0_SD62_N ; " &
   "O_HS15_L2_TX62_S0_SD62_P ; " &
   "O_HS15_L3_TX63_S0_SD63_N ; " &
   "O_HS15_L3_TX63_S0_SD63_P ; " &
   "O_HS16_L0_TX64_S0_SD64_N ; " &
   "O_HS16_L0_TX64_S0_SD64_P ; " &
   "O_HS16_L1_TX65_S0_SD65_N ; " &
   "O_HS16_L1_TX65_S0_SD65_P ; " &
   "O_HS16_L2_TX66_S0_SD66_N ; " &
   "O_HS16_L2_TX66_S0_SD66_P ; " &
   "O_HS16_L3_TX67_S0_SD67_N ; " &
   "O_HS16_L3_TX67_S0_SD67_P ; " &
   "O_HS17_L0_TX68_S0_SD68_N ; " &
   "O_HS17_L0_TX68_S0_SD68_P ; " &
   "O_HS17_L1_TX69_S0_SD69_N ; " &
   "O_HS17_L1_TX69_S0_SD69_P ; " &
   "O_HS17_L2_TX70_S0_SD70_N ; " &
   "O_HS17_L2_TX70_S0_SD70_P ; " &
   "O_HS17_L3_TX71_S0_SD71_N ; " &
   "O_HS17_L3_TX71_S0_SD71_P ; " &
   "O_HS18_L0_TX0_S1_SD72_N ; " &
   "O_HS18_L0_TX0_S1_SD72_P ; " &
   "O_HS18_L1_TX1_S1_SD73_N ; " &
   "O_HS18_L1_TX1_S1_SD73_P ; " &
   "O_HS18_L2_TX2_S1_SD74_N ; " &
   "O_HS18_L2_TX2_S1_SD74_P ; " &
   "O_HS18_L3_TX3_S1_SD75_N ; " &
   "O_HS18_L3_TX3_S1_SD75_P ; " &
   "O_HS19_L0_TX4_S1_SD76_N ; " &
   "O_HS19_L0_TX4_S1_SD76_P ; " &
   "O_HS19_L1_TX5_S1_SD77_N ; " &
   "O_HS19_L1_TX5_S1_SD77_P ; " &
   "O_HS19_L2_TX6_S1_SD78_N ; " &
   "O_HS19_L2_TX6_S1_SD78_P ; " &
   "O_HS19_L3_TX7_S1_SD79_N ; " &
   "O_HS19_L3_TX7_S1_SD79_P ; " &
   "O_HS1_L0_TX4_S0_SD4_N ; " &
   "O_HS1_L0_TX4_S0_SD4_P ; " &
   "O_HS1_L1_TX5_S0_SD5_N ; " &
   "O_HS1_L1_TX5_S0_SD5_P ; " &
   "O_HS1_L2_TX6_S0_SD6_N ; " &
   "O_HS1_L2_TX6_S0_SD6_P ; " &
   "O_HS1_L3_TX7_S0_SD7_N ; " &
   "O_HS1_L3_TX7_S0_SD7_P ; " &
   "O_HS20_L0_TX8_S1_SD80_N ; " &
   "O_HS20_L0_TX8_S1_SD80_P ; " &
   "O_HS20_L1_TX9_S1_SD81_N ; " &
   "O_HS20_L1_TX9_S1_SD81_P ; " &
   "O_HS20_L2_TX10_S1_SD82_N ; " &
   "O_HS20_L2_TX10_S1_SD82_P ; " &
   "O_HS20_L3_TX11_S1_SD83_N ; " &
   "O_HS20_L3_TX11_S1_SD83_P ; " &
   "O_HS21_L0_TX12_S1_SD84_N ; " &
   "O_HS21_L0_TX12_S1_SD84_P ; " &
   "O_HS21_L1_TX13_S1_SD85_N ; " &
   "O_HS21_L1_TX13_S1_SD85_P ; " &
   "O_HS21_L2_TX14_S1_SD86_N ; " &
   "O_HS21_L2_TX14_S1_SD86_P ; " &
   "O_HS21_L3_TX15_S1_SD87_N ; " &
   "O_HS21_L3_TX15_S1_SD87_P ; " &
   "O_HS22_L0_TX16_S1_SD88_N ; " &
   "O_HS22_L0_TX16_S1_SD88_P ; " &
   "O_HS22_L1_TX17_S1_SD89_N ; " &
   "O_HS22_L1_TX17_S1_SD89_P ; " &
   "O_HS22_L2_TX18_S1_SD90_N ; " &
   "O_HS22_L2_TX18_S1_SD90_P ; " &
   "O_HS22_L3_TX19_S1_SD91_N ; " &
   "O_HS22_L3_TX19_S1_SD91_P ; " &
   "O_HS23_L0_TX20_S1_SD92_N ; " &
   "O_HS23_L0_TX20_S1_SD92_P ; " &
   "O_HS23_L1_TX21_S1_SD93_N ; " &
   "O_HS23_L1_TX21_S1_SD93_P ; " &
   "O_HS23_L2_TX22_S1_SD94_N ; " &
   "O_HS23_L2_TX22_S1_SD94_P ; " &
   "O_HS23_L3_TX23_S1_SD95_N ; " &
   "O_HS23_L3_TX23_S1_SD95_P ; " &
   "O_HS24_L0_TX24_S1_SD96_N ; " &
   "O_HS24_L0_TX24_S1_SD96_P ; " &
   "O_HS24_L1_TX25_S1_SD97_N ; " &
   "O_HS24_L1_TX25_S1_SD97_P ; " &
   "O_HS24_L2_TX26_S1_SD98_N ; " &
   "O_HS24_L2_TX26_S1_SD98_P ; " &
   "O_HS24_L3_TX27_S1_SD99_N ; " &
   "O_HS24_L3_TX27_S1_SD99_P ; " &
   "O_HS25_L0_TX28_S1_SD100_N ; " &
   "O_HS25_L0_TX28_S1_SD100_P ; " &
   "O_HS25_L1_TX29_S1_SD101_N ; " &
   "O_HS25_L1_TX29_S1_SD101_P ; " &
   "O_HS25_L2_TX30_S1_SD102_N ; " &
   "O_HS25_L2_TX30_S1_SD102_P ; " &
   "O_HS25_L3_TX31_S1_SD103_N ; " &
   "O_HS25_L3_TX31_S1_SD103_P ; " &
   "O_HS26_L0_TX32_S1_SD104_N ; " &
   "O_HS26_L0_TX32_S1_SD104_P ; " &
   "O_HS26_L1_TX33_S1_SD105_N ; " &
   "O_HS26_L1_TX33_S1_SD105_P ; " &
   "O_HS26_L2_TX34_S1_SD106_N ; " &
   "O_HS26_L2_TX34_S1_SD106_P ; " &
   "O_HS26_L3_TX35_S1_SD107_N ; " &
   "O_HS26_L3_TX35_S1_SD107_P ; " &
   "O_HS27_L0_TX36_S1_SD108_N ; " &
   "O_HS27_L0_TX36_S1_SD108_P ; " &
   "O_HS27_L1_TX37_S1_SD109_N ; " &
   "O_HS27_L1_TX37_S1_SD109_P ; " &
   "O_HS27_L2_TX38_S1_SD110_N ; " &
   "O_HS27_L2_TX38_S1_SD110_P ; " &
   "O_HS27_L3_TX39_S1_SD111_N ; " &
   "O_HS27_L3_TX39_S1_SD111_P ; " &
   "O_HS28_L0_TX40_S1_SD112_N ; " &
   "O_HS28_L0_TX40_S1_SD112_P ; " &
   "O_HS28_L1_TX41_S1_SD113_N ; " &
   "O_HS28_L1_TX41_S1_SD113_P ; " &
   "O_HS28_L2_TX42_S1_SD114_N ; " &
   "O_HS28_L2_TX42_S1_SD114_P ; " &
   "O_HS28_L3_TX43_S1_SD115_N ; " &
   "O_HS28_L3_TX43_S1_SD115_P ; " &
   "O_HS29_L0_TX44_S1_SD116_N ; " &
   "O_HS29_L0_TX44_S1_SD116_P ; " &
   "O_HS29_L1_TX45_S1_SD117_N ; " &
   "O_HS29_L1_TX45_S1_SD117_P ; " &
   "O_HS29_L2_TX46_S1_SD118_N ; " &
   "O_HS29_L2_TX46_S1_SD118_P ; " &
   "O_HS29_L3_TX47_S1_SD119_N ; " &
   "O_HS29_L3_TX47_S1_SD119_P ; " &
   "O_HS2_L0_TX8_S0_SD8_N ; " &
   "O_HS2_L0_TX8_S0_SD8_P ; " &
   "O_HS2_L1_TX9_S0_SD9_N ; " &
   "O_HS2_L1_TX9_S0_SD9_P ; " &
   "O_HS2_L2_TX10_S0_SD10_N ; " &
   "O_HS2_L2_TX10_S0_SD10_P ; " &
   "O_HS2_L3_TX11_S0_SD11_N ; " &
   "O_HS2_L3_TX11_S0_SD11_P ; " &
   "O_HS30_L0_TX48_S1_SD120_N ; " &
   "O_HS30_L0_TX48_S1_SD120_P ; " &
   "O_HS30_L1_TX49_S1_SD121_N ; " &
   "O_HS30_L1_TX49_S1_SD121_P ; " &
   "O_HS30_L2_TX50_S1_SD122_N ; " &
   "O_HS30_L2_TX50_S1_SD122_P ; " &
   "O_HS30_L3_TX51_S1_SD123_N ; " &
   "O_HS30_L3_TX51_S1_SD123_P ; " &
   "O_HS31_L0_TX52_S1_SD124_N ; " &
   "O_HS31_L0_TX52_S1_SD124_P ; " &
   "O_HS31_L1_TX53_S1_SD125_N ; " &
   "O_HS31_L1_TX53_S1_SD125_P ; " &
   "O_HS31_L2_TX54_S1_SD126_N ; " &
   "O_HS31_L2_TX54_S1_SD126_P ; " &
   "O_HS31_L3_TX55_S1_SD127_N ; " &
   "O_HS31_L3_TX55_S1_SD127_P ; " &
   "O_HS32_L0_TX56_S1_SD128_N ; " &
   "O_HS32_L0_TX56_S1_SD128_P ; " &
   "O_HS32_L1_TX57_S1_SD129_N ; " &
   "O_HS32_L1_TX57_S1_SD129_P ; " &
   "O_HS32_L2_TX58_S1_SD130_N ; " &
   "O_HS32_L2_TX58_S1_SD130_P ; " &
   "O_HS32_L3_TX59_S1_SD131_N ; " &
   "O_HS32_L3_TX59_S1_SD131_P ; " &
   "O_HS33_L0_TX60_S1_SD132_N ; " &
   "O_HS33_L0_TX60_S1_SD132_P ; " &
   "O_HS33_L1_TX61_S1_SD133_N ; " &
   "O_HS33_L1_TX61_S1_SD133_P ; " &
   "O_HS33_L2_TX62_S1_SD134_N ; " &
   "O_HS33_L2_TX62_S1_SD134_P ; " &
   "O_HS33_L3_TX63_S1_SD135_N ; " &
   "O_HS33_L3_TX63_S1_SD135_P ; " &
   "O_HS34_L0_TX64_S1_SD136_N ; " &
   "O_HS34_L0_TX64_S1_SD136_P ; " &
   "O_HS34_L1_TX65_S1_SD137_N ; " &
   "O_HS34_L1_TX65_S1_SD137_P ; " &
   "O_HS34_L2_TX66_S1_SD138_N ; " &
   "O_HS34_L2_TX66_S1_SD138_P ; " &
   "O_HS34_L3_TX67_S1_SD139_N ; " &
   "O_HS34_L3_TX67_S1_SD139_P ; " &
   "O_HS35_L0_TX68_S1_SD140_N ; " &
   "O_HS35_L0_TX68_S1_SD140_P ; " &
   "O_HS35_L1_TX69_S1_SD141_N ; " &
   "O_HS35_L1_TX69_S1_SD141_P ; " &
   "O_HS35_L2_TX70_S1_SD142_N ; " &
   "O_HS35_L2_TX70_S1_SD142_P ; " &
   "O_HS35_L3_TX71_S1_SD143_N ; " &
   "O_HS35_L3_TX71_S1_SD143_P ; " &
   "O_HS3_L0_TX12_S0_SD12_N ; " &
   "O_HS3_L0_TX12_S0_SD12_P ; " &
   "O_HS3_L1_TX13_S0_SD13_N ; " &
   "O_HS3_L1_TX13_S0_SD13_P ; " &
   "O_HS3_L2_TX14_S0_SD14_N ; " &
   "O_HS3_L2_TX14_S0_SD14_P ; " &
   "O_HS3_L3_TX15_S0_SD15_N ; " &
   "O_HS3_L3_TX15_S0_SD15_P ; " &
   "O_HS4_L0_TX16_S0_SD16_N ; " &
   "O_HS4_L0_TX16_S0_SD16_P ; " &
   "O_HS4_L1_TX17_S0_SD17_N ; " &
   "O_HS4_L1_TX17_S0_SD17_P ; " &
   "O_HS4_L2_TX18_S0_SD18_N ; " &
   "O_HS4_L2_TX18_S0_SD18_P ; " &
   "O_HS4_L3_TX19_S0_SD19_N ; " &
   "O_HS4_L3_TX19_S0_SD19_P ; " &
   "O_HS5_L0_TX20_S0_SD20_N ; " &
   "O_HS5_L0_TX20_S0_SD20_P ; " &
   "O_HS5_L1_TX21_S0_SD21_N ; " &
   "O_HS5_L1_TX21_S0_SD21_P ; " &
   "O_HS5_L2_TX22_S0_SD22_N ; " &
   "O_HS5_L2_TX22_S0_SD22_P ; " &
   "O_HS5_L3_TX23_S0_SD23_N ; " &
   "O_HS5_L3_TX23_S0_SD23_P ; " &
   "O_HS6_L0_TX24_S0_SD24_N ; " &
   "O_HS6_L0_TX24_S0_SD24_P ; " &
   "O_HS6_L1_TX25_S0_SD25_N ; " &
   "O_HS6_L1_TX25_S0_SD25_P ; " &
   "O_HS6_L2_TX26_S0_SD26_N ; " &
   "O_HS6_L2_TX26_S0_SD26_P ; " &
   "O_HS6_L3_TX27_S0_SD27_N ; " &
   "O_HS6_L3_TX27_S0_SD27_P ; " &
   "O_HS7_L0_TX28_S0_SD28_N ; " &
   "O_HS7_L0_TX28_S0_SD28_P ; " &
   "O_HS7_L1_TX29_S0_SD29_N ; " &
   "O_HS7_L1_TX29_S0_SD29_P ; " &
   "O_HS7_L2_TX30_S0_SD30_N ; " &
   "O_HS7_L2_TX30_S0_SD30_P ; " &
   "O_HS7_L3_TX31_S0_SD31_N ; " &
   "O_HS7_L3_TX31_S0_SD31_P ; " &
   "O_HS8_L0_TX32_S0_SD32_N ; " &
   "O_HS8_L0_TX32_S0_SD32_P ; " &
   "O_HS8_L1_TX33_S0_SD33_N ; " &
   "O_HS8_L1_TX33_S0_SD33_P ; " &
   "O_HS8_L2_TX34_S0_SD34_N ; " &
   "O_HS8_L2_TX34_S0_SD34_P ; " &
   "O_HS8_L3_TX35_S0_SD35_N ; " &
   "O_HS8_L3_TX35_S0_SD35_P ; " &
   "O_HS9_L0_TX36_S0_SD36_N ; " &
   "O_HS9_L0_TX36_S0_SD36_P ; " &
   "O_HS9_L1_TX37_S0_SD37_N ; " &
   "O_HS9_L1_TX37_S0_SD37_P ; " &
   "O_HS9_L2_TX38_S0_SD38_N ; " &
   "O_HS9_L2_TX38_S0_SD38_P ; " &
   "O_HS9_L3_TX39_S0_SD39_N ; " &
   "O_HS9_L3_TX39_S0_SD39_P ; " &
   "O_PCIE_TX_N ; " &
   "O_PCIE_TX_P ; " &
   "O_SDC0_TX_N ; " &
   "O_SDC0_TX_P " ;

end hea_top ;

