<!DOCTYPE html>

<html lang="en">

<!-- Mirrored from shell-storm.org/x86doc/VSCALEFPD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
<head>
<meta charset="utf-8">
<title>VSCALEFPD—Scale Packed Float64 Values With Float64 Values </title>
<meta name="Description" content="VSCALEFPD—Scale Packed Float64 Values With Float64 Values " />
<meta content="VSCALEFPD, x64 opcodes, nasm opcode table, assembly opcode table, intel opcode reference, x86 opcode, instruction reference, assembly opcodes, intel semantics" name="keywords">
<meta name="Viewport" content="width=device-width, initial-scale=1.0"/>
<meta name="Robots" content="index,follow"/>
<link href="style.css" type="text/css" rel="stylesheet">
<script async src="../../www.googletagmanager.com/gtag/jsb2d6?id=G-NLNHL50HG5"></script>
<script src="https://shell-storm.org/assets/js/gtag.js"></script>
</head>
<body><a href="index.html">Back to opcode table</a>
<h1>VSCALEFPD—Scale Packed Float64 Values With Float64 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F38.W1 2C /r</p>
<p>VSCALEFPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Scale the packed double-precision floating-point values in xmm2 using values from xmm3/m128/m64bcst. Under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.256.66.0F38.W1 2C /r</p>
<p>VSCALEFPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Scale the packed double-precision floating-point values in ymm2 using values from ymm3/m256/m64bcst. Under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F38.W1 2C /r</p>
<p>VSCALEFPD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst{er}</p></td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Scale the packed double-precision floating-point values in zmm2 using values from zmm3/m512/m64bcst. Under writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Performs a floating-point scale of the packed double-precision floating-point values in the first source operand by multiplying it by 2 power of the double-precision floating-point values in second source operand.</p>
<p>The equation of this operation is given by:</p>
<p>zmm1 := zmm2*2<sup>floor(zmm3)</sup>. Floor(zmm3) means maximum integer value ≤ zmm3.</p>
<p>If the result cannot be represented in double precision, then the proper overflow response (for positive scaling operand), or the proper underflow response (for negative scaling operand) is issued. The overflow and underflow responses are dependent on the rounding mode (for IEEE-compliant rounding), as well as on other settings in MXCSR (exception mask bits, FTZ bit), and on the SAE bit.</p>
<p>The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.</p>
<p>Handling of special-case input values are listed in Table 5-31 and Table 5-32.</p>
<h3>Table 5-31. \VSCALEFPD/SD/PS/SS Special Cases</h3>
<table>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<th>Src2</th>
<td></td>
<th>Set IE</th></tr>
<tr>
<td></td>
<td></td>
<th>±NaN</th>
<th>+Inf</th>
<th>-Inf</th>
<th>0/Denorm/Norm</th>
<td></td></tr>
<tr>
<th>Src1</th>
<td>±QNaN</td>
<td>QNaN(Src1)</td>
<td>+INF</td>
<td>+0</td>
<td>QNaN(Src1)</td>
<td>IF either source is SNAN</td></tr>
<tr>
<td></td>
<td>±SNaN</td>
<td>QNaN(Src1)</td>
<td>QNaN(Src1)</td>
<td>QNaN(Src1)</td>
<td>QNaN(Src1)</td>
<td>YES</td></tr>
<tr>
<td></td>
<td>±Inf</td>
<td>QNaN(Src2)</td>
<td>Src1</td>
<td>QNaN_Indefinite</td>
<td>Src1</td>
<td>IF Src2 is SNAN or -INF</td></tr>
<tr>
<td></td>
<td>±0</td>
<td>QNaN(Src2)</td>
<td>QNaN_Indefinite</td>
<td>Src1</td>
<td>Src1</td>
<td>IF Src2 is SNAN or +INF</td></tr>
<tr>
<td></td>
<td>Denorm/Norm</td>
<td>QNaN(Src2)</td>
<td>±INF (Src1 sign)</td>
<td>±0 (Src1 sign)</td>
<td>Compute Result</td>
<td>IF Src2 is SNAN</td></tr></table>
<h3>Table 5-32. Additional VSCALEFPD/SD Special Cases</h3>
<table>
<tr>
<th>Special Case</th>
<th> Returned value</th>
<th>Faults</th></tr>
<tr>
<td>|result| &lt; 2<sup>-1074</sup></td>
<td>±0 or ±Min-Denormal (Src1 sign)</td>
<td>Underflow</td></tr>
<tr>
<td>|result| ≥ 2<sup>1024</sup></td>
<td>±INF (Src1 sign) or ±Max-normal (Src1 sign)</td>
<td>Overflow</td></tr></table>
<h2>Operation</h2>
<pre>
SCALE(SRC1, SRC2)
{
TMP_SRC2 (cid:197) SRC2
TMP_SRC1 (cid:197) SRC1
IF (SRC2 is denormal AND MXCSR.DAZ) THEN TMP_SRC2=0
    IF (SRC1 is denormal AND MXCSR.DAZ) THEN TMP_SRC1=0
        /* SRC2 is a 64 bits floating-point value */
        DEST[63:0] (cid:197) TMP_SRC1[63:0] * POW(2, Floor(TMP_SRC2[63:0]))
        } VSCALEFPD (EVEX encoded versions)
        (KL, VL) = (2, 128), (4, 256), (8, 512)
        IF (VL = 512) AND (EVEX.b = 1) AND (SRC2 *is register*)
            THEN
            SET_RM(EVEX.RC);
            ELSE
            SET_RM(MXCSR.RM);
        FI;
        FOR j (cid:197) 0 TO KL-1
            i (cid:197) j * 64
            IF k1[j] OR *no writemask* THEN
                IF (EVEX.b = 1) AND (SRC2 *is memory*)
                    THEN DEST[i+63:i] (cid:197) SCALE(SRC1[i+63:i], SRC2[63:0]);
                    ELSE DEST[i+63:i] (cid:197) SCALE(SRC1[i+63:i], SRC2[i+63:i]);
                FI;
                ELSE
                IF *merging-masking*
                    ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                    ELSE
                    ; zeroing-masking
                    DEST[i+63:i] (cid:197) 0
                FI
            FI;
        ENDFOR
        DEST[MAX_VL-1:VL] (cid:197) 0
        </pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<pre>
VSCALEFPD __m512d _mm512_scalef_round_pd(__m512d a, __m512d b, int);
VSCALEFPD __m512d _mm512_mask_scalef_round_pd(__m512d s, __mmask8 k, __m512d a, __m512d b, int);
VSCALEFPD __m512d _mm512_maskz_scalef_round_pd(__mmask8 k, __m512d a, __m512d b, int);
VSCALEFPD __m256d _mm256_scalef_round_pd(__m256d a, __m256d b, int);
VSCALEFPD __m256d _mm256_mask_scalef_round_pd(__m256d s, __mmask8 k, __m256d a, __m256d b, int);
VSCALEFPD __m256d _mm256_maskz_scalef_round_pd(__mmask8 k, __m256d a, __m256d b, int);
VSCALEFPD __m128d _mm_scalef_round_pd(__m128d a, __m128d b, int);
VSCALEFPD __m128d _mm_mask_scalef_round_pd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VSCALEFPD __m128d _mm_maskz_scalef_round_pd(__mmask8 k, __m128d a, __m128d b, int);
</pre>
<h2>SIMD Floating-Point Exceptions</h2>
<p>Overflow, Underflow, Invalid, Precision, Denormal (for Src1). Denormal is not reported for Src2.</p>
<h2>Other Exceptions</h2>
<p>See Exceptions Type E2.</p>
</body>

<!-- Mirrored from shell-storm.org/x86doc/VSCALEFPD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
</html>
