// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xmaster_ip.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XMaster_ip_CfgInitialize(XMaster_ip *InstancePtr, XMaster_ip_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XMaster_ip_Set_axi_byte_V(XMaster_ip *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMaster_ip_WriteReg(InstancePtr->Axilites_BaseAddress, XMASTER_IP_AXILITES_ADDR_AXI_BYTE_V_DATA, Data);
}

u32 XMaster_ip_Get_axi_byte_V(XMaster_ip *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMaster_ip_ReadReg(InstancePtr->Axilites_BaseAddress, XMASTER_IP_AXILITES_ADDR_AXI_BYTE_V_DATA);
    return Data;
}

