#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5592bf2ee0c0 .scope module, "final_Tb" "final_Tb" 2 1;
 .timescale 0 0;
v0x5592bf3a3ab0_0 .var "clock", 0 0;
S_0x5592bf37e5d0 .scope module, "dut" "LC_3" 2 6, 3 18 0, S_0x5592bf2ee0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
P_0x5592bf37fa40 .param/l "off" 1 3 23, C4<0>;
P_0x5592bf37fa80 .param/l "on" 1 3 22, C4<1>;
v0x5592bf3a1b80_0 .net "ALU_out", 15 0, v0x5592bf360390_0;  1 drivers
v0x5592bf3a1c90_0 .net "Adder_out", 15 0, v0x5592bf3a06f0_0;  1 drivers
v0x5592bf3a1d50_0 .net "BUS", 15 0, v0x5592bf395490_0;  1 drivers
v0x5592bf3a1df0_0 .var "IR", 15 0;
v0x5592bf3a1f00_0 .var "MAR", 15 0;
v0x5592bf3a2010_0 .var "MDR", 15 0;
v0x5592bf3a2100_0 .net "MDR_out", 15 0, v0x5592bf396350_0;  1 drivers
v0x5592bf3a21c0_0 .net "Memory_out", 15 0, v0x5592bf39e0e0_0;  1 drivers
v0x5592bf3a22b0_0 .var "N", 0 0;
v0x5592bf3a2350_0 .var "P", 0 0;
v0x5592bf3a2440_0 .var "PC", 15 0;
v0x5592bf3a2500_0 .net "R0", 15 0, v0x5592bf397fa0_0;  1 drivers
v0x5592bf3a2610_0 .net "R1_out", 15 0, v0x5592bf396fa0_0;  1 drivers
v0x5592bf3a2720_0 .net "R2_out", 15 0, v0x5592bf3974d0_0;  1 drivers
v0x5592bf3a2830_0 .net "R_out", 0 0, v0x5592bf39e2d0_0;  1 drivers
v0x5592bf3a2920_0 .net "SEXT11_out", 15 0, v0x5592bf3a0c10_0;  1 drivers
v0x5592bf3a2a30_0 .net "SEXT5_out", 15 0, v0x5592bf3a10b0_0;  1 drivers
v0x5592bf3a2b40_0 .net "SEXT6_out", 15 0, v0x5592bf3a1580_0;  1 drivers
v0x5592bf3a2c50_0 .net "SEXT9_out", 15 0, v0x5592bf3a1a50_0;  1 drivers
v0x5592bf3a2d60_0 .net "SR1out", 15 0, v0x5592bf398130_0;  1 drivers
v0x5592bf3a2e20_0 .net "SR2out", 15 0, v0x5592bf398370_0;  1 drivers
v0x5592bf3a2f30_0 .net "SR2toALU", 15 0, v0x5592bf39f2d0_0;  1 drivers
v0x5592bf3a3040_0 .var "Z", 0 0;
v0x5592bf3a3130_0 .net "ZEXT_out", 15 0, v0x5592bf3a0190_0;  1 drivers
v0x5592bf3a3240_0 .net "clock", 0 0, v0x5592bf3a3ab0_0;  1 drivers
v0x5592bf3a32e0_0 .net "mar_to_bus", 15 0, v0x5592bf395d50_0;  1 drivers
v0x5592bf3a33f0_0 .net "n_in", 0 0, v0x5592bf39ea50_0;  1 drivers
v0x5592bf3a3490_0 .net "p_in", 0 0, v0x5592bf39eb30_0;  1 drivers
v0x5592bf3a3530_0 .net "pc_in", 15 0, v0x5592bf39fb20_0;  1 drivers
v0x5592bf3a35d0_0 .net "print", 0 0, v0x5592bf39e580_0;  1 drivers
v0x5592bf3a36c0_0 .net "signal", 28 0, v0x5592bf39d980_0;  1 drivers
v0x5592bf3a3760_0 .var "start", 0 0;
v0x5592bf3a3800_0 .net "z_in", 0 0, v0x5592bf39ebf0_0;  1 drivers
E_0x5592bf326080 .event anyedge, v0x5592bf39d980_0;
L_0x5592bf3a3b50 .part v0x5592bf39d980_0, 9, 2;
L_0x5592bf3a3d00 .part v0x5592bf39d980_0, 17, 2;
L_0x5592bf3a3da0 .part v0x5592bf39d980_0, 21, 1;
L_0x5592bf3a3ed0 .part v0x5592bf39d980_0, 22, 1;
L_0x5592bf3a3f70 .part v0x5592bf39d980_0, 19, 1;
L_0x5592bf3a4010 .part v0x5592bf39d980_0, 20, 1;
L_0x5592bf3a40f0 .part v0x5592bf3a1df0_0, 0, 6;
L_0x5592bf3a4220 .part v0x5592bf3a1df0_0, 0, 5;
L_0x5592bf3a4310 .part v0x5592bf3a1df0_0, 0, 6;
L_0x5592bf3a43b0 .part v0x5592bf3a1df0_0, 0, 9;
L_0x5592bf3a44b0 .part v0x5592bf3a1df0_0, 0, 11;
L_0x5592bf3a4550 .part v0x5592bf39d980_0, 15, 2;
L_0x5592bf3a47a0 .part v0x5592bf39d980_0, 13, 2;
L_0x5592bf3a4870 .part v0x5592bf39d980_0, 12, 1;
L_0x5592bf3a49c0 .part v0x5592bf39d980_0, 11, 1;
L_0x5592bf3a4a90 .part v0x5592bf39d980_0, 0, 3;
L_0x5592bf3a4bf0 .part v0x5592bf39d980_0, 6, 3;
L_0x5592bf3a4cc0 .part v0x5592bf39d980_0, 3, 3;
L_0x5592bf3a4e30 .part v0x5592bf39d980_0, 23, 1;
S_0x5592bf32bb10 .scope module, "AritmeticLocigUnit" "ALU" 3 188, 4 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data1";
    .port_info 1 /INPUT 16 "data2";
    .port_info 2 /INPUT 2 "operazione";
    .port_info 3 /OUTPUT 16 "risultato";
v0x5592bf318070_0 .net "data1", 15 0, v0x5592bf398130_0;  alias, 1 drivers
v0x5592bf37b8c0_0 .net "data2", 15 0, v0x5592bf39f2d0_0;  alias, 1 drivers
v0x5592bf360180_0 .net "operazione", 1 0, L_0x5592bf3a47a0;  1 drivers
v0x5592bf360390_0 .var "risultato", 15 0;
E_0x5592bf326530 .event anyedge, v0x5592bf360180_0, v0x5592bf318070_0, v0x5592bf37b8c0_0;
S_0x5592bf395130 .scope module, "Demux" "Gate" 3 82, 5 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "PC";
    .port_info 1 /INPUT 16 "MARMUX";
    .port_info 2 /INPUT 16 "MDR";
    .port_info 3 /INPUT 16 "ALU";
    .port_info 4 /INPUT 2 "control";
    .port_info 5 /OUTPUT 16 "BUS";
v0x5592bf3953b0_0 .net "ALU", 15 0, v0x5592bf360390_0;  alias, 1 drivers
v0x5592bf395490_0 .var "BUS", 15 0;
v0x5592bf395550_0 .net "MARMUX", 15 0, v0x5592bf395d50_0;  alias, 1 drivers
v0x5592bf395610_0 .net "MDR", 15 0, v0x5592bf3a2010_0;  1 drivers
v0x5592bf3956f0_0 .net "PC", 15 0, v0x5592bf3a2440_0;  1 drivers
v0x5592bf3957d0_0 .net "control", 1 0, L_0x5592bf3a3b50;  1 drivers
E_0x5592bf326e20/0 .event anyedge, v0x5592bf3957d0_0, v0x5592bf3956f0_0, v0x5592bf360390_0, v0x5592bf395610_0;
E_0x5592bf326e20/1 .event anyedge, v0x5592bf395550_0;
E_0x5592bf326e20 .event/or E_0x5592bf326e20/0, E_0x5592bf326e20/1;
S_0x5592bf395970 .scope module, "Marmux" "Mux" 3 119, 6 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x5592bf395b70_0 .net "Data1", 15 0, v0x5592bf3a06f0_0;  alias, 1 drivers
v0x5592bf395c70_0 .net "Data2", 15 0, v0x5592bf3a0190_0;  alias, 1 drivers
v0x5592bf395d50_0 .var "DataOut", 15 0;
v0x5592bf395df0_0 .net "control", 0 0, L_0x5592bf3a3da0;  1 drivers
E_0x5592bf3269a0 .event anyedge, v0x5592bf395df0_0, v0x5592bf395b70_0, v0x5592bf395c70_0;
S_0x5592bf395f40 .scope module, "Mdrmux" "Mux" 3 126, 6 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x5592bf396160_0 .net "Data1", 15 0, v0x5592bf39e0e0_0;  alias, 1 drivers
v0x5592bf396260_0 .net "Data2", 15 0, v0x5592bf395490_0;  alias, 1 drivers
v0x5592bf396350_0 .var "DataOut", 15 0;
v0x5592bf396420_0 .net "control", 0 0, L_0x5592bf3a3ed0;  1 drivers
E_0x5592bf381be0 .event anyedge, v0x5592bf396420_0, v0x5592bf396160_0, v0x5592bf395490_0;
S_0x5592bf396590 .scope module, "Print" "out" 3 218, 7 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /INPUT 1 "print";
L_0x5592bf3a4730 .functor BUFZ 16, v0x5592bf397fa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5592bf3968a0_0 .net "data", 15 0, v0x5592bf397fa0_0;  alias, 1 drivers
v0x5592bf3969a0_0 .net "data_interna", 15 0, L_0x5592bf3a4730;  1 drivers
v0x5592bf396a80_0 .net "print", 0 0, v0x5592bf39e580_0;  alias, 1 drivers
E_0x5592bf396820 .event posedge, v0x5592bf396a80_0;
S_0x5592bf396b80 .scope module, "R1" "Mux" 3 140, 6 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x5592bf396dc0_0 .net "Data1", 15 0, v0x5592bf3a2440_0;  alias, 1 drivers
v0x5592bf396ed0_0 .net "Data2", 15 0, v0x5592bf398130_0;  alias, 1 drivers
v0x5592bf396fa0_0 .var "DataOut", 15 0;
v0x5592bf397070_0 .net "control", 0 0, L_0x5592bf3a4010;  1 drivers
E_0x5592bf396d60 .event anyedge, v0x5592bf397070_0, v0x5592bf3956f0_0, v0x5592bf318070_0;
S_0x5592bf3971e0 .scope module, "R2" "MuxC2" 3 173, 8 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "SEXT6";
    .port_info 1 /INPUT 16 "SEXT9";
    .port_info 2 /INPUT 16 "SEXT11";
    .port_info 3 /INPUT 2 "control";
    .port_info 4 /OUTPUT 16 "Out";
v0x5592bf3974d0_0 .var "Out", 15 0;
v0x5592bf3975d0_0 .net "SEXT11", 15 0, v0x5592bf3a0c10_0;  alias, 1 drivers
v0x5592bf3976b0_0 .net "SEXT6", 15 0, v0x5592bf3a1580_0;  alias, 1 drivers
v0x5592bf3977a0_0 .net "SEXT9", 15 0, v0x5592bf3a1a50_0;  alias, 1 drivers
v0x5592bf397880_0 .net "control", 1 0, L_0x5592bf3a4550;  1 drivers
E_0x5592bf397440 .event anyedge, v0x5592bf397880_0, v0x5592bf3976b0_0, v0x5592bf3977a0_0, v0x5592bf3975d0_0;
S_0x5592bf397a50 .scope module, "Registri" "RegFile" 3 206, 9 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "DR";
    .port_info 2 /INPUT 3 "SR1";
    .port_info 3 /INPUT 3 "SR2";
    .port_info 4 /INPUT 1 "ld_reg";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /OUTPUT 16 "SR1out";
    .port_info 7 /OUTPUT 16 "SR2out";
    .port_info 8 /OUTPUT 16 "R0";
v0x5592bf397ea0_0 .net "DR", 2 0, L_0x5592bf3a4a90;  1 drivers
v0x5592bf397fa0_0 .var "R0", 15 0;
v0x5592bf398060_0 .net "SR1", 2 0, L_0x5592bf3a4bf0;  1 drivers
v0x5592bf398130_0 .var "SR1out", 15 0;
v0x5592bf398240_0 .net "SR2", 2 0, L_0x5592bf3a4cc0;  1 drivers
v0x5592bf398370_0 .var "SR2out", 15 0;
v0x5592bf398450_0 .net "clock", 0 0, v0x5592bf3a3ab0_0;  alias, 1 drivers
v0x5592bf398510_0 .net "data", 15 0, v0x5592bf395490_0;  alias, 1 drivers
v0x5592bf398620_0 .net "ld_reg", 0 0, L_0x5592bf3a4e30;  1 drivers
v0x5592bf3986e0 .array "memory", 7 0, 15 0;
E_0x5592bf397d60 .event posedge, v0x5592bf398620_0;
E_0x5592bf397de0 .event anyedge, v0x5592bf398240_0, v0x5592bf398060_0;
E_0x5592bf397e40 .event posedge, v0x5592bf398450_0;
S_0x5592bf3988c0 .scope module, "controllore" "FSM" 3 91, 10 4 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "IR";
    .port_info 2 /INPUT 1 "N";
    .port_info 3 /INPUT 1 "Z";
    .port_info 4 /INPUT 1 "P";
    .port_info 5 /INPUT 1 "R";
    .port_info 6 /INPUT 1 "start";
    .port_info 7 /OUTPUT 29 "signal";
    .port_info 8 /OUTPUT 1 "fine";
P_0x5592bf398ae0 .param/l "ADD" 1 10 67, C4<0001>;
P_0x5592bf398b20 .param/l "AND" 1 10 71, C4<0101>;
P_0x5592bf398b60 .param/l "BR" 1 10 66, C4<0000>;
P_0x5592bf398ba0 .param/l "JSR" 1 10 70, C4<0100>;
P_0x5592bf398be0 .param/l "LD" 1 10 68, C4<0010>;
P_0x5592bf398c20 .param/l "LDI" 1 10 76, C4<1010>;
P_0x5592bf398c60 .param/l "LDR" 1 10 72, C4<0110>;
P_0x5592bf398ca0 .param/l "LEA" 1 10 80, C4<1110>;
P_0x5592bf398ce0 .param/l "NOT" 1 10 75, C4<1001>;
P_0x5592bf398d20 .param/l "RET" 1 10 78, C4<1100>;
P_0x5592bf398d60 .param/l "RTI" 1 10 74, C4<1000>;
P_0x5592bf398da0 .param/l "ST" 1 10 69, C4<0011>;
P_0x5592bf398de0 .param/l "STI" 1 10 77, C4<1011>;
P_0x5592bf398e20 .param/l "STR" 1 10 73, C4<0111>;
P_0x5592bf398e60 .param/l "TRAP" 1 10 81, C4<1111>;
P_0x5592bf398ea0 .param/l "X" 1 10 79, C4<1101>;
P_0x5592bf398ee0 .param/l "alu" 1 10 86, C4<01>;
P_0x5592bf398f20 .param/l "delay" 1 10 118, +C4<00000000000000000000000000001010>;
P_0x5592bf398f60 .param/l "mar" 1 10 88, C4<11>;
P_0x5592bf398fa0 .param/l "mdr" 1 10 87, C4<10>;
P_0x5592bf398fe0 .param/l "off" 1 10 83, C4<0>;
P_0x5592bf399020 .param/l "on" 1 10 84, C4<1>;
P_0x5592bf399060 .param/l "pc" 1 10 85, C4<00>;
L_0x5592bf3a3bf0 .functor BUFZ 1, v0x5592bf39d1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fc0836a84b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5592bf39c2a0_0 .net "Alu", 1 0, o0x7fc0836a84b8;  0 drivers
v0x5592bf39c3a0_0 .var "BR_flag", 0 0;
o0x7fc0836a84e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5592bf39c490_0 .net "DR", 2 0, o0x7fc0836a84e8;  0 drivers
v0x5592bf39c560_0 .var "FetchStart", 0 0;
v0x5592bf39c630_0 .net "IR", 15 0, v0x5592bf3a1df0_0;  1 drivers
v0x5592bf39c6d0_0 .net "MuxMAR", 0 0, v0x5592bf39ae40_0;  1 drivers
v0x5592bf39c7a0_0 .net "MuxMDR", 0 0, v0x5592bf39af00_0;  1 drivers
RS_0x7fc0836a7eb8 .resolv tri, v0x5592bf39afc0_0, v0x5592bf39c070_0;
v0x5592bf39c870_0 .net8 "MuxPC", 1 0, RS_0x7fc0836a7eb8;  2 drivers
v0x5592bf39c960_0 .net "MuxR1", 0 0, v0x5592bf39bcd0_0;  1 drivers
v0x5592bf39ca90_0 .net "MuxR2", 1 0, v0x5592bf39bd90_0;  1 drivers
o0x7fc0836a8518 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592bf39cb60_0 .net "MuxSR2", 0 0, o0x7fc0836a8518;  0 drivers
v0x5592bf39cc00_0 .net "N", 0 0, v0x5592bf3a22b0_0;  1 drivers
v0x5592bf39ccd0_0 .net "P", 0 0, v0x5592bf3a2350_0;  1 drivers
v0x5592bf39cda0_0 .net "R", 0 0, v0x5592bf39e2d0_0;  alias, 1 drivers
o0x7fc0836a8578 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5592bf39ce40_0 .net "SR1", 2 0, o0x7fc0836a8578;  0 drivers
o0x7fc0836a85a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5592bf39cee0_0 .net "SR2", 2 0, o0x7fc0836a85a8;  0 drivers
v0x5592bf39cf80_0 .net "Z", 0 0, v0x5592bf3a3040_0;  1 drivers
v0x5592bf39d050_0 .net "clock", 0 0, v0x5592bf3a3ab0_0;  alias, 1 drivers
RS_0x7fc0836a7d38 .resolv tri, v0x5592bf39a970_0, v0x5592bf39be70_0, L_0x5592bf3a3bf0;
v0x5592bf39d120_0 .net8 "fine", 0 0, RS_0x7fc0836a7d38;  3 drivers
v0x5592bf39d1c0_0 .var "fine_reg", 0 0;
v0x5592bf39d260_0 .net "gate", 1 0, v0x5592bf39aa30_0;  1 drivers
o0x7fc0836a8608 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592bf39d300_0 .net "ld_cc", 0 0, o0x7fc0836a8608;  0 drivers
v0x5592bf39d3a0_0 .net "ld_ir", 0 0, v0x5592bf39aaf0_0;  1 drivers
v0x5592bf39d470_0 .net "ld_mar", 0 0, v0x5592bf39abb0_0;  1 drivers
v0x5592bf39d540_0 .net "ld_mdr", 0 0, v0x5592bf39acc0_0;  1 drivers
RS_0x7fc0836a7e28 .resolv tri, v0x5592bf39ad80_0, v0x5592bf39bf10_0;
v0x5592bf39d610_0 .net8 "ld_pc", 0 0, RS_0x7fc0836a7e28;  2 drivers
o0x7fc0836a8638 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592bf39d700_0 .net "ld_reg", 0 0, o0x7fc0836a8638;  0 drivers
v0x5592bf39d7a0_0 .net "opcode", 3 0, L_0x5592bf3a3c60;  1 drivers
v0x5592bf39d840_0 .net "read", 0 0, v0x5592bf39b0a0_0;  1 drivers
v0x5592bf39d8e0_0 .var "reset", 0 0;
v0x5592bf39d980_0 .var "signal", 28 0;
v0x5592bf39da60_0 .net "start", 0 0, v0x5592bf3a3760_0;  1 drivers
v0x5592bf39db20_0 .var "state", 0 0;
o0x7fc0836a8728 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592bf39dbf0_0 .net "write", 0 0, o0x7fc0836a8728;  0 drivers
E_0x5592bf399c30/0 .event negedge, v0x5592bf39d1c0_0;
E_0x5592bf399c30/1 .event posedge, v0x5592bf39d8e0_0;
E_0x5592bf399c30 .event/or E_0x5592bf399c30/0, E_0x5592bf399c30/1;
E_0x5592bf399c90 .event posedge, v0x5592bf39a970_0;
E_0x5592bf399cf0 .event anyedge, v0x5592bf39da60_0;
E_0x5592bf399d50/0 .event anyedge, v0x5592bf39abb0_0, v0x5592bf39acc0_0, v0x5592bf39d300_0, v0x5592bf39ad80_0;
E_0x5592bf399d50/1 .event anyedge, v0x5592bf39aaf0_0, v0x5592bf39d700_0, v0x5592bf39af00_0, v0x5592bf39ae40_0;
E_0x5592bf399d50/2 .event anyedge, v0x5592bf39bcd0_0, v0x5592bf39cb60_0, v0x5592bf39afc0_0, v0x5592bf39bd90_0;
E_0x5592bf399d50/3 .event anyedge, v0x5592bf39c2a0_0, v0x5592bf39b0a0_0, v0x5592bf39dbf0_0, v0x5592bf39aa30_0;
E_0x5592bf399d50/4 .event anyedge, v0x5592bf39ce40_0, v0x5592bf39cee0_0, v0x5592bf39c490_0;
E_0x5592bf399d50 .event/or E_0x5592bf399d50/0, E_0x5592bf399d50/1, E_0x5592bf399d50/2, E_0x5592bf399d50/3, E_0x5592bf399d50/4;
L_0x5592bf3a3c60 .part v0x5592bf3a1df0_0, 12, 4;
S_0x5592bf399e60 .scope task, "WMFC" "WMFC" 10 95, 10 95 0, S_0x5592bf3988c0;
 .timescale 0 0;
TD_final_Tb.dut.controllore.WMFC ;
    %wait E_0x5592bf397e40;
T_0.0 ;
    %load/vec4 v0x5592bf39cda0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5592bf397e40;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5592bf39a040 .scope module, "fetch" "Fetch" 10 37, 11 1 0, S_0x5592bf3988c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "gate";
    .port_info 1 /OUTPUT 1 "ld_mar";
    .port_info 2 /OUTPUT 1 "mdrmux";
    .port_info 3 /OUTPUT 1 "marmux";
    .port_info 4 /OUTPUT 1 "read";
    .port_info 5 /OUTPUT 1 "ld_ir";
    .port_info 6 /OUTPUT 1 "ld_pc";
    .port_info 7 /OUTPUT 1 "ld_mdr";
    .port_info 8 /OUTPUT 2 "pcmux";
    .port_info 9 /OUTPUT 1 "fine";
    .port_info 10 /INPUT 1 "FetchStart";
    .port_info 11 /INPUT 1 "state";
P_0x5592bf39a240 .param/l "alu" 1 11 19, C4<01>;
P_0x5592bf39a280 .param/l "delay" 1 11 22, +C4<00000000000000000000000000001010>;
P_0x5592bf39a2c0 .param/l "mar" 1 11 21, C4<11>;
P_0x5592bf39a300 .param/l "mdr" 1 11 20, C4<10>;
P_0x5592bf39a340 .param/l "off" 1 11 16, C4<0>;
P_0x5592bf39a380 .param/l "on" 1 11 17, C4<1>;
P_0x5592bf39a3c0 .param/l "pc" 1 11 18, C4<00>;
v0x5592bf39a890_0 .net "FetchStart", 0 0, v0x5592bf39c560_0;  1 drivers
v0x5592bf39a970_0 .var "fine", 0 0;
v0x5592bf39aa30_0 .var "gate", 1 0;
v0x5592bf39aaf0_0 .var "ld_ir", 0 0;
v0x5592bf39abb0_0 .var "ld_mar", 0 0;
v0x5592bf39acc0_0 .var "ld_mdr", 0 0;
v0x5592bf39ad80_0 .var "ld_pc", 0 0;
v0x5592bf39ae40_0 .var "marmux", 0 0;
v0x5592bf39af00_0 .var "mdrmux", 0 0;
v0x5592bf39afc0_0 .var "pcmux", 1 0;
v0x5592bf39b0a0_0 .var "read", 0 0;
v0x5592bf39b160_0 .net "state", 0 0, v0x5592bf39db20_0;  1 drivers
E_0x5592bf39a830 .event posedge, v0x5592bf39a890_0;
S_0x5592bf39b410 .scope module, "fsm" "BR" 10 52, 12 1 0, S_0x5592bf3988c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "N";
    .port_info 1 /INPUT 1 "Z";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /INPUT 16 "IR";
    .port_info 4 /OUTPUT 2 "pcmux";
    .port_info 5 /OUTPUT 1 "ld_pc";
    .port_info 6 /OUTPUT 2 "addR2mux";
    .port_info 7 /OUTPUT 1 "addR1mux";
    .port_info 8 /INPUT 1 "BR_flag";
    .port_info 9 /OUTPUT 1 "fine";
P_0x5592bf39b5a0 .param/l "off" 1 12 15, C4<0>;
P_0x5592bf39b5e0 .param/l "on" 1 12 15, C4<1>;
v0x5592bf39b870_0 .net "BR_flag", 0 0, v0x5592bf39c3a0_0;  1 drivers
v0x5592bf39b950_0 .net "IR", 15 0, v0x5592bf3a1df0_0;  alias, 1 drivers
v0x5592bf39ba30_0 .net "N", 0 0, v0x5592bf3a22b0_0;  alias, 1 drivers
v0x5592bf39bb00_0 .net "P", 0 0, v0x5592bf3a2350_0;  alias, 1 drivers
v0x5592bf39bbc0_0 .net "Z", 0 0, v0x5592bf3a3040_0;  alias, 1 drivers
v0x5592bf39bcd0_0 .var "addR1mux", 0 0;
v0x5592bf39bd90_0 .var "addR2mux", 1 0;
v0x5592bf39be70_0 .var "fine", 0 0;
v0x5592bf39bf10_0 .var "ld_pc", 0 0;
v0x5592bf39c070_0 .var "pcmux", 1 0;
E_0x5592bf39b810 .event posedge, v0x5592bf39b870_0;
S_0x5592bf39de00 .scope module, "memory" "RAM" 3 195, 13 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 16 "MAR";
    .port_info 4 /INPUT 16 "MDR_in";
    .port_info 5 /OUTPUT 16 "MDR";
    .port_info 6 /OUTPUT 1 "R";
    .port_info 7 /OUTPUT 1 "print";
v0x5592bf39dfe0_0 .net "MAR", 15 0, v0x5592bf3a1f00_0;  1 drivers
v0x5592bf39e0e0_0 .var "MDR", 15 0;
v0x5592bf39e1d0_0 .net "MDR_in", 15 0, v0x5592bf3a2010_0;  alias, 1 drivers
v0x5592bf39e2d0_0 .var "R", 0 0;
v0x5592bf39e3a0_0 .net "clock", 0 0, v0x5592bf3a3ab0_0;  alias, 1 drivers
v0x5592bf39e4e0 .array "memory", 0 65535, 15 0;
v0x5592bf39e580_0 .var "print", 0 0;
v0x5592bf39e620_0 .net "read", 0 0, L_0x5592bf3a4870;  1 drivers
v0x5592bf39e6c0_0 .net "write", 0 0, L_0x5592bf3a49c0;  1 drivers
S_0x5592bf39e840 .scope module, "nzp" "Logic" 3 112, 14 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /OUTPUT 1 "N";
    .port_info 2 /OUTPUT 1 "Z";
    .port_info 3 /OUTPUT 1 "P";
v0x5592bf39ea50_0 .var "N", 0 0;
v0x5592bf39eb30_0 .var "P", 0 0;
v0x5592bf39ebf0_0 .var "Z", 0 0;
v0x5592bf39ecc0_0 .net "data", 15 0, v0x5592bf395490_0;  alias, 1 drivers
E_0x5592bf39e9d0 .event anyedge, v0x5592bf395490_0;
S_0x5592bf39ee30 .scope module, "sr2ALU" "Mux" 3 133, 6 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Data1";
    .port_info 1 /INPUT 16 "Data2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 16 "DataOut";
v0x5592bf39f100_0 .net "Data1", 15 0, v0x5592bf398370_0;  alias, 1 drivers
v0x5592bf39f210_0 .net "Data2", 15 0, v0x5592bf3a10b0_0;  alias, 1 drivers
v0x5592bf39f2d0_0 .var "DataOut", 15 0;
v0x5592bf39f3d0_0 .net "control", 0 0, L_0x5592bf3a3f70;  1 drivers
E_0x5592bf39f080 .event anyedge, v0x5592bf39f3d0_0, v0x5592bf398370_0, v0x5592bf39f210_0;
S_0x5592bf39f520 .scope module, "toPC" "PcMux" 3 103, 15 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "PC";
    .port_info 1 /INPUT 16 "Adder";
    .port_info 2 /INPUT 16 "Bus";
    .port_info 3 /INPUT 2 "control";
    .port_info 4 /OUTPUT 16 "Pcin";
v0x5592bf39f810_0 .net "Adder", 15 0, v0x5592bf3a06f0_0;  alias, 1 drivers
v0x5592bf39f920_0 .net "Bus", 15 0, v0x5592bf395490_0;  alias, 1 drivers
v0x5592bf39fa50_0 .net "PC", 15 0, v0x5592bf3a2440_0;  alias, 1 drivers
v0x5592bf39fb20_0 .var "Pcin", 15 0;
v0x5592bf39fc00_0 .net "control", 1 0, L_0x5592bf3a3d00;  1 drivers
E_0x5592bf39f780 .event anyedge, v0x5592bf39fc00_0, v0x5592bf3956f0_0, v0x5592bf395b70_0, v0x5592bf395490_0;
S_0x5592bf39fdd0 .scope module, "trap" "ZEXT" 3 148, 16 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x5592bf3a0090_0 .net "data", 5 0, L_0x5592bf3a40f0;  1 drivers
v0x5592bf3a0190_0 .var "datout", 15 0;
E_0x5592bf3a0010 .event anyedge, v0x5592bf3a0090_0;
S_0x5592bf3a0290 .scope module, "u" "Adder" 3 182, 17 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data1";
    .port_info 1 /INPUT 16 "data2";
    .port_info 2 /OUTPUT 16 "dataOut";
v0x5592bf3a0540_0 .net "data1", 15 0, v0x5592bf396fa0_0;  alias, 1 drivers
v0x5592bf3a0620_0 .net "data2", 15 0, v0x5592bf3974d0_0;  alias, 1 drivers
v0x5592bf3a06f0_0 .var "dataOut", 15 0;
E_0x5592bf3a04c0 .event anyedge, v0x5592bf396fa0_0, v0x5592bf3974d0_0;
S_0x5592bf3a0870 .scope module, "u11" "SEXT11" 3 168, 18 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x5592bf3a0b10_0 .net "data", 10 0, L_0x5592bf3a44b0;  1 drivers
v0x5592bf3a0c10_0 .var "datout", 15 0;
E_0x5592bf3a0a90 .event anyedge, v0x5592bf3a0b10_0;
S_0x5592bf3a0d10 .scope module, "u5" "SEXT5" 3 153, 19 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x5592bf3a0fb0_0 .net "data", 4 0, L_0x5592bf3a4220;  1 drivers
v0x5592bf3a10b0_0 .var "datout", 15 0;
E_0x5592bf3a0f30 .event anyedge, v0x5592bf3a0fb0_0;
S_0x5592bf3a11e0 .scope module, "u6" "SEXT6" 3 158, 20 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x5592bf3a1480_0 .net "data", 5 0, L_0x5592bf3a4310;  1 drivers
v0x5592bf3a1580_0 .var "datout", 15 0;
E_0x5592bf3a1400 .event anyedge, v0x5592bf3a1480_0;
S_0x5592bf3a16b0 .scope module, "u9" "SEXT9" 3 163, 21 1 0, S_0x5592bf37e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "data";
    .port_info 1 /OUTPUT 16 "datout";
v0x5592bf3a1950_0 .net "data", 8 0, L_0x5592bf3a43b0;  1 drivers
v0x5592bf3a1a50_0 .var "datout", 15 0;
E_0x5592bf3a18d0 .event anyedge, v0x5592bf3a1950_0;
    .scope S_0x5592bf395130;
T_1 ;
    %wait E_0x5592bf326e20;
    %load/vec4 v0x5592bf3957d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5592bf3956f0_0;
    %store/vec4 v0x5592bf395490_0, 0, 16;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5592bf3953b0_0;
    %store/vec4 v0x5592bf395490_0, 0, 16;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5592bf395610_0;
    %store/vec4 v0x5592bf395490_0, 0, 16;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x5592bf395550_0;
    %store/vec4 v0x5592bf395490_0, 0, 16;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5592bf39a040;
T_2 ;
    %wait E_0x5592bf39a830;
    %load/vec4 v0x5592bf39b160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592bf39aa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39abb0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39af00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39ae40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592bf39afc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39abb0_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5592bf39aa30_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39b0a0_0, 0;
    %fork TD_final_Tb.dut.controllore.WMFC, S_0x5592bf399e60;
    %join;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf39ad80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39ad80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39acc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39acc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39aaf0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39aaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39a970_0, 0;
    %vpi_call 11 37 "$display", "Fetch----------------" {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5592bf39b410;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592bf39c070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39bf10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592bf39bd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39bcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39be70_0, 0;
    %end;
    .thread T_3;
    .scope S_0x5592bf39b410;
T_4 ;
    %wait E_0x5592bf39b810;
    %load/vec4 v0x5592bf39b870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 12 26 "$display", "BR----------------" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5592bf39b950_0;
    %parti/s 4, 12, 5;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39bcd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5592bf39bd90_0, 0;
    %load/vec4 v0x5592bf39ba30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x5592bf39b950_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5592bf39ba30_0;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5592bf39c070_0, 0;
T_4.6 ;
T_4.4 ;
    %load/vec4 v0x5592bf39bbc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5592bf39b950_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5592bf39bbc0_0;
    %cmp/e;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5592bf39c070_0, 0;
T_4.10 ;
T_4.8 ;
    %load/vec4 v0x5592bf39bb00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0x5592bf39b950_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5592bf39bb00_0;
    %cmp/e;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5592bf39c070_0, 0;
T_4.14 ;
T_4.12 ;
    %delay 10, 0;
    %load/vec4 v0x5592bf39c070_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39bf10_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39bf10_0, 0;
T_4.16 ;
    %vpi_call 12 56 "$display", "BR----------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39be70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5592bf3988c0;
T_5 ;
    %wait E_0x5592bf399d50;
    %load/vec4 v0x5592bf39d470_0;
    %load/vec4 v0x5592bf39d540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39d300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39d610_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39d3a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39d700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39c7a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39c6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39c960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39cb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39c870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39ca90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39c2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39d840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39dbf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39d260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39ce40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39cee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592bf39c490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5592bf39d980_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5592bf3988c0;
T_6 ;
    %wait E_0x5592bf399cf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39d8e0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5592bf3988c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39c3a0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x5592bf3988c0;
T_8 ;
    %wait E_0x5592bf399c90;
    %load/vec4 v0x5592bf39db20_0;
    %inv;
    %assign/vec4 v0x5592bf39db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39c560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39c3a0_0, 0;
    %delay 10, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5592bf3988c0;
T_9 ;
    %wait E_0x5592bf399c30;
    %load/vec4 v0x5592bf39d8e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 10 121 "$display", "reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39c560_0, 0;
    %delay 10, 0;
T_9.0 ;
    %vpi_call 10 128 "$display", "-----------------------------" {0 0 0};
    %load/vec4 v0x5592bf39db20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39c560_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x5592bf39d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %vpi_call 10 156 "$display", "non valido" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592bf39db20_0, 0;
    %jmp T_9.22;
T_9.5 ;
    %vpi_call 10 138 "$display", "ci sta: %b", v0x5592bf39d1c0_0 {0 0 0};
    %jmp T_9.22;
T_9.6 ;
    %vpi_call 10 140 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.7 ;
    %vpi_call 10 141 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.8 ;
    %vpi_call 10 142 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.9 ;
    %vpi_call 10 143 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.10 ;
    %vpi_call 10 144 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.11 ;
    %vpi_call 10 145 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.12 ;
    %vpi_call 10 146 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.13 ;
    %vpi_call 10 147 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.14 ;
    %vpi_call 10 148 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.15 ;
    %vpi_call 10 149 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.16 ;
    %vpi_call 10 150 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.17 ;
    %vpi_call 10 151 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.18 ;
    %vpi_call 10 152 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.19 ;
    %vpi_call 10 153 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.20 ;
    %vpi_call 10 154 "$display", "?" {0 0 0};
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39d8e0_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5592bf39f520;
T_10 ;
    %wait E_0x5592bf39f780;
    %load/vec4 v0x5592bf39fc00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5592bf39fa50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5592bf39fb20_0, 0;
T_10.0 ;
    %load/vec4 v0x5592bf39fc00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x5592bf39f810_0;
    %assign/vec4 v0x5592bf39fb20_0, 0;
T_10.2 ;
    %load/vec4 v0x5592bf39fc00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x5592bf39f920_0;
    %assign/vec4 v0x5592bf39fb20_0, 0;
T_10.4 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5592bf39e840;
T_11 ;
    %wait E_0x5592bf39e9d0;
    %load/vec4 v0x5592bf39ecc0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf39ea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39eb30_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39ea50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf39eb30_0, 0, 1;
T_11.1 ;
    %load/vec4 v0x5592bf39ecc0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf39ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39eb30_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39ebf0_0, 0, 1;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5592bf395970;
T_12 ;
    %wait E_0x5592bf3269a0;
    %load/vec4 v0x5592bf395df0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5592bf395b70_0;
    %store/vec4 v0x5592bf395d50_0, 0, 16;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5592bf395c70_0;
    %store/vec4 v0x5592bf395d50_0, 0, 16;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5592bf395f40;
T_13 ;
    %wait E_0x5592bf381be0;
    %load/vec4 v0x5592bf396420_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x5592bf396160_0;
    %store/vec4 v0x5592bf396350_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5592bf396260_0;
    %store/vec4 v0x5592bf396350_0, 0, 16;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5592bf39ee30;
T_14 ;
    %wait E_0x5592bf39f080;
    %load/vec4 v0x5592bf39f3d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5592bf39f100_0;
    %store/vec4 v0x5592bf39f2d0_0, 0, 16;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5592bf39f210_0;
    %store/vec4 v0x5592bf39f2d0_0, 0, 16;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5592bf396b80;
T_15 ;
    %wait E_0x5592bf396d60;
    %load/vec4 v0x5592bf397070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x5592bf396dc0_0;
    %store/vec4 v0x5592bf396fa0_0, 0, 16;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5592bf396ed0_0;
    %store/vec4 v0x5592bf396fa0_0, 0, 16;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5592bf39fdd0;
T_16 ;
    %wait E_0x5592bf3a0010;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a0190_0, 4, 10;
    %load/vec4 v0x5592bf3a0090_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a0190_0, 4, 6;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5592bf3a0d10;
T_17 ;
    %wait E_0x5592bf3a0f30;
    %load/vec4 v0x5592bf3a0fb0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5592bf3a10b0_0, 0, 16;
    %load/vec4 v0x5592bf3a0fb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a10b0_0, 4, 5;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5592bf3a0fb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a10b0_0, 4, 5;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a10b0_0, 4, 11;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5592bf3a11e0;
T_18 ;
    %wait E_0x5592bf3a1400;
    %load/vec4 v0x5592bf3a1480_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5592bf3a1580_0, 0, 16;
    %load/vec4 v0x5592bf3a1480_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a1580_0, 4, 6;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5592bf3a1480_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a1580_0, 4, 6;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a1580_0, 4, 10;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5592bf3a16b0;
T_19 ;
    %wait E_0x5592bf3a18d0;
    %load/vec4 v0x5592bf3a1950_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5592bf3a1a50_0, 0, 16;
    %load/vec4 v0x5592bf3a1950_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a1a50_0, 4, 9;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5592bf3a1950_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a1a50_0, 4, 9;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a1a50_0, 4, 7;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5592bf3a0870;
T_20 ;
    %wait E_0x5592bf3a0a90;
    %load/vec4 v0x5592bf3a0b10_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5592bf3a0c10_0, 0, 16;
    %load/vec4 v0x5592bf3a0b10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a0c10_0, 4, 11;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5592bf3a0b10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a0c10_0, 4, 11;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5592bf3a0c10_0, 4, 5;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5592bf3971e0;
T_21 ;
    %wait E_0x5592bf397440;
    %load/vec4 v0x5592bf397880_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5592bf3974d0_0, 0, 16;
T_21.0 ;
    %load/vec4 v0x5592bf397880_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x5592bf3976b0_0;
    %store/vec4 v0x5592bf3974d0_0, 0, 16;
T_21.2 ;
    %load/vec4 v0x5592bf397880_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x5592bf3977a0_0;
    %store/vec4 v0x5592bf3974d0_0, 0, 16;
T_21.4 ;
    %load/vec4 v0x5592bf397880_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_21.6, 4;
    %load/vec4 v0x5592bf3975d0_0;
    %store/vec4 v0x5592bf3974d0_0, 0, 16;
T_21.6 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5592bf3a0290;
T_22 ;
    %wait E_0x5592bf3a04c0;
    %load/vec4 v0x5592bf3a0540_0;
    %load/vec4 v0x5592bf3a0620_0;
    %add;
    %store/vec4 v0x5592bf3a06f0_0, 0, 16;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5592bf32bb10;
T_23 ;
    %wait E_0x5592bf326530;
    %load/vec4 v0x5592bf360180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v0x5592bf318070_0;
    %load/vec4 v0x5592bf37b8c0_0;
    %add;
    %store/vec4 v0x5592bf360390_0, 0, 16;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0x5592bf318070_0;
    %load/vec4 v0x5592bf37b8c0_0;
    %and;
    %store/vec4 v0x5592bf360390_0, 0, 16;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x5592bf318070_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5592bf360390_0, 0, 16;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5592bf39de00;
T_24 ;
    %pushi/vec4 571, 0, 16;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 539, 0, 16;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 12288, 0, 16;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 8193, 0, 16;
    %ix/load 4, 571, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 49152, 0, 16;
    %ix/load 4, 572, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 573, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 49600, 0, 16;
    %ix/load 4, 539, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 3588, 0, 16;
    %ix/load 4, 12288, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 61477, 0, 16;
    %ix/load 4, 12289, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 12320, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592bf39e4e0, 4, 0;
    %end;
    .thread T_24;
    .scope S_0x5592bf39de00;
T_25 ;
    %wait E_0x5592bf397e40;
    %load/vec4 v0x5592bf39dfe0_0;
    %cmpi/e 539, 0, 16;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf39e580_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39e580_0, 0, 1;
T_25.1 ;
    %load/vec4 v0x5592bf39dfe0_0;
    %cmpi/e 37, 0, 16;
    %jmp/0xz  T_25.2, 4;
    %vpi_call 13 66 "$finish" {0 0 0};
T_25.2 ;
    %load/vec4 v0x5592bf39e620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x5592bf39dfe0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5592bf39e4e0, 4;
    %assign/vec4 v0x5592bf39e0e0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x5592bf39dfe0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5592bf39e4e0, 4;
    %vpi_call 13 71 "$display", "sto leggendo nella memoria, %b", S<0,vec4,u16> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592bf39e2d0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39e2d0_0, 0, 1;
T_25.4 ;
    %load/vec4 v0x5592bf39e6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x5592bf39e1d0_0;
    %load/vec4 v0x5592bf39dfe0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592bf39e4e0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x5592bf39dfe0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5592bf39e4e0, 4;
    %vpi_call 13 80 "$display", "scrivo in memoria %b indirizzo %h", S<0,vec4,u16>, v0x5592bf39dfe0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf39e2d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39e2d0_0, 0, 1;
T_25.6 ;
    %load/vec4 v0x5592bf39e620_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.10, 9;
    %load/vec4 v0x5592bf39e6c0_0;
    %nor/r;
    %and;
T_25.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf39e2d0_0, 0, 1;
T_25.8 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5592bf397a50;
T_26 ;
    %end;
    .thread T_26;
    .scope S_0x5592bf397a50;
T_27 ;
    %wait E_0x5592bf397e40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5592bf3986e0, 4;
    %assign/vec4 v0x5592bf397fa0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5592bf397a50;
T_28 ;
    %wait E_0x5592bf397de0;
    %load/vec4 v0x5592bf398060_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5592bf3986e0, 4;
    %store/vec4 v0x5592bf398130_0, 0, 16;
    %load/vec4 v0x5592bf398240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5592bf3986e0, 4;
    %store/vec4 v0x5592bf398370_0, 0, 16;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5592bf397a50;
T_29 ;
    %wait E_0x5592bf397d60;
    %delay 10, 0;
    %load/vec4 v0x5592bf398510_0;
    %load/vec4 v0x5592bf397ea0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5592bf3986e0, 4, 0;
    %load/vec4 v0x5592bf397ea0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5592bf3986e0, 4;
    %vpi_call 9 30 "$display", "carica? %b %b %b", S<0,vec4,u16>, v0x5592bf398510_0, v0x5592bf397ea0_0 {1 0 0};
    %delay 10, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5592bf396590;
T_30 ;
    %wait E_0x5592bf396820;
    %vpi_call 7 11 "$display", "---------------------------------video: %h", v0x5592bf3969a0_0 {0 0 0};
    %jmp T_30;
    .thread T_30;
    .scope S_0x5592bf37e5d0;
T_31 ;
    %pushi/vec4 12288, 0, 16;
    %store/vec4 v0x5592bf3a2440_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf3a3760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592bf3a22b0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x5592bf37e5d0;
T_32 ;
    %wait E_0x5592bf326080;
    %delay 10, 0;
    %load/vec4 v0x5592bf3a36c0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x5592bf3a1d50_0;
    %store/vec4 v0x5592bf3a1df0_0, 0, 16;
    %vpi_call 3 59 "$display", "IR %b", v0x5592bf3a1df0_0 {0 0 0};
T_32.0 ;
    %load/vec4 v0x5592bf3a36c0_0;
    %parti/s 1, 28, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x5592bf3a1d50_0;
    %store/vec4 v0x5592bf3a1f00_0, 0, 16;
    %vpi_call 3 63 "$display", "MAR %b", v0x5592bf3a1f00_0 {0 0 0};
T_32.2 ;
    %load/vec4 v0x5592bf3a36c0_0;
    %parti/s 1, 27, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x5592bf3a2100_0;
    %store/vec4 v0x5592bf3a2010_0, 0, 16;
    %vpi_call 3 67 "$display", "MDR %b", v0x5592bf3a2010_0 {0 0 0};
T_32.4 ;
    %load/vec4 v0x5592bf3a36c0_0;
    %parti/s 1, 26, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x5592bf3a33f0_0;
    %store/vec4 v0x5592bf3a22b0_0, 0, 1;
    %load/vec4 v0x5592bf3a3800_0;
    %store/vec4 v0x5592bf3a3040_0, 0, 1;
    %load/vec4 v0x5592bf3a3490_0;
    %store/vec4 v0x5592bf3a2350_0, 0, 1;
    %vpi_call 3 73 "$display", "N %b, Z %b, P %b", v0x5592bf3a22b0_0, v0x5592bf3a3040_0, v0x5592bf3a2350_0 {0 0 0};
T_32.6 ;
    %load/vec4 v0x5592bf3a36c0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v0x5592bf3a3530_0;
    %store/vec4 v0x5592bf3a2440_0, 0, 16;
    %vpi_call 3 77 "$display", "PC %h", v0x5592bf3a2440_0 {0 0 0};
T_32.8 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5592bf2ee0c0;
T_33 ;
    %delay 10, 0;
    %load/vec4 v0x5592bf3a3ab0_0;
    %inv;
    %store/vec4 v0x5592bf3a3ab0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5592bf2ee0c0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592bf3a3ab0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x5592bf2ee0c0;
T_35 ;
    %delay 10000000, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./ALU.sv";
    "./Gate.sv";
    "./Mux.sv";
    "./Output.sv";
    "./MuxC2.sv";
    "./RegFile.sv";
    "./FSM.sv";
    "./Fetch.sv";
    "./BR.sv";
    "./Ram.sv";
    "./LogicNZP.sv";
    "./PcMux.sv";
    "./ZEXT.sv";
    "./Adder.sv";
    "./SEXT11.sv";
    "./SEXT5.sv";
    "./SEXT6.sv";
    "./SEXT9.sv";
