input generator
coverage metric
50 50
input generation
the bdd
50 50 50
i o unit
every clock cycle
the verilog module
out of 50
