,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/zf3/nes260.git,2022-07-23 17:51:40+00:00,NES emulator for Xilinx KV260 FPGA board,5,zf3/nes260,517127224,Verilog,nes260,348,34,2024-03-31 13:56:20+00:00,"['fpga', 'emulation', 'nes', 'retrogame', 'mister', 'zynq', 'zynqmp']",https://api.github.com/licenses/gpl-3.0
1,https://github.com/Centre-for-Hardware-Security/asap7_reference_design.git,2022-07-11 10:41:45+00:00,reference block design for the ASAP7nm library in Cadence Innovus,7,Centre-for-Hardware-Security/asap7_reference_design,512715366,Verilog,asap7_reference_design,252370,23,2024-03-27 04:28:49+00:00,[],None
2,https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0.git,2022-07-20 17:58:24+00:00,7 track standard cells for GF180MCU provided by GlobalFoundries.,10,google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0,516084497,Verilog,globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0,132831,23,2024-02-25 21:20:39+00:00,"['asic', 'eda', 'globalfoundries', 'openroad', 'pdk', 'standard-cells', '180nm', 'gf180mcu']",https://api.github.com/licenses/apache-2.0
3,https://github.com/anishathalye/knox-hsm.git,2022-07-11 22:40:40+00:00,Circuits and hardware security modules formally verified with Knox üîê,1,anishathalye/knox-hsm,512928021,Verilog,knox-hsm,177,21,2024-02-21 08:34:36+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/w32agobot/SKY130_SAR-ADC.git,2022-07-21 11:28:36+00:00,Fully-differential asynchronous non-binary 12-bit SAR-ADC,7,w32agobot/SKY130_SAR-ADC,516343358,Verilog,SKY130_SAR-ADC,621555,21,2024-03-25 18:42:09+00:00,"['adc', 'master-thesis', 'sky130', 'skywater']",https://api.github.com/licenses/apache-2.0
5,https://github.com/Koeng101/dnachips.git,2022-07-24 01:09:06+00:00,,0,Koeng101/dnachips,517197855,Verilog,dnachips,5559,18,2023-12-12 17:00:14+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/mabrains/PLL_design.git,2022-07-27 05:46:18+00:00,PLL Designs on Skywater 130nm MPW,0,mabrains/PLL_design,518325211,Verilog,PLL_design,1007480,17,2024-01-31 09:16:37+00:00,[],https://api.github.com/licenses/agpl-3.0
7,https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0.git,2022-07-20 17:58:26+00:00,9 track standard cells for GF180MCU provided by GlobalFoundries.,10,google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0,516084506,Verilog,globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0,130564,17,2024-01-07 15:30:35+00:00,"['asic', 'eda', 'globalfoundries', 'openroad', 'pdk', 'standard-cells', '180nm', 'gf180mcu']",https://api.github.com/licenses/apache-2.0
8,https://github.com/google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram.git,2022-07-20 17:58:28+00:00,SRAM macros created for the GF180MCU provided by GlobalFoundries.,6,google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram,516084517,Verilog,globalfoundries-pdk-ip-gf180mcu_fd_ip_sram,1816,16,2024-02-27 19:14:07+00:00,"['asic', 'globalfoundries', 'eda', 'ip', 'openroad', 'pdk', 'sram', '180nm', 'gf180mcu']",https://api.github.com/licenses/apache-2.0
9,https://github.com/lilasrahis/GNN4REL.git,2022-07-17 17:21:02+00:00,Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022,0,lilasrahis/GNN4REL,514908786,Verilog,GNN4REL,1165,15,2024-03-04 02:35:06+00:00,[],None
10,https://github.com/mbaykenar/mpw7_yonga_soc.git,2022-07-27 13:00:52+00:00,"Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C",1,mbaykenar/mpw7_yonga_soc,518460376,Verilog,mpw7_yonga_soc,497443,14,2024-01-30 16:49:00+00:00,[],https://api.github.com/licenses/apache-2.0
11,https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_io.git,2022-07-20 17:58:17+00:00,IO and periphery cells for the GF180MCU provided by GlobalFoundries.,7,google/globalfoundries-pdk-libs-gf180mcu_fd_io,516084467,Verilog,globalfoundries-pdk-libs-gf180mcu_fd_io,5078,13,2023-04-10 12:05:10+00:00,"['asic', 'eda', 'globalfoundries', 'io', 'openroad', 'pdk', '180nm', 'gf180mcu']",https://api.github.com/licenses/apache-2.0
12,https://github.com/bxinquan/nios2_cam_isp_demo.git,2022-07-15 15:14:10+00:00,Âü∫‰∫éverilogÂÆûÁé∞‰∫ÜISPÂõæÂÉèÂ§ÑÁêÜIP(Altera EP4CE6),6,bxinquan/nios2_cam_isp_demo,514313792,Verilog,nios2_cam_isp_demo,30977,13,2024-03-29 08:52:16+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/nicyyyy/FPGA-CLAHE.git,2022-07-13 08:26:42+00:00,Constrast limited adaptive histogram equlization based on Verilog,2,nicyyyy/FPGA-CLAHE,513439827,Verilog,FPGA-CLAHE,32,11,2024-04-09 02:37:33+00:00,[],None
14,https://github.com/ThuryW/ZJU-ISEE.git,2022-07-11 06:39:17+00:00,ZJU-ISEE ÂæÆÁîµÂ≠ê,0,ThuryW/ZJU-ISEE,512643889,Verilog,ZJU-ISEE,6464,9,2024-03-28 03:06:27+00:00,"['config', 'github-config']",None
15,https://github.com/hankshyu/RISC-V_MAC.git,2022-07-21 11:37:45+00:00,MAC system with IEEE754 compatibility,0,hankshyu/RISC-V_MAC,516346030,Verilog,RISC-V_MAC,1938,9,2024-03-12 07:06:35+00:00,[],None
16,https://github.com/efabless/caravel-gf180mcu.git,2022-07-25 18:28:24+00:00,"This repository is the GF180MCU port of Caravel.  For more information about Caravel, see the original repo at https://github.com/efabless/caravel. ",8,efabless/caravel-gf180mcu,517777997,Verilog,caravel-gf180mcu,2624941,7,2023-07-25 14:59:43+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/wyvernSemi/eccExamples.git,2022-07-10 06:02:59+00:00,Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material,2,wyvernSemi/eccExamples,512358321,Verilog,eccExamples,3801,7,2024-03-18 08:58:33+00:00,[],https://api.github.com/licenses/gpl-3.0
18,https://github.com/siliconcompiler/lambdalib.git,2022-07-23 15:51:18+00:00,Hardware abstraction library,0,siliconcompiler/lambdalib,517099753,Verilog,lambdalib,8685,7,2024-04-04 02:11:01+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/antmicro/alkali-csd-hw.git,2022-07-26 09:32:39+00:00,,3,antmicro/alkali-csd-hw,517997493,Verilog,alkali-csd-hw,4137,6,2024-04-12 10:09:23+00:00,[],None
20,https://github.com/simoneruffini/MELA.git,2022-07-22 09:05:24+00:00,A Modestly Exhaustive dLx Architecture - RISC microprocessor - VHDL implementation - DLX ISA,0,simoneruffini/MELA,516682771,Verilog,MELA,30800,6,2024-01-12 18:33:43+00:00,"['dlx', 'microprocessor', 'risc', 'vhdl', 'p4adder', 't2logic', 't2shifter']",https://api.github.com/licenses/gpl-2.0
21,https://github.com/Mozes-Y/HDLBits_Solutions.git,2022-07-19 13:32:12+00:00,My HDLBits solutions.,1,Mozes-Y/HDLBits_Solutions,515598112,Verilog,HDLBits_Solutions,53,6,2024-03-11 05:32:01+00:00,"['digital', 'hdlbits', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/mit
22,https://github.com/Temix707/FPGA_begin.git,2022-07-21 15:01:15+00:00,,1,Temix707/FPGA_begin,516416302,Verilog,FPGA_begin,37039,6,2024-03-16 10:34:29+00:00,[],None
23,https://github.com/redlightASl/ConvKing2022.git,2022-07-16 03:34:07+00:00,FPGA-CNN Application for fruit detection based on Logos-PGL22G Board,1,redlightASl/ConvKing2022,514467334,Verilog,ConvKing2022,467373,6,2024-01-17 05:06:57+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/mflowgen/skywater-130nm.git,2022-07-12 23:12:34+00:00,ASIC Design kit for Skywater 130 for use with mflowgen,4,mflowgen/skywater-130nm,513317104,Verilog,skywater-130nm,9252,5,2023-12-10 08:48:58+00:00,[],None
25,https://github.com/LinCheYu1128/2022_NYCU_ICLab_Spring.git,2022-07-17 10:54:14+00:00,,0,LinCheYu1128/2022_NYCU_ICLab_Spring,514817242,Verilog,2022_NYCU_ICLab_Spring,181299,5,2024-04-12 06:27:12+00:00,[],None
26,https://github.com/vinayrayapati/rv32i.git,2022-07-27 04:09:27+00:00,Implementation of RISC-V RV32I ,2,vinayrayapati/rv32i,518304577,Verilog,rv32i,4457,5,2024-04-06 15:05:58+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/DantuNandiniDevi/iiitb_freqdiv.git,2022-07-27 04:14:40+00:00,This is a frequency divider model,11,DantuNandiniDevi/iiitb_freqdiv,518305676,Verilog,iiitb_freqdiv,14258,5,2023-08-17 03:20:20+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/mattvenn/zero_to_asic_mpw7.git,2022-07-12 14:46:37+00:00,,1,mattvenn/zero_to_asic_mpw7,513181436,Verilog,zero_to_asic_mpw7,197187,5,2024-04-05 13:57:02+00:00,[],https://api.github.com/licenses/apache-2.0
29,https://github.com/KonstantinMS/BT656.git,2022-07-25 09:57:01+00:00,Verilog module for BT656,2,KonstantinMS/BT656,517609135,Verilog,BT656,5,4,2024-02-25 17:20:39+00:00,[],None
30,https://github.com/alokerdas/uP16_efabless.git,2022-07-11 04:38:31+00:00,,1,alokerdas/uP16_efabless,512617364,Verilog,uP16_efabless,23014,4,2023-10-25 21:24:47+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/caifangfei/SIFT.git,2022-07-15 02:52:20+00:00,A real-time sift matching algorithm,0,caifangfei/SIFT,514113943,Verilog,SIFT,411,4,2024-04-01 13:59:41+00:00,[],None
32,https://github.com/likhigowda/Vending-machine-in-verilog.git,2022-07-23 12:38:08+00:00,Vending Machine with Change System,0,likhigowda/Vending-machine-in-verilog,517053790,Verilog,Vending-machine-in-verilog,658,4,2024-01-17 08:33:29+00:00,[],None
33,https://github.com/vyomasystems-lab/challenges-b-aishpatil.git,2022-07-22 11:57:27+00:00,challenges-b-aishpatil created by GitHub Classroom,0,vyomasystems-lab/challenges-b-aishpatil,516733272,Verilog,challenges-b-aishpatil,69,4,2022-09-21 16:01:11+00:00,[],
34,https://github.com/Leonte-Tudor/Binary-Calculator.git,2022-07-22 08:54:25+00:00,A binary calculator I made during my summer practice at AMD.,0,Leonte-Tudor/Binary-Calculator,516679177,Verilog,Binary-Calculator,43,3,2023-07-28 07:12:46+00:00,[],https://api.github.com/licenses/gpl-2.0
35,https://github.com/fuyh20/THUEE-CPU.git,2022-07-16 08:17:31+00:00,Ê∏ÖÂçéÂ§ßÂ≠¶ÁîµÂ≠êÂ∑•Á®ãÁ≥ªÂ§ÑÁêÜÂô®‰Ωú‰∏ö,0,fuyh20/THUEE-CPU,514519566,Verilog,THUEE-CPU,2110,3,2023-11-07 05:48:01+00:00,[],https://api.github.com/licenses/mit
36,https://github.com/vyomasystems-lab/challenges-malivinayak.git,2022-07-20 10:09:04+00:00,challenges-malivinayak created by GitHub Classroom,0,vyomasystems-lab/challenges-malivinayak,515929674,Verilog,challenges-malivinayak,64,3,2023-02-13 18:45:23+00:00,[],
37,https://github.com/mtl2236/AutoFlex.git,2022-07-20 12:04:14+00:00,,0,mtl2236/AutoFlex,515965058,Verilog,AutoFlex,76,3,2023-12-01 11:20:46+00:00,[],None
38,https://github.com/sinasoltani123/32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm.git,2022-07-16 10:17:47+00:00,32-bit pipelined MIPS CPU using Verilog with booth multiplication algorithm (faster multiplication  in hardware). Xilinx Sesign Suite,0,sinasoltani123/32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm,514544349,Verilog,32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm,16,3,2023-08-07 05:27:39+00:00,"['cpu', 'mips', 'mips-architecture', 'mips32cpu', 'verilog', 'xilinx']",None
39,https://github.com/Sanya-123/Lib_myViterbi.git,2022-07-12 08:47:32+00:00,viterbi coder/decoder for cpp and verolog,0,Sanya-123/Lib_myViterbi,513066048,Verilog,Lib_myViterbi,14,3,2024-02-28 09:48:06+00:00,"['verilog', 'viterbi', 'viterbi-decoder']",None
40,https://github.com/mabushelbaia/ENCS3310-Verilog.git,2022-07-26 07:29:40+00:00,ENCS3310 Project and some random verilog codes,1,mabushelbaia/ENCS3310-Verilog,517958268,Verilog,ENCS3310-Verilog,500,3,2023-06-21 14:01:41+00:00,[],None
41,https://github.com/seif-1999/An-FPGA-Oriented-Baseband-Modulator-Architecture.git,2022-07-21 19:55:54+00:00,This repository shows the  implementation of an FPGA based baseband modulator for 4G/5G,1,seif-1999/An-FPGA-Oriented-Baseband-Modulator-Architecture,516504965,Verilog,An-FPGA-Oriented-Baseband-Modulator-Architecture,48,3,2023-03-18 02:26:27+00:00,[],None
42,https://github.com/NidalZabade/ENCS2340-Digital-Systems.git,2022-07-23 11:44:28+00:00,,0,NidalZabade/ENCS2340-Digital-Systems,517042168,Verilog,ENCS2340-Digital-Systems,9,3,2023-03-19 16:05:43+00:00,[],None
43,https://github.com/RainSureZhao/Buaa-P4.git,2022-07-27 16:23:35+00:00,Âåó‰∫¨Ëà™Á©∫Ëà™Â§©Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™åP4Èò∂ÊÆµ‚Äî‚ÄîÂçïÂë®ÊúüCPU,0,RainSureZhao/Buaa-P4,518532132,Verilog,Buaa-P4,2098,2,2023-03-29 08:33:59+00:00,[],None
44,https://github.com/shuvipas/step-motor-controller.git,2022-07-27 14:54:54+00:00,FPGA project to create a step motor contrller,1,shuvipas/step-motor-controller,518501448,Verilog,step-motor-controller,1997,2,2023-07-13 00:44:21+00:00,[],None
45,https://github.com/qgwang-hust/DhGraph-F.git,2022-07-21 13:36:52+00:00,,0,qgwang-hust/DhGraph-F,516385853,Verilog,DhGraph-F,17112,2,2023-09-08 03:08:10+00:00,[],https://api.github.com/licenses/mit
46,https://github.com/suysh-msra/iiitb_ptvm.git,2022-07-27 04:15:11+00:00,a parking ticket vending machine simulated in verilog. ,0,suysh-msra/iiitb_ptvm,518305793,Verilog,iiitb_ptvm,4414,2,2023-01-29 18:11:25+00:00,[],https://api.github.com/licenses/mit
47,https://github.com/nikkhilyadav/UART_Communication_on_FPGA.git,2022-07-19 10:53:28+00:00,"UART(UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER ) (UART-PC-FPGA) It is also called as Serial to Parallel and Parallel to Serial Communication . UART has lot of applications for e.g,Wireless communication ,Bluetooth Modules , used as on board interface in Microcontrollers , GPRS modules as so on in varieties of other communication systems too. Tera term (An Open source emulator was used for receiving the data from fpga & other way around).",0,nikkhilyadav/UART_Communication_on_FPGA,515545375,Verilog,UART_Communication_on_FPGA,12,2,2023-11-23 03:33:52+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/1mina1/Uart-Receiver-verilog.git,2022-07-26 18:58:53+00:00,,0,1mina1/Uart-Receiver-verilog,518183536,Verilog,Uart-Receiver-verilog,11,2,2022-08-23 17:34:52+00:00,[],None
49,https://github.com/CZX1112/CPU_MIPS.git,2022-07-13 03:49:09+00:00,ÂêåÊµéÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ31Êù°Êåá‰ª§CPU‰ª•Âèä54Êù°Êåá‰ª§CPUÂÆûÁé∞ÔºàVerilogÔºâ,0,CZX1112/CPU_MIPS,513371627,Verilog,CPU_MIPS,33553,2,2023-07-09 19:02:32+00:00,[],None
50,https://github.com/vyomasystems-lab/challenges-SoumitroV.git,2022-07-20 07:31:34+00:00,challenges-SoumitroV created by GitHub Classroom,0,vyomasystems-lab/challenges-SoumitroV,515879481,Verilog,challenges-SoumitroV,392,2,2023-06-16 07:28:39+00:00,[],
51,https://github.com/SteveLRojas/Universal_Memory_Programmer.git,2022-07-19 02:19:42+00:00,Tool to program and test onboard memories on a wide range of FPGA boards.,0,SteveLRojas/Universal_Memory_Programmer,515405539,Verilog,Universal_Memory_Programmer,17957,2,2023-02-23 15:04:58+00:00,[],None
52,https://github.com/8krisv/risc-v-core.git,2022-07-19 14:42:06+00:00, RISC-V cpu core for educational purposes.,1,8krisv/risc-v-core,515624136,Verilog,risc-v-core,9731,2,2023-02-03 15:56:27+00:00,[],https://api.github.com/licenses/gpl-3.0
53,https://github.com/vyomasystems-lab/challenges-GVictorsd.git,2022-07-21 11:47:20+00:00,challenges-GVictorsd created by GitHub Classroom,0,vyomasystems-lab/challenges-GVictorsd,516349036,Verilog,challenges-GVictorsd,1906,2,2022-09-03 12:59:09+00:00,[],
54,https://github.com/1mina1/MIPS.git,2022-07-12 17:08:05+00:00,single cycle MIPS  processor done using verilog HDL ,0,1mina1/MIPS,513227626,Verilog,MIPS,13,2,2022-08-23 17:34:52+00:00,[],None
55,https://github.com/PorterLu/Note.git,2022-07-23 13:56:50+00:00,,0,PorterLu/Note,517071835,Verilog,Note,163950,2,2023-11-06 02:39:16+00:00,[],None
56,https://github.com/feifan1996/RiscSoC.git,2022-07-10 23:43:20+00:00,RiscSoC ÊòØ‰∏Ä‰∏™ËäØÁâáÈõÜÊàêÈ°πÁõÆÔºåÂåÖÂê´‰∫Ü Cortex-M0„ÄÅCortex-M3„ÄÅMIPS„ÄÅRISC-V„ÄÅ4-BIT Á≠âÂÜÖÊ†∏ÁöÑ SoC ÈõÜÊàêÔºåÈÉ®ÂàÜ SoC ‰ΩøÁî®ÁöÑËá™Â∑±ËÆæËÆ°ÁöÑÂÜÖÊ†∏,3,feifan1996/RiscSoC,512563629,,RiscSoC,1010,2,2024-04-07 07:11:19+00:00,[],https://api.github.com/licenses/apache-2.0
57,https://github.com/vvs-kumar/irigb_encoder.git,2022-07-20 07:49:25+00:00,"This project Takes a static time and converts it to Binary Coded Decimal (BCD) and this Binary Coded Decimal (BCD) is encoded into IRIG B format, which is further encoded to Manchester encoding for transmission.",0,vvs-kumar/irigb_encoder,515885003,Verilog,irigb_encoder,28,2,2023-09-09 10:12:19+00:00,[],https://api.github.com/licenses/gpl-3.0
58,https://github.com/ysyx-ta/ysyx-soc.git,2022-07-10 16:30:58+00:00,,1,ysyx-ta/ysyx-soc,512484428,Verilog,ysyx-soc,7089,2,2023-06-11 12:58:05+00:00,[],None
59,https://github.com/ECASLab/ALS-benchmark-circuits.git,2022-07-21 22:09:34+00:00,,0,ECASLab/ALS-benchmark-circuits,516534658,Verilog,ALS-benchmark-circuits,37098,2,2023-09-24 07:35:16+00:00,[],None
60,https://github.com/AtreusSoltani/Elevator.git,2022-07-22 10:16:22+00:00,,0,AtreusSoltani/Elevator,516704532,Verilog,Elevator,16,2,2023-07-21 10:17:57+00:00,[],None
61,https://github.com/ducamvinh/QuantLaneNet.git,2022-07-27 03:04:11+00:00,QuantLaneNet: A 640-FPS and 34-GOPS/W FPGA-Based CNN Accelerator for Lane Detection (Sensors 2023),1,ducamvinh/QuantLaneNet,518290315,Verilog,QuantLaneNet,3644,2,2023-12-28 13:40:12+00:00,[],https://api.github.com/licenses/gpl-3.0
62,https://github.com/sharafat-10xEngineers/RV32I.git,2022-07-21 10:00:35+00:00,,0,sharafat-10xEngineers/RV32I,516316674,Verilog,RV32I,44,2,2023-03-24 21:57:54+00:00,[],None
63,https://github.com/faris771/ENCS3310_ADVANCED_DIGITAL.git,2022-07-26 20:23:46+00:00,,0,faris771/ENCS3310_ADVANCED_DIGITAL,518206629,Verilog,ENCS3310_ADVANCED_DIGITAL,1,2,2023-02-11 00:57:57+00:00,[],None
64,https://github.com/saivardhan18/WallaceTreeMultiplier.git,2022-07-26 15:47:32+00:00,"A Wallace Tree Multiplier is a hardware implementation of a binary multiplier, a digital circuit that multiplies two integers. It uses a selection of full and half adders to sum partial products in stages until two numbers are left.",0,saivardhan18/WallaceTreeMultiplier,518123619,Verilog,WallaceTreeMultiplier,7,2,2023-10-25 08:14:37+00:00,[],None
65,https://github.com/rezasharifi82/ATM-verilog-project-.git,2022-07-13 09:54:52+00:00,Atm,0,rezasharifi82/ATM-verilog-project-,513467378,Verilog,ATM-verilog-project-,100,1,2023-01-07 18:24:27+00:00,[],https://api.github.com/licenses/mpl-2.0
66,https://github.com/dhairyagada/Terasic_DE10_Project.git,2022-07-25 13:14:24+00:00,A repository for working on my Master Thesis,0,dhairyagada/Terasic_DE10_Project,517671514,Verilog,Terasic_DE10_Project,24,1,2023-03-04 11:08:19+00:00,[],None
67,https://github.com/vyomasystems-lab/challenges-Thalp.git,2022-07-20 11:15:55+00:00,challenges-Thalp created by GitHub Classroom,0,vyomasystems-lab/challenges-Thalp,515950172,Verilog,challenges-Thalp,1436,1,2023-05-26 12:44:05+00:00,[],
68,https://github.com/lunarmobiscuit/verilog-65C2424-fsm.git,2022-07-24 03:53:58+00:00,,1,lunarmobiscuit/verilog-65C2424-fsm,517220930,Verilog,verilog-65C2424-fsm,63,1,2022-07-24 06:37:29+00:00,[],None
69,https://github.com/vyomasystems-lab/challenges-pramitpal.git,2022-07-20 07:16:00+00:00,challenges-pramitpal created by GitHub Classroom,0,vyomasystems-lab/challenges-pramitpal,515874614,Verilog,challenges-pramitpal,261,1,2023-01-01 02:14:46+00:00,[],
70,https://github.com/binoy01/Implementation-of-64x8-memory-array.git,2022-07-20 05:52:41+00:00,,0,binoy01/Implementation-of-64x8-memory-array,515851157,Verilog,Implementation-of-64x8-memory-array,57426,1,2024-01-27 15:58:29+00:00,[],https://api.github.com/licenses/apache-2.0
71,https://github.com/TX-Leo/THUEE-Verilog.git,2022-07-24 13:21:23+00:00,THUEE„ÄäÊï∞Â≠óÈÄªËæë‰∏éÂ§ÑÁêÜÂô®Âü∫Á°ÄÂÆûÈ™å„Äã-‰∫îÊ¨°Â∞è‰Ωú‰∏ö,0,TX-Leo/THUEE-Verilog,517329878,Verilog,THUEE-Verilog,55026,1,2024-02-20 12:11:50+00:00,[],None
72,https://github.com/Sheldon38/A5-1-Encryption.git,2022-07-17 14:27:15+00:00,,0,Sheldon38/A5-1-Encryption,514866026,Verilog,A5-1-Encryption,5,1,2023-04-28 03:40:49+00:00,[],None
73,https://github.com/HamzaHayatAbbasi/AHB_LITE_SLAVE_TESTBENCH.git,2022-07-24 07:52:35+00:00,This project includes AHB_LITE_SLAVE layered Testbench ,0,HamzaHayatAbbasi/AHB_LITE_SLAVE_TESTBENCH,517260791,Verilog,AHB_LITE_SLAVE_TESTBENCH,13,1,2023-07-10 02:20:31+00:00,[],None
74,https://github.com/govind04/16-bit-Wallace-Multiplier.git,2022-07-26 20:14:58+00:00,16 bit Wallace Multiplier using Brent Kung Adder,0,govind04/16-bit-Wallace-Multiplier,518204414,Verilog,16-bit-Wallace-Multiplier,2,1,2023-10-24 14:23:10+00:00,[],None
75,https://github.com/vyomasystems-lab/challenges-abhirup-kabiraj.git,2022-07-20 11:45:15+00:00,challenges-abhirup-kabiraj created by GitHub Classroom,0,vyomasystems-lab/challenges-abhirup-kabiraj,515959102,Verilog,challenges-abhirup-kabiraj,27,1,2022-08-22 15:59:23+00:00,[],
76,https://github.com/Harsha642/Verilog-Projects-and-Concepts.git,2022-07-12 14:01:08+00:00,Mini Projects in Verilog and it's related concepts. ,0,Harsha642/Verilog-Projects-and-Concepts,513165283,Verilog,Verilog-Projects-and-Concepts,10986,1,2024-03-04 12:02:06+00:00,[],None
77,https://github.com/yashgupta26/AMBA_APB_Protocol.git,2022-07-21 12:19:15+00:00,,1,yashgupta26/AMBA_APB_Protocol,516359259,Verilog,AMBA_APB_Protocol,179,1,2023-03-06 14:24:32+00:00,[],https://api.github.com/licenses/mit
78,https://github.com/petrohi/tensil-zcu104-tutorial.git,2022-07-21 19:39:45+00:00,,2,petrohi/tensil-zcu104-tutorial,516500786,Verilog,tensil-zcu104-tutorial,55940,1,2023-07-15 01:06:08+00:00,[],https://api.github.com/licenses/apache-2.0
79,https://github.com/vyomasystems-lab/challenges-rpjayaraman.git,2022-07-21 13:43:59+00:00,challenges-rpjayaraman created by GitHub Classroom,1,vyomasystems-lab/challenges-rpjayaraman,516388347,Verilog,challenges-rpjayaraman,117,1,2022-09-19 11:50:12+00:00,[],
80,https://github.com/NabilYasser/CDC-tools-box.git,2022-07-21 16:53:41+00:00,,0,NabilYasser/CDC-tools-box,516453214,Verilog,CDC-tools-box,4,1,2022-08-20 11:57:15+00:00,[],None
81,https://github.com/CHESS-mission/Clyde.git,2022-07-10 19:32:45+00:00,SoC for the decemer 22 mission designed using libero design suite,0,CHESS-mission/Clyde,512522498,Verilog,Clyde,124377,1,2022-08-11 06:55:34+00:00,[],None
82,https://github.com/aniketrarya/Vending-Machine.git,2022-07-19 14:22:57+00:00,Implementation of Verilog and Finite state Machine,0,aniketrarya/Vending-Machine,515616875,Verilog,Vending-Machine,5,1,2022-11-02 07:43:39+00:00,"['finite-state-machine', 'verilog']",None
83,https://github.com/Pankaj1811/iiitb_bidicntr.git,2022-07-27 04:16:44+00:00,Bidirectional Counter,0,Pankaj1811/iiitb_bidicntr,518306084,Verilog,iiitb_bidicntr,4353,1,2023-10-13 03:15:08+00:00,[],https://api.github.com/licenses/mit
84,https://github.com/meiniKi/RV32I_SC_Logisim.git,2022-07-20 09:45:17+00:00,,0,meiniKi/RV32I_SC_Logisim,515922124,Verilog,RV32I_SC_Logisim,724,1,2024-03-01 14:35:44+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/33sgs/Verilog-SPI-Serializer.git,2022-07-11 20:19:33+00:00,A basic SPI style serializer implemented in Verilog,0,33sgs/Verilog-SPI-Serializer,512897420,Verilog,Verilog-SPI-Serializer,13,1,2023-04-30 16:42:06+00:00,[],None
86,https://github.com/T-Shreyas/Verilog-Combinational-Designs.git,2022-07-25 08:36:44+00:00,1) N bit Adder  2) N bit Comparator  3) N bit Decoder  4) Priority encoder 4to2  5) 4to16 Binary Decoder,0,T-Shreyas/Verilog-Combinational-Designs,517583059,Verilog,Verilog-Combinational-Designs,6,1,2022-09-09 02:20:54+00:00,[],None
87,https://github.com/DouglasWWolf/sidewinder_xdma.git,2022-07-15 23:30:39+00:00,Sidewinder PCIe/DMA design that uses the XDMA mechanism and driver,0,DouglasWWolf/sidewinder_xdma,514430259,Verilog,sidewinder_xdma,988,1,2022-07-15 23:33:29+00:00,[],None
88,https://github.com/SiddhantNayak5/iiitb_vm.git,2022-07-27 04:06:51+00:00,,1,SiddhantNayak5/iiitb_vm,518304021,Verilog,iiitb_vm,2502,1,2023-01-29 17:55:43+00:00,[],None
89,https://github.com/Caprio2000/Full-Adder-Design-Using-Reversible-Logic-with-Different-Tools-for-Low-Power-VLSI.git,2022-07-16 22:26:07+00:00,"In this work we propose a study to the logic design synthesis of different circuit by using reversible computing.  This study is based on the use of full adder circuit using reversible logic synthesis. The idea is designing an adder circuit  with low power dissipation and low power consumption. Among the properties of reversible gate, we have a minimum  of input constant number of gate and number of garbage output. Garbage output are those output which is not using  for any consumption. Full adder cell is one of the most frequently used digital circuit component in arithmetic logic unit (ALU) and  it is the essential functional unit of all computational circuit. Till now lots of improvement has been done in this area  to refine the architecture and performance of full adder circuit design. In this project, designs of novel full adder cell  at 90nm CMOS technology are implemented by using CMOS transistors along with the existing full adder cell using  reversible computing.",0,Caprio2000/Full-Adder-Design-Using-Reversible-Logic-with-Different-Tools-for-Low-Power-VLSI,514696942,Verilog,Full-Adder-Design-Using-Reversible-Logic-with-Different-Tools-for-Low-Power-VLSI,1431,1,2023-11-27 04:10:32+00:00,[],https://api.github.com/licenses/apache-2.0
90,https://github.com/umazhar/Digital-Communication-System-.git,2022-07-14 12:39:42+00:00,Digital Communication System written in Verilog,1,umazhar/Digital-Communication-System-,513896280,Verilog,Digital-Communication-System-,31402,1,2023-12-03 01:15:08+00:00,[],None
91,https://github.com/rakshit-23/iiitb_usr.git,2022-07-27 11:26:06+00:00,,0,rakshit-23/iiitb_usr,518429303,Verilog,iiitb_usr,9118,1,2024-03-02 08:04:41+00:00,[],https://api.github.com/licenses/mit
92,https://github.com/nycu-caslab/AAML2023-Lab3.git,2022-07-11 15:33:03+00:00,,0,nycu-caslab/AAML2023-Lab3,512813127,Verilog,AAML2023-Lab3,21,1,2023-09-26 06:28:25+00:00,[],None
93,https://github.com/totiecaceres/UART.git,2022-07-22 06:51:43+00:00,,0,totiecaceres/UART,516642951,Verilog,UART,1232,1,2022-08-25 10:09:51+00:00,[],None
94,https://github.com/richardyilin/High_Throughput_Component_Labeling_Engine.git,2022-07-24 23:16:58+00:00,,0,richardyilin/High_Throughput_Component_Labeling_Engine,517458071,Verilog,High_Throughput_Component_Labeling_Engine,1376,1,2022-12-03 07:42:08+00:00,[],None
95,https://github.com/yzy26353520/spartan6-ax309.git,2022-07-12 02:14:31+00:00,ÂÖ•ÂùëfpgaÔºåËÆ∞ÂΩïÂÖ•Èó®Êó∂ÁöÑ‰ª£Á†Å,0,yzy26353520/spartan6-ax309,512969159,Verilog,spartan6-ax309,32805,1,2022-10-27 04:32:43+00:00,[],None
96,https://github.com/vn218/cordic_sqrt.git,2022-07-19 14:59:27+00:00,,0,vn218/cordic_sqrt,515630654,Verilog,cordic_sqrt,11,1,2023-11-27 08:48:41+00:00,[],None
97,https://github.com/melindakhosasih/NTHU-LDL-2021.git,2022-07-23 15:48:24+00:00,,0,melindakhosasih/NTHU-LDL-2021,517099105,Verilog,NTHU-LDL-2021,42274,1,2022-10-19 15:54:31+00:00,[],None
98,https://github.com/vyomasystems-lab/challenges-Ikarthikmb.git,2022-07-20 06:56:49+00:00,challenges-Ikarthikmb created by GitHub Classroom,1,vyomasystems-lab/challenges-Ikarthikmb,515868972,Verilog,challenges-Ikarthikmb,2396,1,2023-07-15 08:20:44+00:00,[],
99,https://github.com/vyomasystems-lab/challenges-Jayanth-sharma.git,2022-07-22 15:31:22+00:00,challenges-Jayanth-sharma created by GitHub Classroom,0,vyomasystems-lab/challenges-Jayanth-sharma,516800983,Verilog,challenges-Jayanth-sharma,455,1,2022-08-22 16:00:40+00:00,[],
100,https://github.com/itsnishit/iiitb_elc.git,2022-07-27 04:13:22+00:00,ELC is abbreviation for Elevation Controller,0,itsnishit/iiitb_elc,518305463,Verilog,iiitb_elc,2281,1,2023-01-29 18:05:02+00:00,[],https://api.github.com/licenses/mit
101,https://github.com/Magvel-7892/Design-of-AMBA-AHB-to-APB-bridge.git,2022-07-18 14:38:54+00:00,,0,Magvel-7892/Design-of-AMBA-AHB-to-APB-bridge,515222338,Verilog,Design-of-AMBA-AHB-to-APB-bridge,4,1,2023-05-24 14:56:12+00:00,[],None
102,https://github.com/zxtheproto/vampire4-MiSTer.git,2022-07-15 16:05:08+00:00,A port of the Apollo Vampire V4 Standalone core to the MiSTer.,0,zxtheproto/vampire4-MiSTer,514328830,Verilog,vampire4-MiSTer,115,1,2022-07-28 12:47:11+00:00,[],https://api.github.com/licenses/gpl-2.0
103,https://github.com/Omar-Abdullah-Muhammad-AlMaghawry/PCI_Interface_verilog.git,2022-07-10 19:34:35+00:00,"Desing, and verify PCI interface using verilog",0,Omar-Abdullah-Muhammad-AlMaghawry/PCI_Interface_verilog,512522832,Verilog,PCI_Interface_verilog,1584,1,2023-05-17 05:24:27+00:00,[],None
104,https://github.com/siriusm46/caravel_sirius.git,2022-07-15 19:02:29+00:00,,0,siriusm46/caravel_sirius,514376745,Verilog,caravel_sirius,2229,1,2024-03-01 07:44:57+00:00,[],https://api.github.com/licenses/apache-2.0
105,https://github.com/sps108/Verilog-Projects.git,2022-07-18 13:44:02+00:00,"Digital system and circuits design using HDL (Hardware Description Language) such as Verilog , VHDL , System-Verilog.",0,sps108/Verilog-Projects,515201767,Verilog,Verilog-Projects,339,1,2022-07-18 20:15:17+00:00,[],https://api.github.com/licenses/mit
106,https://github.com/mvsharikrishna/Four-way-traffic-light-Controller.git,2022-07-16 07:08:19+00:00,This is a project on a four-way traffic light controller with minimum waiting time.,0,mvsharikrishna/Four-way-traffic-light-Controller,514505697,Verilog,Four-way-traffic-light-Controller,1114,1,2022-08-26 03:45:30+00:00,[],None
107,https://github.com/BalaDhinesh/Bitonic-Sorting-In-Verilog.git,2022-07-27 13:18:00+00:00,Bitonic Sorting in Verilog which sorts any number of elements which are a power of two,1,BalaDhinesh/Bitonic-Sorting-In-Verilog,518466015,Verilog,Bitonic-Sorting-In-Verilog,11,1,2023-05-03 23:10:14+00:00,[],https://api.github.com/licenses/mit
108,https://github.com/vyomasystems-lab/challenges-krsheshu.git,2022-07-20 06:20:49+00:00,challenges-krsheshu created by GitHub Classroom,0,vyomasystems-lab/challenges-krsheshu,515858735,Verilog,challenges-krsheshu,1862,1,2022-09-03 13:00:53+00:00,[],
109,https://github.com/patelshubham26/UniversalShiftRegister.git,2022-07-19 15:29:41+00:00,,0,patelshubham26/UniversalShiftRegister,515641908,Verilog,UniversalShiftRegister,31,1,2022-08-05 09:23:57+00:00,[],https://api.github.com/licenses/apache-2.0
110,https://github.com/CreateRemoteThread/glitcher.git,2022-07-18 03:09:33+00:00,glitcher,0,CreateRemoteThread/glitcher,515018447,Verilog,glitcher,2044,1,2022-09-02 08:33:28+00:00,['laksa'],None
111,https://github.com/ishan-desai64/iiitb_apb.git,2022-07-27 04:10:07+00:00,ASIC Design Flow of Advance Peripheral Bus(APB),0,ishan-desai64/iiitb_apb,518304758,Verilog,iiitb_apb,2349,1,2023-01-29 18:01:08+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/evansm7/ArcDVI-hw.git,2022-07-25 23:46:33+00:00,Verilog design for ArcDVI FPGA,0,evansm7/ArcDVI-hw,517852981,Verilog,ArcDVI-hw,90,1,2022-07-28 20:37:42+00:00,[],None
113,https://github.com/TX-Leo/THUEE-Processor.git,2022-07-24 13:18:23+00:00,THUEE„ÄäÊï∞Â≠óÈÄªËæë‰∏éÂ§ÑÁêÜÂô®Âü∫Á°Ä„Äã-Â§ÑÁêÜÂô®Â§ß‰Ωú‰∏ö,0,TX-Leo/THUEE-Processor,517329280,Verilog,THUEE-Processor,19404,1,2024-02-20 12:12:00+00:00,[],None
114,https://github.com/drvasanthi/iiitb_cg.git,2022-07-27 04:10:43+00:00,,1,drvasanthi/iiitb_cg,518304910,Verilog,iiitb_cg,9344,1,2022-11-06 17:12:34+00:00,[],None
115,https://github.com/LancelotLake/m_rsic_v.git,2022-07-18 09:53:37+00:00,a simple rsic v for practice,0,LancelotLake/m_rsic_v,515125560,Verilog,m_rsic_v,313,1,2023-09-18 12:04:57+00:00,[],None
116,https://github.com/cdrlabs-waterloo/2022-07-15.git,2022-07-16 00:19:06+00:00,,0,cdrlabs-waterloo/2022-07-15,514437299,Verilog,2022-07-15,63,1,2023-10-16 08:37:55+00:00,[],https://api.github.com/licenses/mit
117,https://github.com/vyomasystems-lab/challenges-vghanshyam.git,2022-07-25 05:30:45+00:00,challenges-vghanshyam created by GitHub Classroom,0,vyomasystems-lab/challenges-vghanshyam,517530143,Verilog,challenges-vghanshyam,37,1,2023-02-18 09:01:34+00:00,[],
118,https://github.com/DigitalDesignSchool/2022-bishkek.git,2022-07-18 06:32:34+00:00,"Files for the seminar in Bishkek, Kyrgyzstan",1,DigitalDesignSchool/2022-bishkek,515062150,Verilog,2022-bishkek,21819,1,2023-04-16 07:36:53+00:00,[],
119,https://github.com/ahmedsaad562000/AES.git,2022-07-25 18:49:57+00:00,Advanced Encryption Standard System written used verilog and tested on DE1-SOC (FPGA),0,ahmedsaad562000/AES,517784159,Verilog,AES,33,1,2023-03-06 08:31:48+00:00,[],None
120,https://github.com/kiryk/merac.git,2022-07-24 17:22:30+00:00,"Massive Register Abuse, and Computer",0,kiryk/merac,517390189,Verilog,merac,9,1,2022-07-25 00:56:31+00:00,[],None
121,https://github.com/Gogireddyravikiran/iiitb_sd_fsm.git,2022-07-27 04:11:05+00:00,,2,Gogireddyravikiran/iiitb_sd_fsm,518304992,Verilog,iiitb_sd_fsm,2594,1,2022-09-23 08:58:43+00:00,[],https://api.github.com/licenses/mit
122,https://github.com/lx071/simulation_compare.git,2022-07-15 07:06:11+00:00,Comparison of various simulation frameworks,1,lx071/simulation_compare,514169954,Verilog,simulation_compare,10101,1,2023-03-07 08:52:47+00:00,[],None
123,https://github.com/DouglasWWolf/sidewinder_dma.git,2022-07-10 17:42:51+00:00,DMA over PCIe on a Fidus Sidewinder,0,DouglasWWolf/sidewinder_dma,512500128,Verilog,sidewinder_dma,26398,1,2022-07-11 22:42:31+00:00,[],None
124,https://github.com/Bandaanusha/iiitb_rtc.git,2022-07-27 04:08:07+00:00,,0,Bandaanusha/iiitb_rtc,518304282,Verilog,iiitb_rtc,12582,1,2022-08-02 08:25:51+00:00,[],https://api.github.com/licenses/mit
125,https://github.com/K4L4SHN1K0V25/Verilog---Fase-3.git,2022-07-23 04:32:35+00:00,Procesador Mips hecho en Verilog,0,K4L4SHN1K0V25/Verilog---Fase-3,516957756,Verilog,Verilog---Fase-3,43,1,2022-07-23 05:50:21+00:00,[],None
126,https://github.com/OmarFahmy07/Washing-Machine-Controller.git,2022-07-17 11:06:37+00:00,Washing Machine Controller Project Using Verilog HDL.,0,OmarFahmy07/Washing-Machine-Controller,514819692,Verilog,Washing-Machine-Controller,8,1,2022-08-11 11:50:37+00:00,[],None
127,https://github.com/vyomasystems-lab/challenges-PavanDheeraj.git,2022-07-21 00:56:09+00:00,challenges-PavanDheeraj created by GitHub Classroom,0,vyomasystems-lab/challenges-PavanDheeraj,516178620,Verilog,challenges-PavanDheeraj,101,1,2022-08-23 09:17:11+00:00,[],
128,https://github.com/ibrahim0moakkit/single-cycle-mips-cpu.git,2022-07-23 13:54:47+00:00,32-bit single cycle mips processor,0,ibrahim0moakkit/single-cycle-mips-cpu,517071328,Verilog,single-cycle-mips-cpu,57,1,2023-02-19 17:29:47+00:00,[],None
129,https://github.com/ExplodingONC/IT8951_E-ink_display.git,2022-07-21 01:13:09+00:00,Simple test of an E-ink display driven by IT8951,0,ExplodingONC/IT8951_E-ink_display,516181732,Verilog,IT8951_E-ink_display,195,1,2023-11-22 09:11:57+00:00,[],https://api.github.com/licenses/mit
130,https://github.com/ANAVINDK/Verilog-SPI-Controller.git,2022-07-24 06:52:58+00:00, This project aims to implement SPI master and slave modules and data transmission between them using Verilog. SPI master module is designed as a Finite state machine (FSM). The slave module is a simple shift register.,0,ANAVINDK/Verilog-SPI-Controller,517249659,Verilog,Verilog-SPI-Controller,5,1,2024-03-12 19:23:58+00:00,[],None
131,https://github.com/vyomasystems-lab/challenges-gaeyasrisatyavinnakota.git,2022-07-27 15:32:25+00:00,challenges-gaeyasrisatyavinnakota created by GitHub Classroom,0,vyomasystems-lab/challenges-gaeyasrisatyavinnakota,518515229,Verilog,challenges-gaeyasrisatyavinnakota,33,1,2022-08-22 16:01:28+00:00,[],
132,https://github.com/adityasingh6256/iiitb_sipo.git,2022-07-27 04:12:39+00:00,serial in parallel out shift register,1,adityasingh6256/iiitb_sipo,518305321,Verilog,iiitb_sipo,14999,1,2023-07-31 15:55:01+00:00,[],https://api.github.com/licenses/mit
133,https://github.com/KKjimmie/HITsz-CPU.git,2022-07-22 13:10:15+00:00,HITsz 2022Â§èÂ≠£Â≠¶ÊúüËÆ°ÁÆóÊú∫ËÆæËÆ°‰∏éÂÆûË∑µËØæÁ®ãÂÆûÈ™å,0,KKjimmie/HITsz-CPU,516755001,Verilog,HITsz-CPU,7257,1,2023-07-05 09:01:53+00:00,[],None
134,https://github.com/OmarFahmy07/UART.git,2022-07-17 10:42:31+00:00,UART Communication Protocol using Verilog HDL.,0,OmarFahmy07/UART,514814939,Verilog,UART,28,1,2022-08-11 11:33:59+00:00,[],None
135,https://github.com/namoralo/SNAKE.git,2022-07-20 09:34:23+00:00,,0,namoralo/SNAKE,515918603,Verilog,SNAKE,211,1,2023-06-15 14:32:53+00:00,[],None
136,https://github.com/eteRnaL198/cs-ex-processor.git,2022-07-10 04:12:34+00:00,,0,eteRnaL198/cs-ex-processor,512341849,Verilog,cs-ex-processor,10284,1,2022-12-10 04:08:47+00:00,[],None
137,https://github.com/Dany2002-hub/16-bit_RISC_Processor.git,2022-07-22 07:21:23+00:00,,0,Dany2002-hub/16-bit_RISC_Processor,516651328,Verilog,16-bit_RISC_Processor,43,1,2022-10-26 06:40:48+00:00,[],None
138,https://github.com/jogeshsingh/Scoreboard_controller-00-to-99-UP-DOWN-COUNTER-ON-FPGA.git,2022-07-22 17:13:11+00:00,This Project revolves around the functionality of typical SCOREBOARD_Controller which counts UP and DOWN (anywhere between 00 TO 99) ,0,jogeshsingh/Scoreboard_controller-00-to-99-UP-DOWN-COUNTER-ON-FPGA,516830490,Verilog,Scoreboard_controller-00-to-99-UP-DOWN-COUNTER-ON-FPGA,17,1,2023-09-29 06:57:09+00:00,[],https://api.github.com/licenses/mit
139,https://github.com/yangbo/fpga-mojo-sound-locator.git,2022-07-10 06:23:15+00:00,For debug Mojo-v3(Alchitry) sample project Sound-Locator and learn FPGA design technics.,0,yangbo/fpga-mojo-sound-locator,512361420,Verilog,fpga-mojo-sound-locator,4571,1,2022-07-15 08:04:28+00:00,[],https://api.github.com/licenses/apache-2.0
140,https://github.com/lunarmobiscuit/verilog-65C2402-fsm.git,2022-07-10 18:36:01+00:00,,1,lunarmobiscuit/verilog-65C2402-fsm,512511162,Verilog,verilog-65C2402-fsm,93,1,2022-07-24 06:38:47+00:00,[],None
141,https://github.com/Johnmc104/open_usb1.1_host.git,2022-07-21 11:17:21+00:00,"from opencore, Including the controller and phy",2,Johnmc104/open_usb1.1_host,516339991,Verilog,open_usb1.1_host,191,1,2023-08-10 03:50:56+00:00,[],None
142,https://github.com/mohamedtarek54/design-of-32-bit-MIPS-processor.git,2022-07-21 12:25:32+00:00,digital design of 5-stage pipelined 32-bit MIPS microprocessor in Verilog,0,mohamedtarek54/design-of-32-bit-MIPS-processor,516361267,Verilog,design-of-32-bit-MIPS-processor,5,1,2023-10-11 09:11:47+00:00,[],None
143,https://github.com/MisaghM/Computer-Architecture-Course-Projects.git,2022-07-24 20:14:34+00:00,"Verilog descriptions of MIPS single-cycle, multi-cycle & pipeline implementations.",1,MisaghM/Computer-Architecture-Course-Projects,517427004,Verilog,Computer-Architecture-Course-Projects,3242,1,2022-07-29 15:42:30+00:00,"['linear-regression', 'mips', 'mips-architecture', 'mips-assembly', 'verilog', 'computer-architecture']",https://api.github.com/licenses/mit
144,https://github.com/vyomasystems-lab/challenges-ganeshbs17.git,2022-07-25 17:50:31+00:00,challenges-ganeshbs17 created by GitHub Classroom,0,vyomasystems-lab/challenges-ganeshbs17,517766658,Verilog,challenges-ganeshbs17,27,0,2022-08-22 16:01:17+00:00,[],
145,https://github.com/S-E-N-S-O-H-A-M/Alarm-Clock.git,2022-07-26 06:11:43+00:00,,0,S-E-N-S-O-H-A-M/Alarm-Clock,517935866,Verilog,Alarm-Clock,128,0,2022-07-26 06:12:38+00:00,[],https://api.github.com/licenses/apache-2.0
146,https://github.com/HarshadUgale5/Wallace_Multiplier.git,2022-07-24 16:45:12+00:00,,0,HarshadUgale5/Wallace_Multiplier,517381177,Verilog,Wallace_Multiplier,18,0,2022-08-18 09:26:54+00:00,[],None
147,https://github.com/CharlieScheel/ECE-2372-Capstone-Project.git,2022-07-23 20:21:04+00:00,Serial Subtractor in Verilog for Modern Digital System Design Course,0,CharlieScheel/ECE-2372-Capstone-Project,517156686,Verilog,ECE-2372-Capstone-Project,28,0,2022-07-23 20:23:13+00:00,[],None
148,https://github.com/vyomasystems-lab/challenges-Elavarasan0702.git,2022-07-23 16:45:11+00:00,challenges-Elavarasan0702 created by GitHub Classroom,0,vyomasystems-lab/challenges-Elavarasan0702,517112151,Verilog,challenges-Elavarasan0702,439,0,2022-08-22 16:00:58+00:00,[],
149,https://github.com/catsareliquid3/my_projects.git,2022-07-13 09:01:22+00:00,pile of junk,0,catsareliquid3/my_projects,513450855,Verilog,my_projects,1693,0,2022-11-28 12:40:17+00:00,[],https://api.github.com/licenses/gpl-3.0
150,https://github.com/vyomasystems-lab/challenges-Kusuma-Kumari-Kasse.git,2022-07-25 04:47:10+00:00,challenges-Kusuma-Kumari-Kasse created by GitHub Classroom,0,vyomasystems-lab/challenges-Kusuma-Kumari-Kasse,517520616,Verilog,challenges-Kusuma-Kumari-Kasse,27,0,2022-08-22 16:01:10+00:00,[],
151,https://github.com/sohilaakram/UART.git,2022-07-22 02:57:48+00:00,,0,sohilaakram/UART,516589961,Verilog,UART,80,0,2022-07-22 02:58:05+00:00,[],None
152,https://github.com/vyomasystems-lab/challenges-Sooraj02.git,2022-07-20 06:50:35+00:00,challenges-Sooraj02 created by GitHub Classroom,0,vyomasystems-lab/challenges-Sooraj02,515867142,Verilog,challenges-Sooraj02,28,0,2022-08-22 15:58:12+00:00,[],
153,https://github.com/vyomasystems-lab/challenges-Sansriti-Shreya.git,2022-07-20 07:13:57+00:00,challenges-Sansriti-Shreya created by GitHub Classroom,0,vyomasystems-lab/challenges-Sansriti-Shreya,515874025,Verilog,challenges-Sansriti-Shreya,27,0,2022-08-22 15:58:13+00:00,[],
154,https://github.com/vyomasystems-lab/challenges-Gklkrshna.git,2022-07-20 09:15:40+00:00,challenges-Gklkrshna created by GitHub Classroom,0,vyomasystems-lab/challenges-Gklkrshna,515912266,Verilog,challenges-Gklkrshna,27,0,2022-08-22 15:58:42+00:00,[],
155,https://github.com/vyomasystems-lab/challenges-vkhrishi.git,2022-07-20 08:35:11+00:00,challenges-vkhrishi created by GitHub Classroom,0,vyomasystems-lab/challenges-vkhrishi,515899276,Verilog,challenges-vkhrishi,66,0,2022-08-22 15:58:32+00:00,[],
156,https://github.com/abhishek270101/SOIL-MONITORING-BOT-EYANTRA.git,2022-07-22 16:21:30+00:00,,1,abhishek270101/SOIL-MONITORING-BOT-EYANTRA,516815803,Verilog,SOIL-MONITORING-BOT-EYANTRA,77641,0,2022-08-15 17:13:57+00:00,[],None
157,https://github.com/PrathammGupta/task1--Terasic.git,2022-07-23 12:21:44+00:00,,0,PrathammGupta/task1--Terasic,517050201,Verilog,task1--Terasic,0,0,2022-07-23 12:25:31+00:00,[],None
158,https://github.com/vyomasystems-lab/challenges-NikhilDewangan.git,2022-07-26 03:01:20+00:00,challenges-NikhilDewangan created by GitHub Classroom,0,vyomasystems-lab/challenges-NikhilDewangan,517893620,Verilog,challenges-NikhilDewangan,71,0,2022-08-22 16:01:19+00:00,[],
159,https://github.com/SundeepA28/UE20CS201---Digital-design-and-computer-organization.git,2022-07-26 08:30:07+00:00,,0,SundeepA28/UE20CS201---Digital-design-and-computer-organization,517977082,Verilog,UE20CS201---Digital-design-and-computer-organization,3829,0,2022-07-26 08:37:12+00:00,[],None
160,https://github.com/algasami/RV32i_Imp.git,2022-07-26 14:02:47+00:00,My RV32i Implementation,0,algasami/RV32i_Imp,518085284,Verilog,RV32i_Imp,22,0,2022-08-04 13:16:20+00:00,[],None
161,https://github.com/qamar411/Displaying-Circles-Squares-and-Diamonds-on-Vga-Using-FPGA.git,2022-07-11 04:24:48+00:00,,0,qamar411/Displaying-Circles-Squares-and-Diamonds-on-Vga-Using-FPGA,512614647,Verilog,Displaying-Circles-Squares-and-Diamonds-on-Vga-Using-FPGA,472,0,2022-07-11 04:55:35+00:00,[],None
162,https://github.com/vyomasystems-lab/challenges-stoushik.git,2022-07-20 09:44:33+00:00,challenges-stoushik created by GitHub Classroom,0,vyomasystems-lab/challenges-stoushik,515921903,Verilog,challenges-stoushik,357,0,2022-08-22 15:58:48+00:00,[],
163,https://github.com/vyomasystems-lab/challenges-Shreyasm22.git,2022-07-20 06:17:38+00:00,challenges-Shreyasm22 created by GitHub Classroom,0,vyomasystems-lab/challenges-Shreyasm22,515857861,Verilog,challenges-Shreyasm22,130,0,2022-08-22 15:57:41+00:00,[],
164,https://github.com/vyomasystems-lab/challenges-Yash-Goklani.git,2022-07-20 06:45:13+00:00,challenges-Yash-Goklani created by GitHub Classroom,0,vyomasystems-lab/challenges-Yash-Goklani,515865606,Verilog,challenges-Yash-Goklani,27,0,2022-08-22 15:58:12+00:00,[],
165,https://github.com/vyomasystems-lab/challenges-Susmith-das.git,2022-07-20 06:45:34+00:00,challenges-Susmith-das created by GitHub Classroom,0,vyomasystems-lab/challenges-Susmith-das,515865708,Verilog,challenges-Susmith-das,27,0,2022-08-22 15:58:12+00:00,[],
166,https://github.com/vyomasystems-lab/challenges-Knavere29.git,2022-07-20 06:04:49+00:00,challenges-Knavere29 created by GitHub Classroom,0,vyomasystems-lab/challenges-Knavere29,515854281,Verilog,challenges-Knavere29,27,0,2022-08-22 15:57:32+00:00,[],
167,https://github.com/vyomasystems-lab/challenges-OMaher1551.git,2022-07-20 06:12:26+00:00,challenges-OMaher1551 created by GitHub Classroom,0,vyomasystems-lab/challenges-OMaher1551,515856394,Verilog,challenges-OMaher1551,27,0,2022-08-22 15:57:38+00:00,[],
168,https://github.com/vyomasystems-lab/challenges-Abhishek-Thinker.git,2022-07-20 11:22:25+00:00,challenges-Abhishek-Thinker created by GitHub Classroom,0,vyomasystems-lab/challenges-Abhishek-Thinker,515952110,Verilog,challenges-Abhishek-Thinker,27,0,2022-08-22 15:59:09+00:00,[],
169,https://github.com/ZakWillCode/VeryLogarithmic.git,2022-07-20 20:39:11+00:00,"A sample of the verily project I put together, all coding done by me.",0,ZakWillCode/VeryLogarithmic,516128115,Verilog,VeryLogarithmic,1328,0,2022-07-20 20:43:20+00:00,[],None
170,https://github.com/vyomasystems-lab/challenges-subha-ratno.git,2022-07-21 11:49:48+00:00,challenges-subha-ratno created by GitHub Classroom,0,vyomasystems-lab/challenges-subha-ratno,516349823,Verilog,challenges-subha-ratno,46,0,2022-08-22 16:00:16+00:00,[],
171,https://github.com/Accelerator-thu/Pipeline.git,2022-07-21 20:44:15+00:00,,0,Accelerator-thu/Pipeline,516516579,Verilog,Pipeline,73,0,2022-08-06 16:58:46+00:00,[],None
172,https://github.com/siddharne09/Digital-Circuits.git,2022-07-19 11:49:59+00:00,,0,siddharne09/Digital-Circuits,515562880,Verilog,Digital-Circuits,6,0,2022-07-19 11:50:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
173,https://github.com/vishwateja12/5-stage-pipelined-Y86-64-proccessor-architecture.git,2022-07-16 16:30:36+00:00,,0,vishwateja12/5-stage-pipelined-Y86-64-proccessor-architecture,514630613,Verilog,5-stage-pipelined-Y86-64-proccessor-architecture,8036,0,2022-07-16 16:34:35+00:00,[],None
174,https://github.com/racharla-saikiran/fpga-symbiflow.git,2022-07-19 04:20:37+00:00,,0,racharla-saikiran/fpga-symbiflow,515432197,Verilog,fpga-symbiflow,4370,0,2022-07-19 04:48:28+00:00,[],None
175,https://github.com/guptayush2112/DV_AMBA_APB.git,2022-07-19 13:48:14+00:00,,0,guptayush2112/DV_AMBA_APB,515603988,Verilog,DV_AMBA_APB,204,0,2022-07-19 18:25:14+00:00,[],None
176,https://github.com/ansonlai897/2022_Spring_NYCU_ICLAB.git,2022-07-18 07:39:02+00:00,,0,ansonlai897/2022_Spring_NYCU_ICLAB,515081628,Verilog,2022_Spring_NYCU_ICLAB,20533,0,2023-02-05 01:04:50+00:00,[],None
177,https://github.com/NouranAbdelaziz/SPM.git,2022-07-17 09:32:11+00:00,,0,NouranAbdelaziz/SPM,514800518,Verilog,SPM,45839,0,2022-07-17 13:44:54+00:00,[],https://api.github.com/licenses/apache-2.0
178,https://github.com/jargonized/ctb-hackathon.git,2022-07-17 16:33:01+00:00,Screening report submitted for Capture the Bug Hackathon organized by NIELIT and VSD,0,jargonized/ctb-hackathon,514897415,Verilog,ctb-hackathon,25,0,2022-07-17 16:41:05+00:00,[],https://api.github.com/licenses/bsd-2-clause
179,https://github.com/caiovpsilveira/Processador-8-bits.git,2022-07-17 04:08:54+00:00,"Projeto em Verilog HDL de um processador de 8 bits uniciclo, baseado na arquitetura do MIPS.",0,caiovpsilveira/Processador-8-bits,514743186,Verilog,Processador-8-bits,907,0,2022-09-13 01:35:31+00:00,[],None
180,https://github.com/pateldivyam26/Traffic-Light-Controller.git,2022-07-10 14:20:17+00:00,This project aims to build a Traffic Light Control System to control traffic at an intersection of crossroad using Verilog.,1,pateldivyam26/Traffic-Light-Controller,512454114,Verilog,Traffic-Light-Controller,8090,0,2023-07-08 12:13:33+00:00,[],None
181,https://github.com/Sp1c4/posit-FMA.git,2022-07-11 08:25:42+00:00,posit format parallel FMA,0,Sp1c4/posit-FMA,512674039,Verilog,posit-FMA,1094,0,2023-10-19 12:01:40+00:00,[],None
182,https://github.com/vyomasystems-lab/challenges-Devansh0210.git,2022-07-20 14:39:03+00:00,challenges-Devansh0210 created by GitHub Classroom,0,vyomasystems-lab/challenges-Devansh0210,516018808,Verilog,challenges-Devansh0210,28,0,2022-08-22 15:59:47+00:00,[],
183,https://github.com/vyomasystems-lab/challenges-ManishPatla.git,2022-07-20 07:44:58+00:00,challenges-ManishPatla created by GitHub Classroom,0,vyomasystems-lab/challenges-ManishPatla,515883624,Verilog,challenges-ManishPatla,27,0,2022-08-22 15:58:22+00:00,[],
184,https://github.com/Antony0579/VLSI_homework.git,2022-07-21 03:03:38+00:00,VLSI_homework,0,Antony0579/VLSI_homework,516205436,Verilog,VLSI_homework,275,0,2022-07-21 03:21:18+00:00,[],None
185,https://github.com/vyomasystems-lab/challenges-mihirrana620.git,2022-07-21 06:17:13+00:00,challenges-mihirrana620 created by GitHub Classroom,0,vyomasystems-lab/challenges-mihirrana620,516248499,Verilog,challenges-mihirrana620,1372,0,2022-08-22 16:00:05+00:00,[],
186,https://github.com/PRK-innerpeace/MIPS-32bit-FullProcessor.git,2022-07-20 15:03:18+00:00,,0,PRK-innerpeace/MIPS-32bit-FullProcessor,516027479,Verilog,MIPS-32bit-FullProcessor,430,0,2022-07-20 15:04:11+00:00,[],None
187,https://github.com/Ansaf-Ahmad/16-Bit-Register-File.git,2022-07-21 13:41:44+00:00,16 bit register file modelled on Logisim and implemented in Verilog,0,Ansaf-Ahmad/16-Bit-Register-File,516387577,Verilog,16-Bit-Register-File,146,0,2022-07-21 13:46:42+00:00,[],None
188,https://github.com/aastha0603/clock_with_alarm.git,2022-07-14 08:40:15+00:00,,0,aastha0603/clock_with_alarm,513823450,Verilog,clock_with_alarm,7,0,2023-11-29 20:09:09+00:00,[],None
189,https://github.com/vyomasystems-lab/challenges-SURYA-M-84.git,2022-07-22 09:04:54+00:00,challenges-SURYA-M-84 created by GitHub Classroom,0,vyomasystems-lab/challenges-SURYA-M-84,516682588,Verilog,challenges-SURYA-M-84,27,0,2022-08-22 16:00:34+00:00,[],
190,https://github.com/birlutiuclaudiu/StructureOfComputerSystems.git,2022-07-27 11:19:16+00:00,Laboratory,0,birlutiuclaudiu/StructureOfComputerSystems,518427158,Verilog,StructureOfComputerSystems,1204,0,2022-07-27 11:29:38+00:00,[],None
191,https://github.com/yashkthr/LIFO.git,2022-07-27 04:06:06+00:00,Last-in-First-out Buffer,0,yashkthr/LIFO,518303877,Verilog,LIFO,8274,0,2023-04-25 12:36:43+00:00,[],None
192,https://github.com/vyomasystems-lab/challenges-Mohammed-shafi466.git,2022-07-27 20:36:47+00:00,challenges-Mohammed-shafi466 created by GitHub Classroom,0,vyomasystems-lab/challenges-Mohammed-shafi466,518604730,Verilog,challenges-Mohammed-shafi466,35,0,2022-08-22 16:01:29+00:00,[],
193,https://github.com/jessimd/caravel-ml-accel.git,2022-07-26 22:22:01+00:00,,0,jessimd/caravel-ml-accel,518233271,Verilog,caravel-ml-accel,111338,0,2022-07-26 22:22:15+00:00,[],https://api.github.com/licenses/apache-2.0
194,https://github.com/zumahun/cpu_4bit_zep.git,2022-07-19 12:29:47+00:00,,0,zumahun/cpu_4bit_zep,515576187,Verilog,cpu_4bit_zep,7,0,2022-07-19 12:30:39+00:00,[],None
195,https://github.com/vyomasystems-lab/challenges-AlPrime2k1.git,2022-07-20 08:03:22+00:00,challenges-AlPrime2k1 created by GitHub Classroom,0,vyomasystems-lab/challenges-AlPrime2k1,515889238,Verilog,challenges-AlPrime2k1,27,0,2022-08-22 15:58:25+00:00,[],
196,https://github.com/LanaP2000/Digital-Logic.git,2022-07-18 16:07:11+00:00,,0,LanaP2000/Digital-Logic,515253784,Verilog,Digital-Logic,37,0,2023-05-17 00:41:34+00:00,[],None
197,https://github.com/RadhaKulkarni26/ALU-using-Verilog.git,2022-07-18 15:20:44+00:00,"In this repository, i have implemented ALU using Verilog HDL.",0,RadhaKulkarni26/ALU-using-Verilog,515237554,Verilog,ALU-using-Verilog,2,0,2022-07-18 15:36:57+00:00,[],https://api.github.com/licenses/mit
198,https://github.com/jemoralesuvg/apio_template.git,2022-07-20 02:05:57+00:00,,0,jemoralesuvg/apio_template,515801644,Verilog,apio_template,0,0,2022-07-20 02:25:56+00:00,[],None
199,https://github.com/vyomasystems-lab/challenges-sameeryada.git,2022-07-20 10:59:55+00:00,challenges-sameeryada created by GitHub Classroom,0,vyomasystems-lab/challenges-sameeryada,515945425,Verilog,challenges-sameeryada,98,0,2022-08-22 15:59:00+00:00,[],
200,https://github.com/vyomasystems-lab/challenges-Tabrez-dev.git,2022-07-20 11:23:01+00:00,challenges-Tabrez-dev created by GitHub Classroom,0,vyomasystems-lab/challenges-Tabrez-dev,515952304,Verilog,challenges-Tabrez-dev,27,0,2022-08-22 15:59:10+00:00,[],
201,https://github.com/Gayathrishetty007/Router1x3.git,2022-07-24 08:04:53+00:00,,0,Gayathrishetty007/Router1x3,517263167,Verilog,Router1x3,20,0,2022-07-24 08:09:16+00:00,[],None
202,https://github.com/V1pi/sistemas-embarcados.git,2022-07-24 13:34:34+00:00,,0,V1pi/sistemas-embarcados,517332992,Verilog,sistemas-embarcados,12701,0,2023-03-15 19:07:33+00:00,[],None
203,https://github.com/sohilaakram/SPI-Master.git,2022-07-22 02:31:47+00:00,,0,sohilaakram/SPI-Master,516584415,Verilog,SPI-Master,48,0,2022-07-22 02:39:27+00:00,[],None
204,https://github.com/vyomasystems-lab/challenges-InvincibleJuggernaut.git,2022-07-23 05:59:25+00:00,challenges-InvincibleJuggernaut created by GitHub Classroom,0,vyomasystems-lab/challenges-InvincibleJuggernaut,516972064,Verilog,challenges-InvincibleJuggernaut,27,0,2022-08-22 16:00:50+00:00,[],
205,https://github.com/vyomasystems-lab/challenges-ajinkyaghude.git,2022-07-23 19:04:42+00:00,challenges-ajinkyaghude created by GitHub Classroom,0,vyomasystems-lab/challenges-ajinkyaghude,517142341,Verilog,challenges-ajinkyaghude,28,0,2022-08-22 16:01:01+00:00,[],
206,https://github.com/jbaum81/JBX16.git,2022-07-23 08:36:46+00:00,"A commander X16 compatible, and more. ",0,jbaum81/JBX16,517002886,Verilog,JBX16,77455,0,2022-07-23 10:09:06+00:00,[],None
207,https://github.com/shally520/3-8decode.git,2022-07-22 07:07:48+00:00,,0,shally520/3-8decode,516647542,Verilog,3-8decode,1341,0,2022-07-22 07:09:21+00:00,[],None
208,https://github.com/vyomasystems-lab/challenges-krishna-gup.git,2022-07-22 19:19:20+00:00,challenges-krishna-gup created by GitHub Classroom,0,vyomasystems-lab/challenges-krishna-gup,516863248,Verilog,challenges-krishna-gup,42,0,2022-08-22 16:00:45+00:00,[],
209,https://github.com/fleb72/FPGA-VGA-Controller.git,2022-07-24 10:49:25+00:00,VGA Controller on DE0-nano with Quartus Prime,0,fleb72/FPGA-VGA-Controller,517296371,Verilog,FPGA-VGA-Controller,5889,0,2022-07-26 13:17:42+00:00,[],None
210,https://github.com/steve-aurifexlabs/mpw7.git,2022-07-24 18:31:59+00:00,MPW7,0,steve-aurifexlabs/mpw7,517406069,Verilog,mpw7,11718,0,2022-07-24 18:32:12+00:00,[],https://api.github.com/licenses/apache-2.0
211,https://github.com/vyomasystems-lab/challenges-Yash-tomar.git,2022-07-21 03:49:41+00:00,challenges-Yash-tomar created by GitHub Classroom,0,vyomasystems-lab/challenges-Yash-tomar,516215778,Verilog,challenges-Yash-tomar,41,0,2022-08-22 16:00:04+00:00,[],
212,https://github.com/vyomasystems-lab/challenges-AsheshPangma.git,2022-07-20 18:57:54+00:00,challenges-AsheshPangma created by GitHub Classroom,0,vyomasystems-lab/challenges-AsheshPangma,516101777,Verilog,challenges-AsheshPangma,32,0,2022-08-22 15:59:59+00:00,[],
213,https://github.com/Ason4901/Image-processing-using-verilog.git,2022-07-21 06:34:29+00:00,"Processed an image using Verilog from reading an input bitmap image (.bmp) in Verilog, processing and writing the processed result to an output bitmap image in Verilog.",1,Ason4901/Image-processing-using-verilog,516253468,Verilog,Image-processing-using-verilog,6,0,2022-07-21 06:36:26+00:00,[],None
214,https://github.com/vyomasystems-lab/challenges-Anmol-wq.git,2022-07-14 04:30:47+00:00,challenges-Anmol-wq created by GitHub Classroom,0,vyomasystems-lab/challenges-Anmol-wq,513759025,Verilog,challenges-Anmol-wq,77,0,2022-08-22 15:57:09+00:00,[],
215,https://github.com/achyutshegade/Traffic-Signal-Controller.git,2022-07-19 11:31:40+00:00,,0,achyutshegade/Traffic-Signal-Controller,515557004,Verilog,Traffic-Signal-Controller,3,0,2022-07-19 11:48:32+00:00,[],https://api.github.com/licenses/mit
216,https://github.com/malivinayak/T-Intersection-Traffic-Signal-Control-System.git,2022-07-19 13:36:55+00:00,Designing of T-Intersection Traffic Signal Control System using FSM. ,0,malivinayak/T-Intersection-Traffic-Signal-Control-System,515599868,Verilog,T-Intersection-Traffic-Signal-Control-System,876,0,2022-09-03 09:42:38+00:00,[],https://api.github.com/licenses/mit
217,https://github.com/NAvi349/rad-2-booth.git,2022-07-19 07:19:18+00:00,This repository contains the verilog design of a radix to booth's algorithm,0,NAvi349/rad-2-booth,515477729,Verilog,rad-2-booth,316,0,2022-07-19 07:21:05+00:00,[],https://api.github.com/licenses/gpl-3.0
218,https://github.com/vyomasystems-lab/challenges-Sidsahu4.git,2022-07-20 06:14:21+00:00,challenges-Sidsahu4 created by GitHub Classroom,0,vyomasystems-lab/challenges-Sidsahu4,515856944,Verilog,challenges-Sidsahu4,30,0,2022-08-22 15:57:39+00:00,[],
219,https://github.com/vyomasystems-lab/challenges-RajeshwarBoyina.git,2022-07-20 06:07:12+00:00,challenges-RajeshwarBoyina created by GitHub Classroom,0,vyomasystems-lab/challenges-RajeshwarBoyina,515854961,Verilog,challenges-RajeshwarBoyina,36,0,2022-08-22 15:57:36+00:00,[],
220,https://github.com/vyomasystems-lab/challenges-Nihar-A.git,2022-07-20 05:56:35+00:00,challenges-Nihar-A created by GitHub Classroom,0,vyomasystems-lab/challenges-Nihar-A,515852120,Verilog,challenges-Nihar-A,27,0,2022-08-22 15:57:14+00:00,[],
221,https://github.com/CornPrincess/verilog_practice.git,2022-07-18 00:59:04+00:00,The practice code of HDLBits,0,CornPrincess/verilog_practice,514992586,Verilog,verilog_practice,19,0,2022-07-18 01:08:34+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/canbozaci/RV32I.git,2022-07-11 11:37:14+00:00,RISC-V 32-bit Integer Processor Codes written for university class,0,canbozaci/RV32I,512731379,Verilog,RV32I,466,0,2022-07-16 12:54:46+00:00,[],None
223,https://github.com/noemiabril/Amstrad-PCW_MiSTer-Arrow_SoCKit.git,2022-07-11 08:35:29+00:00,Amstrad PCW 256/512,0,noemiabril/Amstrad-PCW_MiSTer-Arrow_SoCKit,512677108,Verilog,Amstrad-PCW_MiSTer-Arrow_SoCKit,1874,0,2022-07-11 08:35:36+00:00,[],None
224,https://github.com/Sheldon38/Image-Processing.git,2022-07-11 16:09:13+00:00,Image Processing Module,0,Sheldon38/Image-Processing,512825380,Verilog,Image-Processing,241,0,2022-07-16 10:24:10+00:00,[],None
225,https://github.com/Sarthakm31/RISC-Microprocessor.git,2022-07-12 11:20:00+00:00,,0,Sarthakm31/RISC-Microprocessor,513112517,Verilog,RISC-Microprocessor,701,0,2022-07-12 11:21:48+00:00,[],None
226,https://github.com/Bianca66/BresenhamCircle.git,2022-07-13 20:24:18+00:00,,0,Bianca66/BresenhamCircle,513661092,Verilog,BresenhamCircle,3036,0,2022-07-13 20:29:47+00:00,[],None
227,https://github.com/work-git8/verilog-sequence-detector.git,2022-07-18 18:43:51+00:00,,0,work-git8/verilog-sequence-detector,515302628,Verilog,verilog-sequence-detector,15,0,2022-07-18 18:46:21+00:00,[],https://api.github.com/licenses/gpl-3.0
228,https://github.com/Sritam519/iiitb_bcdc.git,2022-07-27 04:19:12+00:00,,0,Sritam519/iiitb_bcdc,518306536,Verilog,iiitb_bcdc,7260,0,2022-07-27 04:32:17+00:00,[],https://api.github.com/licenses/mit
229,https://github.com/chykon/utf8decoder-verilog.git,2022-07-27 14:43:46+00:00,[UNMAINTEINED] A UTF-8 hardware decoder written in the Verilog.,0,chykon/utf8decoder-verilog,518497337,Verilog,utf8decoder-verilog,75,0,2023-01-27 21:15:22+00:00,[],
230,https://github.com/jhzengl/verilog.git,2022-07-27 09:11:08+00:00,Â≠¶‰π† verilog,0,jhzengl/verilog,518386931,Verilog,verilog,1371,0,2022-08-02 08:46:56+00:00,[],None
231,https://github.com/Rishabh-zhcet/parity-generator.git,2022-07-27 18:49:00+00:00,Its a 3-bit parity generator for non overlapping input.,0,Rishabh-zhcet/parity-generator,518576684,Verilog,parity-generator,6,0,2022-07-28 08:50:59+00:00,[],https://api.github.com/licenses/mit
232,https://github.com/ganeshbs17/Verilog.git,2022-07-19 07:00:41+00:00,,0,ganeshbs17/Verilog,515471991,Verilog,Verilog,6,0,2022-07-19 07:06:08+00:00,[],https://api.github.com/licenses/mit
233,https://github.com/zumahun/filter_average_etc.git,2022-07-19 12:05:56+00:00,,0,zumahun/filter_average_etc,515568211,Verilog,filter_average_etc,18,0,2022-07-19 12:08:31+00:00,[],None
234,https://github.com/npk77/verilog.git,2022-07-19 17:02:26+00:00,My verilog codes,0,npk77/verilog,515672768,Verilog,verilog,18,0,2022-07-19 17:04:50+00:00,[],https://api.github.com/licenses/gpl-3.0
235,https://github.com/noriHanda/lsi-engineering.git,2022-07-19 08:08:07+00:00,ÈõÜÁ©çÂõûË∑ØÂ∑•Â≠¶„ÅÆÊéàÊ•≠„ÅßÊõ∏„ÅÑ„Åü Verilog HDL „ÅÆ„Ç≥„Éº„Éâ„Åß„Åô„ÄÇ,0,noriHanda/lsi-engineering,515492773,Verilog,lsi-engineering,237,0,2022-07-19 08:11:43+00:00,[],None
236,https://github.com/vyomasystems-lab/challenges-devikabh1.git,2022-07-23 09:52:14+00:00,challenges-devikabh1 created by GitHub Classroom,0,vyomasystems-lab/challenges-devikabh1,517018988,Verilog,challenges-devikabh1,27,0,2022-08-22 16:00:54+00:00,[],
237,https://github.com/msaideroglu/caravel_tutorial.git,2022-07-24 13:25:23+00:00,,0,msaideroglu/caravel_tutorial,517330791,Verilog,caravel_tutorial,2230,0,2022-07-24 13:25:35+00:00,[],https://api.github.com/licenses/apache-2.0
238,https://github.com/vyomasystems-lab/challenges-MahimaGoyen.git,2022-07-22 14:32:02+00:00,challenges-MahimaGoyen created by GitHub Classroom,0,vyomasystems-lab/challenges-MahimaGoyen,516781946,Verilog,challenges-MahimaGoyen,455,0,2022-08-22 16:00:39+00:00,[],
239,https://github.com/vyomasystems-lab/challenges-Diwakar-12.git,2022-07-23 15:37:17+00:00,challenges-Diwakar-12 created by GitHub Classroom,0,vyomasystems-lab/challenges-Diwakar-12,517096477,Verilog,challenges-Diwakar-12,106,0,2022-08-22 16:00:58+00:00,[],
240,https://github.com/nihalgeorge01/riscv_cpu.git,2022-07-16 10:15:44+00:00,RISC-V CPU from scratch,0,nihalgeorge01/riscv_cpu,514543895,Verilog,riscv_cpu,162,0,2022-08-22 18:15:48+00:00,[],None
241,https://github.com/ce31062/Getting_start_with_VerilogHDL.git,2022-07-14 09:20:56+00:00,"""ÂÖ•ÈñÄVerilogHDLË®òËø∞""„ÅÆÊºîÁøíÁî®„É™„Éù„Ç∏„Éà„É™",0,ce31062/Getting_start_with_VerilogHDL,513835876,Verilog,Getting_start_with_VerilogHDL,48,0,2022-10-05 01:15:48+00:00,[],None
242,https://github.com/vyomasystems-lab/challenges-MaharshiLegacy.git,2022-07-25 16:12:12+00:00,challenges-MaharshiLegacy created by GitHub Classroom,0,vyomasystems-lab/challenges-MaharshiLegacy,517735298,Verilog,challenges-MaharshiLegacy,51,0,2022-08-22 16:01:16+00:00,[],
243,https://github.com/projectDV/Designs.git,2022-07-26 07:23:05+00:00,This repository contains various RTL designs. ,0,projectDV/Designs,517956339,Verilog,Designs,17,0,2022-07-26 08:05:08+00:00,[],None
244,https://github.com/vyomasystems-lab/challenges-harshithsn.git,2022-07-20 05:55:50+00:00,challenges-harshithsn created by GitHub Classroom,0,vyomasystems-lab/challenges-harshithsn,515851914,Verilog,challenges-harshithsn,27,0,2022-08-22 15:57:12+00:00,[],
245,https://github.com/SukanyaMore/FPGA-12Hour-Clock.git,2022-07-21 18:18:05+00:00,,0,SukanyaMore/FPGA-12Hour-Clock,516478203,Verilog,FPGA-12Hour-Clock,146,0,2022-07-22 10:29:20+00:00,[],None
246,https://github.com/vyomasystems-lab/challenges-RamAIbot.git,2022-07-21 20:16:22+00:00,challenges-RamAIbot created by GitHub Classroom,0,vyomasystems-lab/challenges-RamAIbot,516510017,Verilog,challenges-RamAIbot,27,0,2022-08-22 16:00:27+00:00,[],
247,https://github.com/vyomasystems-lab/challenges-ShubhamShriram.git,2022-07-20 06:18:50+00:00,challenges-ShubhamShriram created by GitHub Classroom,0,vyomasystems-lab/challenges-ShubhamShriram,515858203,Verilog,challenges-ShubhamShriram,28,0,2022-08-22 15:57:42+00:00,[],
248,https://github.com/vyomasystems-lab/challenges-Prajvalsv.git,2022-07-20 06:04:17+00:00,challenges-Prajvalsv created by GitHub Classroom,0,vyomasystems-lab/challenges-Prajvalsv,515854160,Verilog,challenges-Prajvalsv,78,0,2022-08-22 15:57:31+00:00,[],
249,https://github.com/vyomasystems-lab/challenges-Aksingh1998.git,2022-07-20 11:29:16+00:00,challenges-Aksingh1998 created by GitHub Classroom,0,vyomasystems-lab/challenges-Aksingh1998,515954154,Verilog,challenges-Aksingh1998,27,0,2022-08-22 15:59:15+00:00,[],
250,https://github.com/dhruvagar/Basic-Verilog-Projects.git,2022-07-22 06:33:48+00:00,,0,dhruvagar/Basic-Verilog-Projects,516638023,Verilog,Basic-Verilog-Projects,4,0,2022-07-22 07:21:13+00:00,[],None
251,https://github.com/vyomasystems-lab/challenges-GLeela-2520.git,2022-07-20 13:28:21+00:00,challenges-GLeela-2520 created by GitHub Classroom,0,vyomasystems-lab/challenges-GLeela-2520,515993323,Verilog,challenges-GLeela-2520,27,0,2022-08-22 15:59:39+00:00,[],
252,https://github.com/evanso931/Pong-Verilog.git,2022-07-19 21:57:36+00:00,FPGA Verilog project of the arcade game Pong for the DE1-SoC board,0,evanso931/Pong-Verilog,515752637,Verilog,Pong-Verilog,83,0,2022-07-19 22:01:34+00:00,[],None
253,https://github.com/vyomasystems-lab/challenges-RAbh-inav.git,2022-07-20 08:13:41+00:00,challenges-RAbh-inav created by GitHub Classroom,1,vyomasystems-lab/challenges-RAbh-inav,515892463,Verilog,challenges-RAbh-inav,179,0,2022-08-22 15:58:30+00:00,[],
254,https://github.com/GaelZu/MIPS.git,2022-07-20 10:09:12+00:00,,0,GaelZu/MIPS,515929715,Verilog,MIPS,6,0,2022-07-20 10:31:36+00:00,[],None
255,https://github.com/vyomasystems-lab/challenges-Krishnachaitanya-422.git,2022-07-21 09:14:11+00:00,challenges-Krishnachaitanya-422 created by GitHub Classroom,0,vyomasystems-lab/challenges-Krishnachaitanya-422,516302180,Verilog,challenges-Krishnachaitanya-422,30,0,2022-08-22 16:00:10+00:00,[],
256,https://github.com/vyomasystems-lab/challenges-iaakash47.git,2022-07-21 10:21:13+00:00,challenges-iaakash47 created by GitHub Classroom,0,vyomasystems-lab/challenges-iaakash47,516323133,Verilog,challenges-iaakash47,113,0,2022-08-22 16:00:14+00:00,[],
257,https://github.com/MartPeggy/my_openmips.git,2022-07-20 03:22:54+00:00,,0,MartPeggy/my_openmips,515818836,Verilog,my_openmips,92,0,2022-07-20 05:00:43+00:00,[],https://api.github.com/licenses/mit
258,https://github.com/vyomasystems-lab/challenges-wilfredkisku.git,2022-07-20 09:02:26+00:00,challenges-wilfredkisku created by GitHub Classroom,0,vyomasystems-lab/challenges-wilfredkisku,515908210,Verilog,challenges-wilfredkisku,27,0,2022-08-22 15:58:39+00:00,[],
259,https://github.com/vyomasystems-lab/challenges-HARSHIL156.git,2022-07-20 06:53:35+00:00,challenges-HARSHIL156 created by GitHub Classroom,0,vyomasystems-lab/challenges-HARSHIL156,515867990,Verilog,challenges-HARSHIL156,197,0,2022-08-22 15:58:12+00:00,[],
260,https://github.com/vyomasystems-lab/challenges-pranavprabhu01.git,2022-07-22 10:31:36+00:00,challenges-pranavprabhu01 created by GitHub Classroom,0,vyomasystems-lab/challenges-pranavprabhu01,516708912,Verilog,challenges-pranavprabhu01,2662,0,2022-08-22 16:00:35+00:00,[],
261,https://github.com/joshua410RB/CPU-Team13.git,2022-07-17 21:44:56+00:00,,0,joshua410RB/CPU-Team13,514962256,Verilog,CPU-Team13,6430,0,2022-07-17 21:46:00+00:00,[],None
262,https://github.com/minggfan/8Bit_Five_Stage_Pipelined_RISC_Microprocessor.git,2022-07-18 19:16:59+00:00,,0,minggfan/8Bit_Five_Stage_Pipelined_RISC_Microprocessor,515312121,Verilog,8Bit_Five_Stage_Pipelined_RISC_Microprocessor,9,0,2022-07-18 19:20:00+00:00,[],None
263,https://github.com/elgron-eon/eonv.git,2022-07-12 15:40:17+00:00,EON fpga system with tinyfpga BX,0,elgron-eon/eonv,513199821,Verilog,eonv,34,0,2022-08-24 09:06:34+00:00,[],https://api.github.com/licenses/mit
264,https://github.com/Jerrycpp/Verilog.git,2022-07-11 05:50:47+00:00,This is a repo which hosts all of my previous Verilog assignments during my time as an intern at PII and the assignments I've completed from MIT OCW,0,Jerrycpp/Verilog,512632184,Verilog,Verilog,5,0,2022-07-11 05:51:42+00:00,[],None
265,https://github.com/oreomustdoit/Traffic_Light_Tjunction.git,2022-07-11 11:26:28+00:00,,0,oreomustdoit/Traffic_Light_Tjunction,512728155,Verilog,Traffic_Light_Tjunction,2455,0,2022-07-11 11:27:23+00:00,[],None
266,https://github.com/bhavya-0-shah/Sequence-detector.git,2022-07-11 09:45:28+00:00,,0,bhavya-0-shah/Sequence-detector,512698737,Verilog,Sequence-detector,43,0,2022-07-11 09:46:12+00:00,[],None
267,https://github.com/VELIDIPRADEEPKUMAR/SPIKING-NEURAL-NETWORK.git,2022-07-20 16:56:45+00:00,"This is a spiking neural network designed in verilog, This netwoek used izhekevich neuron as as neuron model and aer controller for communication, and BCM block for learning.",2,VELIDIPRADEEPKUMAR/SPIKING-NEURAL-NETWORK,516065114,Verilog,SPIKING-NEURAL-NETWORK,624,0,2024-04-12 15:46:37+00:00,[],None
268,https://github.com/SundeepA28/Design-and-implement-a-Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop..git,2022-07-26 08:50:14+00:00,Design and  implement a Serial 2‚Äôs Complementer with a Shift Register and a flip‚Äìflop.,0,SundeepA28/Design-and-implement-a-Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop.,517983424,Verilog,Design-and-implement-a-Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop.,97,0,2022-07-26 08:50:59+00:00,[],None
269,https://github.com/qinhant/SE_demo.git,2022-07-19 04:19:17+00:00,,0,qinhant/SE_demo,515431934,Verilog,SE_demo,1196,0,2022-07-19 04:19:34+00:00,[],None
270,https://github.com/lemonflynn/fpga_lab.git,2022-07-18 13:13:47+00:00,A lab for fpga development,0,lemonflynn/fpga_lab,515190674,Verilog,fpga_lab,300,0,2022-07-20 00:46:59+00:00,[],None
271,https://github.com/termias19/New_horner.git,2022-07-18 17:21:50+00:00,,0,termias19/New_horner,515277645,Verilog,New_horner,1,0,2022-07-18 17:24:16+00:00,[],None
272,https://github.com/krishna-gup/elevator-controller.git,2022-07-17 19:42:31+00:00,This is a FSM Design of the controller of an Elevator in Verilog HDL,0,krishna-gup/elevator-controller,514939538,Verilog,elevator-controller,3,0,2022-07-17 19:49:28+00:00,[],https://api.github.com/licenses/bsd-3-clause
273,https://github.com/vyomasystems-lab/challenges-vaikunth-coder27.git,2022-07-20 13:29:57+00:00,challenges-vaikunth-coder27 created by GitHub Classroom,1,vyomasystems-lab/challenges-vaikunth-coder27,515993861,Verilog,challenges-vaikunth-coder27,1291,0,2022-08-22 15:59:40+00:00,[],
274,https://github.com/PRK-innerpeace/MIPS-32bit-processor-R-and-I-type.git,2022-07-20 14:12:58+00:00,,0,PRK-innerpeace/MIPS-32bit-processor-R-and-I-type,516009308,Verilog,MIPS-32bit-processor-R-and-I-type,13,0,2022-07-20 14:18:36+00:00,[],None
275,https://github.com/vyomasystems-lab/challenges-infini8-13.git,2022-07-20 15:22:04+00:00,challenges-infini8-13 created by GitHub Classroom,0,vyomasystems-lab/challenges-infini8-13,516034027,Verilog,challenges-infini8-13,27,0,2022-08-22 15:59:49+00:00,[],
276,https://github.com/eshinchuang/LogicDesign.git,2022-07-23 12:47:30+00:00,NTHU LogicDesign Course,0,eshinchuang/LogicDesign,517055934,Verilog,LogicDesign,6016,0,2022-07-23 12:49:57+00:00,[],None
277,https://github.com/vyomasystems-lab/challenges-sreeja-8.git,2022-07-24 05:21:40+00:00,challenges-sreeja-8 created by GitHub Classroom,0,vyomasystems-lab/challenges-sreeja-8,517234283,Verilog,challenges-sreeja-8,46,0,2022-08-22 16:01:03+00:00,[],
278,https://github.com/vyomasystems-lab/challenges-yousuf122786.git,2022-07-22 16:40:59+00:00,challenges-yousuf122786 created by GitHub Classroom,0,vyomasystems-lab/challenges-yousuf122786,516821274,Verilog,challenges-yousuf122786,549,0,2022-08-22 16:00:41+00:00,[],
279,https://github.com/aniket-64/FPGA-KeyvalueAssgn.git,2022-07-11 05:11:21+00:00,,1,aniket-64/FPGA-KeyvalueAssgn,512623635,Verilog,FPGA-KeyvalueAssgn,870,0,2022-07-11 07:35:42+00:00,[],None
280,https://github.com/vyomasystems-lab/challenges-bharath19-gs.git,2022-07-15 05:26:25+00:00,challenges-bharath19-gs created by GitHub Classroom,0,vyomasystems-lab/challenges-bharath19-gs,514144988,Verilog,challenges-bharath19-gs,27,0,2022-08-22 15:57:10+00:00,[],
281,https://github.com/mattvenn/project5-walkthrough-mpw7.git,2022-07-22 09:51:16+00:00,,0,mattvenn/project5-walkthrough-mpw7,516696949,Verilog,project5-walkthrough-mpw7,57718,0,2022-07-22 09:53:50+00:00,[],https://api.github.com/licenses/apache-2.0
282,https://github.com/vyomasystems-lab/challenges-sunodh005.git,2022-07-24 09:11:47+00:00,challenges-sunodh005 created by GitHub Classroom,0,vyomasystems-lab/challenges-sunodh005,517276429,Verilog,challenges-sunodh005,27,0,2022-08-22 16:01:04+00:00,[],
283,https://github.com/MatheusPaixaoG/Projetos-Microondas-SD.git,2022-07-23 17:56:23+00:00,,0,MatheusPaixaoG/Projetos-Microondas-SD,517128228,Verilog,Projetos-Microondas-SD,15508,0,2022-08-11 14:03:22+00:00,[],None
284,https://github.com/vyomasystems-lab/challenges-AishikAnalogCKTdesign.git,2022-07-24 14:03:53+00:00,challenges-AishikAnalogCKTdesign created by GitHub Classroom,0,vyomasystems-lab/challenges-AishikAnalogCKTdesign,517340113,Verilog,challenges-AishikAnalogCKTdesign,31,0,2022-08-22 16:01:06+00:00,[],
285,https://github.com/Anshuman0029/Blink-FPGA.git,2022-07-23 09:43:40+00:00,,0,Anshuman0029/Blink-FPGA,517017214,Verilog,Blink-FPGA,0,0,2022-07-23 09:44:10+00:00,[],None
286,https://github.com/vyomasystems-lab/challenges-SamyukthaShrruthiKR-2907.git,2022-07-23 14:20:01+00:00,challenges-SamyukthaShrruthiKR-2907 created by GitHub Classroom,0,vyomasystems-lab/challenges-SamyukthaShrruthiKR-2907,517077513,Verilog,challenges-SamyukthaShrruthiKR-2907,27,0,2022-08-22 16:00:56+00:00,[],
287,https://github.com/Bell-Ringoboshi/FPGALearning.git,2022-07-21 05:08:10+00:00,Verilog,0,Bell-Ringoboshi/FPGALearning,516232019,Verilog,FPGALearning,90192,0,2022-08-01 04:23:09+00:00,[],None
288,https://github.com/vyomasystems-lab/challenges-vn218.git,2022-07-20 18:37:42+00:00,challenges-vn218 created by GitHub Classroom,0,vyomasystems-lab/challenges-vn218,516096049,Verilog,challenges-vn218,91,0,2022-08-22 15:59:58+00:00,[],
289,https://github.com/liyutong343/MIPS_CPU_Pipeline.git,2022-07-26 10:04:47+00:00,,0,liyutong343/MIPS_CPU_Pipeline,518007699,Verilog,MIPS_CPU_Pipeline,3179,0,2022-07-26 10:10:30+00:00,[],None
290,https://github.com/Hargen1/IC_Contest_2021.git,2022-07-14 09:49:35+00:00,,0,Hargen1/IC_Contest_2021,513844933,Verilog,IC_Contest_2021,853,0,2023-06-07 13:47:30+00:00,[],None
291,https://github.com/OMaher1551/dual-port-RAM.git,2022-07-18 12:40:19+00:00,RTL code for dual port RAM,0,OMaher1551/dual-port-RAM,515179053,Verilog,dual-port-RAM,2,0,2022-07-18 12:41:05+00:00,[],https://api.github.com/licenses/mit
292,https://github.com/vyomasystems-lab/challenges-dilipboidya.git,2022-07-20 08:08:51+00:00,challenges-dilipboidya created by GitHub Classroom,0,vyomasystems-lab/challenges-dilipboidya,515890918,Verilog,challenges-dilipboidya,32,0,2022-08-22 15:58:27+00:00,[],
293,https://github.com/AmirAlwi/Mental_ArithmeticHDU.git,2022-07-20 03:06:31+00:00,Mental Arithmetic based Hardware Division Unit,0,AmirAlwi/Mental_ArithmeticHDU,515815074,Verilog,Mental_ArithmeticHDU,7216,0,2022-07-20 03:06:39+00:00,[],None
294,https://github.com/vyomasystems-lab/challenges-ctb-1669.git,2022-07-20 06:23:10+00:00,challenges-ctb-1669 created by GitHub Classroom,0,vyomasystems-lab/challenges-ctb-1669,515859419,Verilog,challenges-ctb-1669,27,0,2022-08-22 15:57:44+00:00,[],
295,https://github.com/vyomasystems-lab/challenges-achyutshegade.git,2022-07-20 05:57:25+00:00,challenges-achyutshegade created by GitHub Classroom,0,vyomasystems-lab/challenges-achyutshegade,515852321,Verilog,challenges-achyutshegade,28,0,2022-08-22 15:57:17+00:00,[],
296,https://github.com/vyomasystems-lab/challenges-Nimo123456.git,2022-07-20 06:02:29+00:00,challenges-Nimo123456 created by GitHub Classroom,0,vyomasystems-lab/challenges-Nimo123456,515853674,Verilog,challenges-Nimo123456,27,0,2022-08-22 15:57:27+00:00,[],
297,https://github.com/vyomasystems-lab/challenges-Yesh1210.git,2022-07-20 06:26:07+00:00,challenges-Yesh1210 created by GitHub Classroom,0,vyomasystems-lab/challenges-Yesh1210,515860242,Verilog,challenges-Yesh1210,87,0,2022-08-22 15:57:46+00:00,[],
298,https://github.com/vyomasystems-lab/challenges-KevinPrakash.git,2022-07-20 06:49:44+00:00,challenges-KevinPrakash created by GitHub Classroom,0,vyomasystems-lab/challenges-KevinPrakash,515866889,Verilog,challenges-KevinPrakash,140,0,2022-08-22 15:58:12+00:00,[],
299,https://github.com/vyomasystems-lab/challenges-surajka.git,2022-07-20 06:38:51+00:00,challenges-surajka created by GitHub Classroom,0,vyomasystems-lab/challenges-surajka,515863786,Verilog,challenges-surajka,27,0,2022-08-22 15:57:55+00:00,[],
300,https://github.com/vyomasystems-lab/challenges-CodeOn-ArK.git,2022-07-20 05:54:49+00:00,challenges-CodeOn-ArK created by GitHub Classroom,0,vyomasystems-lab/challenges-CodeOn-ArK,515851652,Verilog,challenges-CodeOn-ArK,29,0,2022-08-22 15:57:11+00:00,[],
301,https://github.com/vyomasystems-lab/challenges-Rakesh-C1701.git,2022-07-20 10:16:53+00:00,challenges-Rakesh-C1701 created by GitHub Classroom,0,vyomasystems-lab/challenges-Rakesh-C1701,515932154,Verilog,challenges-Rakesh-C1701,27,0,2022-08-22 15:58:53+00:00,[],
302,https://github.com/vyomasystems-lab/challenges-kripanshukumar.git,2022-07-20 06:08:43+00:00,challenges-kripanshukumar created by GitHub Classroom,0,vyomasystems-lab/challenges-kripanshukumar,515855372,Verilog,challenges-kripanshukumar,27,0,2022-08-22 15:57:37+00:00,[],
303,https://github.com/eddiep24/Verilog.git,2022-07-12 22:12:26+00:00,This repository contains all of the Verilog code I make in classes and on my Arty S7 FPGA.,0,eddiep24/Verilog,513306128,Verilog,Verilog,12,0,2022-07-12 22:38:11+00:00,[],https://api.github.com/licenses/mit
304,https://github.com/EropRHu4/Elevator.git,2022-07-12 14:33:51+00:00,,0,EropRHu4/Elevator,513177066,Verilog,Elevator,90,0,2022-07-12 15:33:19+00:00,[],None
305,https://github.com/94songin/cachecontroller.git,2022-07-13 09:05:11+00:00,,0,94songin/cachecontroller,513452044,Verilog,cachecontroller,3152,0,2022-07-13 09:07:32+00:00,[],None
306,https://github.com/khajashaik2708/UART.git,2022-07-11 15:56:13+00:00,,0,khajashaik2708/UART,512820988,Verilog,UART,2,0,2022-07-11 15:57:07+00:00,[],None
307,https://github.com/Sakif04/half_adder_verilog.git,2022-07-13 16:38:47+00:00,,0,Sakif04/half_adder_verilog,513597516,Verilog,half_adder_verilog,9,0,2022-07-13 16:45:38+00:00,[],None
308,https://github.com/Sharmi-Rajakumaran/Basic-Verilog-Codes.git,2022-07-27 03:30:34+00:00,,0,Sharmi-Rajakumaran/Basic-Verilog-Codes,518296262,Verilog,Basic-Verilog-Codes,8,0,2022-08-02 15:29:00+00:00,[],None
309,https://github.com/rkvaishnavp/Display-and-VGA-Core.git,2022-07-10 14:00:16+00:00,,0,rkvaishnavp/Display-and-VGA-Core,512449430,Verilog,Display-and-VGA-Core,734,0,2022-07-10 14:01:46+00:00,[],None
310,https://github.com/rohinthram/gray_binary_cnvt_fsm.git,2022-07-19 16:06:17+00:00,5-bit Gray to Binary Code conversion using FSM,0,rohinthram/gray_binary_cnvt_fsm,515654551,Verilog,gray_binary_cnvt_fsm,12,0,2022-07-19 16:08:41+00:00,[],
311,https://github.com/vyomasystems-lab/challenges-jargonized.git,2022-07-20 06:40:32+00:00,challenges-jargonized created by GitHub Classroom,0,vyomasystems-lab/challenges-jargonized,515864260,Verilog,challenges-jargonized,4157,0,2022-08-22 15:58:12+00:00,[],
312,https://github.com/vyomasystems-lab/challenges-zakirhussainsve.git,2022-07-20 06:41:01+00:00,challenges-zakirhussainsve created by GitHub Classroom,1,vyomasystems-lab/challenges-zakirhussainsve,515864377,Verilog,challenges-zakirhussainsve,67,0,2022-08-22 15:58:12+00:00,[],
313,https://github.com/vyomasystems-lab/challenges-Chaitanya27111.git,2022-07-20 06:05:38+00:00,challenges-Chaitanya27111 created by GitHub Classroom,0,vyomasystems-lab/challenges-Chaitanya27111,515854513,Verilog,challenges-Chaitanya27111,263,0,2022-08-22 15:57:33+00:00,[],
314,https://github.com/vyomasystems-lab/challenges-npk77.git,2022-07-20 05:59:43+00:00,challenges-npk77 created by GitHub Classroom,0,vyomasystems-lab/challenges-npk77,515852897,Verilog,challenges-npk77,27,0,2022-08-22 15:57:20+00:00,[],
315,https://github.com/vyomasystems-lab/challenges-mshafi7.git,2022-07-20 06:02:03+00:00,challenges-mshafi7 created by GitHub Classroom,0,vyomasystems-lab/challenges-mshafi7,515853561,Verilog,challenges-mshafi7,2361,0,2022-08-22 15:57:25+00:00,[],
316,https://github.com/vyomasystems-lab/challenges-sindura059.git,2022-07-20 06:48:25+00:00,challenges-sindura059 created by GitHub Classroom,0,vyomasystems-lab/challenges-sindura059,515866531,Verilog,challenges-sindura059,27,0,2022-08-22 15:58:12+00:00,[],
317,https://github.com/wuxuezhi/flash_control.git,2022-07-26 07:32:10+00:00,,0,wuxuezhi/flash_control,517959051,Verilog,flash_control,23,0,2022-07-29 02:46:39+00:00,[],None
318,https://github.com/ArshKedia/iiitb_3bit_rc.git,2022-07-27 04:18:03+00:00,Three Bit ring counter,1,ArshKedia/iiitb_3bit_rc,518306310,Verilog,iiitb_3bit_rc,9371,0,2022-07-27 04:33:17+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/Rishika31g/Crypto-FPGA.git,2022-07-23 19:56:20+00:00,,0,Rishika31g/Crypto-FPGA,517152065,Verilog,Crypto-FPGA,15,0,2022-07-23 19:57:39+00:00,[],None
320,https://github.com/Byteahalf/TinyRV.git,2022-07-27 21:26:03+00:00,,0,Byteahalf/TinyRV,518615815,Verilog,TinyRV,28,0,2022-07-27 21:26:09+00:00,[],None
321,https://github.com/lhy63/JJW_Upsamping.git,2022-07-23 01:54:08+00:00,,0,lhy63/JJW_Upsamping,516932568,Verilog,JJW_Upsamping,1601,0,2022-07-30 15:55:29+00:00,[],None
322,https://github.com/vyomasystems-lab/challenges-Keerthan1994.git,2022-07-22 01:54:35+00:00,challenges-Keerthan1994 created by GitHub Classroom,0,vyomasystems-lab/challenges-Keerthan1994,516576332,Verilog,challenges-Keerthan1994,27,0,2022-08-22 16:00:28+00:00,[],
323,https://github.com/mfkiwl/WaveSync_007.git,2022-07-13 18:56:07+00:00,SkyWater Mini-SoC ASIC,0,mfkiwl/WaveSync_007,513637921,,WaveSync_007,56355,0,2022-08-26 05:37:57+00:00,[],https://api.github.com/licenses/apache-2.0
324,https://github.com/Xilinxfans/Cable-fault-detection-instrument.git,2022-07-14 05:55:24+00:00,"For cable fault detection, 55m and 265m network cables are used for measurement, FPGA is used to collect data, Longxin is used for data processing, and the detection distance is obtained.",0,Xilinxfans/Cable-fault-detection-instrument,513777332,Verilog,Cable-fault-detection-instrument,17,0,2022-07-14 06:09:48+00:00,[],None
325,https://github.com/Amrita143/Verilog-Projects.git,2022-07-14 12:35:27+00:00,,0,Amrita143/Verilog-Projects,513894981,Verilog,Verilog-Projects,1,0,2022-07-14 12:37:03+00:00,[],None
326,https://github.com/kemaldemirel1999/Implementation-of-AES-Cipher-with-Verilog.git,2022-07-24 07:53:42+00:00,AES Cipher Algorithm is implemented in Verilog,0,kemaldemirel1999/Implementation-of-AES-Cipher-with-Verilog,517260997,Verilog,Implementation-of-AES-Cipher-with-Verilog,6,0,2022-07-24 11:55:14+00:00,[],None
327,https://github.com/vyomasystems-lab/challenges-vishal9795.git,2022-07-20 18:10:04+00:00,challenges-vishal9795 created by GitHub Classroom,0,vyomasystems-lab/challenges-vishal9795,516087994,Verilog,challenges-vishal9795,29,0,2022-08-22 15:59:56+00:00,[],
328,https://github.com/vyomasystems-lab/challenges-muscoder.git,2022-07-23 09:14:14+00:00,challenges-muscoder created by GitHub Classroom,0,vyomasystems-lab/challenges-muscoder,517010850,Verilog,challenges-muscoder,28,0,2022-08-22 16:00:53+00:00,[],
329,https://github.com/EiranAmador/Arqui2022.git,2022-07-19 03:13:38+00:00,,0,EiranAmador/Arqui2022,515417808,Verilog,Arqui2022,114,0,2022-07-19 03:14:29+00:00,[],None
330,https://github.com/PinkyMat/Cache-Memory-Simulator.git,2022-07-19 04:16:17+00:00,,0,PinkyMat/Cache-Memory-Simulator,515431305,Verilog,Cache-Memory-Simulator,3,0,2022-07-19 04:18:27+00:00,[],None
331,https://github.com/yogesh1601/SNN.git,2022-07-19 09:13:09+00:00,,0,yogesh1601/SNN,515513819,Verilog,SNN,4,0,2022-07-19 09:16:46+00:00,[],https://api.github.com/licenses/mit
332,https://github.com/bsm1244/SoftMC_Simulation.git,2022-07-19 01:33:00+00:00,Edit SoftMC code to add Row Hammer instruction,0,bsm1244/SoftMC_Simulation,515395345,Verilog,SoftMC_Simulation,14652,0,2022-08-16 00:17:09+00:00,[],None
333,https://github.com/vyomasystems-lab/challenges-GouravSalla1213.git,2022-07-20 12:05:38+00:00,challenges-GouravSalla1213 created by GitHub Classroom,0,vyomasystems-lab/challenges-GouravSalla1213,515965506,Verilog,challenges-GouravSalla1213,27,0,2022-08-22 15:59:29+00:00,[],
334,https://github.com/vyomasystems-lab/challenges-alekhya4888.git,2022-07-20 16:21:42+00:00,challenges-alekhya4888 created by GitHub Classroom,0,vyomasystems-lab/challenges-alekhya4888,516054118,Verilog,challenges-alekhya4888,27,0,2022-08-22 15:59:53+00:00,[],
335,https://github.com/vyomasystems-lab/challenges-Arun-Chikkaraju.git,2022-07-20 13:19:59+00:00,challenges-Arun-Chikkaraju created by GitHub Classroom,0,vyomasystems-lab/challenges-Arun-Chikkaraju,515990418,Verilog,challenges-Arun-Chikkaraju,2531,0,2022-08-22 15:59:38+00:00,[],
336,https://github.com/vyomasystems-lab/challenges-Ashwanth1399.git,2022-07-20 12:57:46+00:00,challenges-Ashwanth1399 created by GitHub Classroom,0,vyomasystems-lab/challenges-Ashwanth1399,515982814,Verilog,challenges-Ashwanth1399,69,0,2022-08-22 15:59:35+00:00,[],
337,https://github.com/vyomasystems-lab/challenges-r-bal-ji.git,2022-07-20 13:05:24+00:00,challenges-r-bal-ji created by GitHub Classroom,0,vyomasystems-lab/challenges-r-bal-ji,515985413,Verilog,challenges-r-bal-ji,27,0,2022-08-22 15:59:36+00:00,[],
338,https://github.com/vyomasystems-lab/challenges-MadhuriKadam9.git,2022-07-20 14:13:24+00:00,challenges-MadhuriKadam9 created by GitHub Classroom,0,vyomasystems-lab/challenges-MadhuriKadam9,516009476,Verilog,challenges-MadhuriKadam9,65,0,2022-08-22 15:59:46+00:00,[],
339,https://github.com/devikabh1/verilog-code.git,2022-07-17 16:15:10+00:00,,0,devikabh1/verilog-code,514893142,Verilog,verilog-code,9,0,2022-07-17 16:28:25+00:00,[],https://api.github.com/licenses/mit
340,https://github.com/mszkowalik/caravel_tdr.git,2022-07-16 18:04:13+00:00,,0,mszkowalik/caravel_tdr,514651021,Verilog,caravel_tdr,2229,0,2022-07-16 18:04:26+00:00,[],https://api.github.com/licenses/apache-2.0
341,https://github.com/vyomasystems-lab/challenges-ajaywilson.git,2022-07-21 07:18:32+00:00,challenges-ajaywilson created by GitHub Classroom,0,vyomasystems-lab/challenges-ajaywilson,516266491,Verilog,challenges-ajaywilson,29,0,2022-08-22 16:00:09+00:00,[],
342,https://github.com/ALI11-2000/Open-MPW-Framework-TLV.git,2022-07-27 18:20:16+00:00,,0,ALI11-2000/Open-MPW-Framework-TLV,518568244,Verilog,Open-MPW-Framework-TLV,10581,0,2022-07-27 18:20:29+00:00,[],https://api.github.com/licenses/apache-2.0
343,https://github.com/vyomasystems-lab/challenges-Vinuthna-d.git,2022-07-27 06:57:31+00:00,challenges-Vinuthna-d created by GitHub Classroom,0,vyomasystems-lab/challenges-Vinuthna-d,518344950,Verilog,challenges-Vinuthna-d,27,0,2022-08-22 16:01:25+00:00,[],
344,https://github.com/JavierC24/MPU-SAP-2-Architecture-Design.git,2022-07-27 13:30:20+00:00,Our design for a SAP-2 architecture,0,JavierC24/MPU-SAP-2-Architecture-Design,518470370,Verilog,MPU-SAP-2-Architecture-Design,43,0,2022-07-27 13:38:39+00:00,[],None
345,https://github.com/JahnaviB08/Verilog-alarm-clock.git,2022-07-14 16:45:12+00:00,,0,JahnaviB08/Verilog-alarm-clock,513977875,Verilog,Verilog-alarm-clock,93,0,2022-07-14 16:49:31+00:00,[],None
346,https://github.com/samarthkolekar03/VerilogFIFO.git,2022-07-15 18:57:48+00:00,A Verilog Code for implementing Synchronous FIFO on DE-10 Lite,0,samarthkolekar03/VerilogFIFO,514375621,Verilog,VerilogFIFO,1,0,2022-07-15 18:59:41+00:00,[],None
347,https://github.com/mihirrana620/Synchronous-FIFO-NIELIT-IITM-CTB-Verification-Hackathon.git,2022-07-19 13:48:29+00:00,,0,mihirrana620/Synchronous-FIFO-NIELIT-IITM-CTB-Verification-Hackathon,515604079,Verilog,Synchronous-FIFO-NIELIT-IITM-CTB-Verification-Hackathon,3,0,2022-07-19 13:51:27+00:00,[],https://api.github.com/licenses/bsd-3-clause
348,https://github.com/surya422k/lifo.git,2022-07-19 11:56:51+00:00,,0,surya422k/lifo,515565147,Verilog,lifo,5,0,2022-07-19 12:01:07+00:00,[],https://api.github.com/licenses/bsd-3-clause
349,https://github.com/EmJunaid/Matrix-Multiplier-FSM.git,2022-07-16 16:11:14+00:00,Takes two 10x10 matrices stored in two different 1rw memories and calculate result through repetitive addition and store resultant matrix C back in 1r1w memory. ,0,EmJunaid/Matrix-Multiplier-FSM,514625864,Verilog,Matrix-Multiplier-FSM,15,0,2022-07-16 17:09:38+00:00,[],None
350,https://github.com/WoodyChang21/Tic-tac-toe-AI_Verilog.git,2022-07-11 01:30:15+00:00,,0,WoodyChang21/Tic-tac-toe-AI_Verilog,512580137,Verilog,Tic-tac-toe-AI_Verilog,7,0,2022-10-30 22:26:09+00:00,[],None
351,https://github.com/grussdorian/NPTEL-CPLD-WEL.git,2022-07-14 11:32:39+00:00,NPTEL workshop at IIT Bombay logic design and verification on CPLD,0,grussdorian/NPTEL-CPLD-WEL,513875341,Verilog,NPTEL-CPLD-WEL,14531,0,2022-07-15 06:21:12+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/ZeyadZaki/Implementing-A-User-Project-SPM.git,2022-07-18 10:23:09+00:00,,2,ZeyadZaki/Implementing-A-User-Project-SPM,515135468,Verilog,Implementing-A-User-Project-SPM,56032,0,2022-07-18 10:50:43+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/AlexBrionesG/myUART.git,2022-07-15 16:37:54+00:00,,0,AlexBrionesG/myUART,514337758,Verilog,myUART,2,0,2022-07-15 16:40:14+00:00,[],None
354,https://github.com/ayushukla1/16-bit-Microprocessor.git,2022-07-16 14:15:05+00:00,This is a 16-bit Microprocessor designed using Verilog behavioral Style of Modelling ,0,ayushukla1/16-bit-Microprocessor,514596868,Verilog,16-bit-Microprocessor,8,0,2022-07-16 14:16:31+00:00,[],None
355,https://github.com/vyomasystems-lab/challenges-xbnj.git,2022-07-20 06:34:41+00:00,challenges-xbnj created by GitHub Classroom,0,vyomasystems-lab/challenges-xbnj,515862664,Verilog,challenges-xbnj,27,0,2022-08-22 15:57:51+00:00,[],
356,https://github.com/vyomasystems-lab/challenges-geekvert.git,2022-07-20 08:42:47+00:00,challenges-geekvert created by GitHub Classroom,0,vyomasystems-lab/challenges-geekvert,515901715,Verilog,challenges-geekvert,27,0,2022-08-22 15:58:34+00:00,[],
357,https://github.com/vyomasystems-lab/challenges-vinisha2410.git,2022-07-20 06:58:19+00:00,challenges-vinisha2410 created by GitHub Classroom,0,vyomasystems-lab/challenges-vinisha2410,515869445,Verilog,challenges-vinisha2410,4914,0,2022-08-22 15:58:12+00:00,[],
358,https://github.com/vyomasystems-lab/challenges-surya422k.git,2022-07-20 11:52:32+00:00,challenges-surya422k created by GitHub Classroom,0,vyomasystems-lab/challenges-surya422k,515961389,Verilog,challenges-surya422k,146,0,2022-08-22 15:59:26+00:00,[],
359,https://github.com/vyomasystems-lab/challenges-maazm007.git,2022-07-20 11:11:42+00:00,challenges-maazm007 created by GitHub Classroom,0,vyomasystems-lab/challenges-maazm007,515948851,Verilog,challenges-maazm007,27,0,2022-08-22 15:59:04+00:00,[],
360,https://github.com/minexo79/microshape_z7lite_tutorial.git,2022-07-15 03:45:35+00:00,microshape_z7lite_tutorial,0,minexo79/microshape_z7lite_tutorial,514125256,Verilog,microshape_z7lite_tutorial,0,0,2022-07-15 03:47:20+00:00,[],None
361,https://github.com/vyomasystems-lab/challenges-Abhay3031.git,2022-07-21 14:59:26+00:00,challenges-Abhay3031 created by GitHub Classroom,0,vyomasystems-lab/challenges-Abhay3031,516415626,Verilog,challenges-Abhay3031,27,0,2022-08-22 16:00:20+00:00,[],
362,https://github.com/anmelus/Simple-Convolution-Design.git,2022-07-21 14:23:37+00:00,,0,anmelus/Simple-Convolution-Design,516402788,Verilog,Simple-Convolution-Design,640,0,2022-07-21 15:48:01+00:00,[],None
363,https://github.com/hamidzehtab/Sequential-Adder-.git,2022-07-21 21:56:28+00:00,Sequential Adder  with verilog,0,hamidzehtab/Sequential-Adder-,516532106,Verilog,Sequential-Adder-,340,0,2022-07-21 21:57:01+00:00,[],https://api.github.com/licenses/mit
364,https://github.com/Anarion-zuo/mutlu-basic-arch.git,2022-07-22 06:33:43+00:00,,0,Anarion-zuo/mutlu-basic-arch,516637999,Verilog,mutlu-basic-arch,237872,0,2022-07-27 03:59:28+00:00,[],None
365,https://github.com/K4L4SHN1K0V25/Sumador-8bits.git,2022-07-23 04:31:18+00:00,Sumador hecho en Verilog,0,K4L4SHN1K0V25/Sumador-8bits,516957567,Verilog,Sumador-8bits,32,0,2022-07-23 04:31:25+00:00,[],None
366,https://github.com/Hola39e/icer_noob_interview_preparing.git,2022-07-22 14:47:42+00:00,,0,Hola39e/icer_noob_interview_preparing,516787173,Verilog,icer_noob_interview_preparing,6,0,2022-07-22 15:44:24+00:00,[],https://api.github.com/licenses/apache-2.0
367,https://github.com/Kyouma48596/CA-lab.git,2022-07-25 06:50:45+00:00,This repo contains a collection of processors that I designed and implemented as part of the Computer Architecture course at BITS Pilani,0,Kyouma48596/CA-lab,517551166,Verilog,CA-lab,8365,0,2022-07-25 06:50:54+00:00,[],None
368,https://github.com/LanaP2000/Digital-Circuits.git,2022-07-22 20:40:41+00:00,,0,LanaP2000/Digital-Circuits,516881405,Verilog,Digital-Circuits,21,0,2023-10-11 17:18:41+00:00,[],None
369,https://github.com/vyomasystems-lab/challenges-xevozen.git,2022-07-23 14:04:06+00:00,challenges-xevozen created by GitHub Classroom,0,vyomasystems-lab/challenges-xevozen,517073490,Verilog,challenges-xevozen,603,0,2022-08-22 16:00:55+00:00,[],
370,https://github.com/vyomasystems-lab/challenges-HapsanaShaik.git,2022-07-25 09:30:26+00:00,challenges-HapsanaShaik created by GitHub Classroom,0,vyomasystems-lab/challenges-HapsanaShaik,517600615,Verilog,challenges-HapsanaShaik,27,0,2022-08-22 16:01:13+00:00,[],
371,https://github.com/ShuminR/Verilog.git,2022-07-27 20:09:31+00:00,,0,ShuminR/Verilog,518597942,Verilog,Verilog,17,0,2022-07-27 21:08:43+00:00,[],None
372,https://github.com/vyomasystems-lab/challenges-NarendraLokhande.git,2022-07-20 05:57:17+00:00,challenges-NarendraLokhande created by GitHub Classroom,0,vyomasystems-lab/challenges-NarendraLokhande,515852287,Verilog,challenges-NarendraLokhande,39,0,2022-08-22 15:57:15+00:00,[],
373,https://github.com/vyomasystems-lab/challenges-roshan1516.git,2022-07-20 06:26:42+00:00,challenges-roshan1516 created by GitHub Classroom,0,vyomasystems-lab/challenges-roshan1516,515860435,Verilog,challenges-roshan1516,28,0,2022-08-22 15:57:46+00:00,[],
374,https://github.com/vyomasystems-lab/challenges-Siddharth504.git,2022-07-23 14:26:00+00:00,challenges-Siddharth504 created by GitHub Classroom,0,vyomasystems-lab/challenges-Siddharth504,517079006,Verilog,challenges-Siddharth504,28,0,2022-08-22 16:00:57+00:00,[],
375,https://github.com/vyomasystems-lab/challenges-asubraminion.git,2022-07-25 05:56:10+00:00,challenges-asubraminion created by GitHub Classroom,0,vyomasystems-lab/challenges-asubraminion,517535930,Verilog,challenges-asubraminion,51,0,2022-08-22 16:01:12+00:00,[],
376,https://github.com/vyomasystems-lab/challenges-tanyatyagi35.git,2022-07-22 02:46:15+00:00,challenges-tanyatyagi35 created by GitHub Classroom,0,vyomasystems-lab/challenges-tanyatyagi35,516587410,Verilog,challenges-tanyatyagi35,265,0,2022-08-22 16:00:29+00:00,[],
377,https://github.com/vyomasystems-lab/challenges-padmaja118.git,2022-07-20 06:00:34+00:00,challenges-padmaja118 created by GitHub Classroom,0,vyomasystems-lab/challenges-padmaja118,515853143,Verilog,challenges-padmaja118,63,0,2022-08-22 15:57:21+00:00,[],
378,https://github.com/vyomasystems-lab/challenges-Sumanyu-Singh.git,2022-07-20 06:38:04+00:00,challenges-Sumanyu-Singh created by GitHub Classroom,0,vyomasystems-lab/challenges-Sumanyu-Singh,515863583,Verilog,challenges-Sumanyu-Singh,27,0,2022-08-22 15:57:54+00:00,[],
379,https://github.com/marcinoo01/tic-tac-toe-verilog.git,2022-07-26 19:09:34+00:00,,0,marcinoo01/tic-tac-toe-verilog,518186703,Verilog,tic-tac-toe-verilog,115,0,2022-09-05 13:29:07+00:00,[],None
380,https://github.com/BossWangST/SpinalHDL-RISC-V-CPU.git,2022-07-10 08:39:07+00:00,TSoc 2022 RISC-V CPU Design using SpinalHDL,1,BossWangST/SpinalHDL-RISC-V-CPU,512385090,Verilog,SpinalHDL-RISC-V-CPU,35,0,2022-07-10 13:29:03+00:00,[],None
381,https://github.com/Mohamed5620/washing-machine.git,2022-07-10 13:14:44+00:00,,0,Mohamed5620/washing-machine,512439043,Verilog,washing-machine,12,0,2022-07-10 13:15:48+00:00,[],None
382,https://github.com/Mei-x-l/ysyx-cpu.git,2022-07-10 14:33:54+00:00,,0,Mei-x-l/ysyx-cpu,512457399,Verilog,ysyx-cpu,2812,0,2022-07-10 16:25:36+00:00,[],None
383,https://github.com/vyomasystems-lab/challenges-Akhil-4789.git,2022-07-20 10:25:18+00:00,challenges-Akhil-4789 created by GitHub Classroom,0,vyomasystems-lab/challenges-Akhil-4789,515934718,Verilog,challenges-Akhil-4789,160,0,2022-08-22 15:58:55+00:00,[],
384,https://github.com/vyomasystems-lab/challenges-2001Arpit.git,2022-07-21 07:08:48+00:00,challenges-2001Arpit created by GitHub Classroom,0,vyomasystems-lab/challenges-2001Arpit,516263628,Verilog,challenges-2001Arpit,30,0,2022-08-22 16:00:07+00:00,[],
385,https://github.com/vyomasystems-lab/challenges-saicharanreddy17.git,2022-07-23 06:58:54+00:00,challenges-saicharanreddy17 created by GitHub Classroom,0,vyomasystems-lab/challenges-saicharanreddy17,516983169,Verilog,challenges-saicharanreddy17,29,0,2022-08-22 16:00:51+00:00,[],
386,https://github.com/yjh2788/cpu_16bit.git,2022-07-24 08:22:37+00:00,design the 8bit cpu with verilog HDL,0,yjh2788/cpu_16bit,517266570,Verilog,cpu_16bit,5697,0,2023-05-16 15:52:54+00:00,[],None
387,https://github.com/Jeremy-Jia/CORE_RTL.git,2022-07-24 10:30:51+00:00,,1,Jeremy-Jia/CORE_RTL,517292562,Verilog,CORE_RTL,9774,0,2022-07-24 10:31:05+00:00,[],https://api.github.com/licenses/apache-2.0
388,https://github.com/William0908/IC_Contest_2020.git,2022-07-24 12:00:35+00:00,,0,William0908/IC_Contest_2020,517311658,Verilog,IC_Contest_2020,583,0,2022-07-24 12:03:44+00:00,[],None
389,https://github.com/Hargen1/IC_Contest_2020.git,2022-07-23 13:33:01+00:00,,0,Hargen1/IC_Contest_2020,517066369,Verilog,IC_Contest_2020,693,0,2022-07-23 13:40:53+00:00,[],None
390,https://github.com/Ramandeep32/Traffic-Light-Controller.git,2022-07-23 12:58:21+00:00,,0,Ramandeep32/Traffic-Light-Controller,517058363,Verilog,Traffic-Light-Controller,9,0,2022-07-23 13:03:19+00:00,[],None
391,https://github.com/seungjoyea/NCO-Neumerically-Controlled-Oscillatior_by-Verilog.git,2022-07-27 08:45:44+00:00,,0,seungjoyea/NCO-Neumerically-Controlled-Oscillatior_by-Verilog,518378466,Verilog,NCO-Neumerically-Controlled-Oscillatior_by-Verilog,170,0,2022-07-28 00:56:26+00:00,[],None
392,https://github.com/vyomasystems-lab/challenges-RakeshVerma1996.git,2022-07-20 17:06:55+00:00,challenges-RakeshVerma1996 created by GitHub Classroom,0,vyomasystems-lab/challenges-RakeshVerma1996,516068238,Verilog,challenges-RakeshVerma1996,27,0,2022-08-22 15:59:54+00:00,[],
393,https://github.com/vyomasystems-lab/challenges-Coditya0809.git,2022-07-20 06:07:10+00:00,challenges-Coditya0809 created by GitHub Classroom,0,vyomasystems-lab/challenges-Coditya0809,515854953,Verilog,challenges-Coditya0809,842,0,2022-08-22 15:57:35+00:00,[],
394,https://github.com/vyomasystems-lab/challenges-Sarvesh-7837.git,2022-07-20 06:03:57+00:00,challenges-Sarvesh-7837 created by GitHub Classroom,0,vyomasystems-lab/challenges-Sarvesh-7837,515854051,Verilog,challenges-Sarvesh-7837,27,0,2022-08-22 15:57:30+00:00,[],
395,https://github.com/vyomasystems-lab/challenges-rajesh0therascal.git,2022-07-20 06:34:16+00:00,challenges-rajesh0therascal created by GitHub Classroom,0,vyomasystems-lab/challenges-rajesh0therascal,515862577,Verilog,challenges-rajesh0therascal,519,0,2022-08-22 15:57:50+00:00,[],
396,https://github.com/vyomasystems-lab/challenges-ZaidAkhtar.git,2022-07-20 06:27:18+00:00,challenges-ZaidAkhtar created by GitHub Classroom,0,vyomasystems-lab/challenges-ZaidAkhtar,515860592,Verilog,challenges-ZaidAkhtar,46,0,2022-08-22 15:57:47+00:00,[],
397,https://github.com/vyomasystems-lab/challenges-Anuraghegde.git,2022-07-20 06:05:46+00:00,challenges-Anuraghegde created by GitHub Classroom,0,vyomasystems-lab/challenges-Anuraghegde,515854554,Verilog,challenges-Anuraghegde,29,0,2022-08-22 15:57:33+00:00,[],
398,https://github.com/vyomasystems-lab/challenges-Saran1210.git,2022-07-20 09:56:24+00:00,challenges-Saran1210 created by GitHub Classroom,0,vyomasystems-lab/challenges-Saran1210,515925682,Verilog,challenges-Saran1210,43,0,2022-08-22 15:58:50+00:00,[],
399,https://github.com/vyomasystems-lab/challenges-Emmanuel-Innocent.git,2022-07-20 10:18:06+00:00,challenges-Emmanuel-Innocent created by GitHub Classroom,1,vyomasystems-lab/challenges-Emmanuel-Innocent,515932515,Verilog,challenges-Emmanuel-Innocent,251,0,2022-08-22 15:58:54+00:00,[],
400,https://github.com/vyomasystems-lab/challenges-vsysuser19.git,2022-07-20 12:04:37+00:00,challenges-vsysuser19 created by GitHub Classroom,0,vyomasystems-lab/challenges-vsysuser19,515965167,Verilog,challenges-vsysuser19,29,0,2022-08-22 15:59:28+00:00,[],
401,https://github.com/vyomasystems-lab/challenges-Bekalsupritha.git,2022-07-21 17:41:26+00:00,challenges-Bekalsupritha created by GitHub Classroom,0,vyomasystems-lab/challenges-Bekalsupritha,516467051,Verilog,challenges-Bekalsupritha,27,0,2022-08-22 16:00:24+00:00,[],
402,https://github.com/lunarmobiscuit/verilog-65CFF-fsm.git,2022-07-27 23:09:45+00:00,Answering the unasked question of what can you take away from a 6502,0,lunarmobiscuit/verilog-65CFF-fsm,518635811,Verilog,verilog-65CFF-fsm,49,0,2022-07-27 23:12:43+00:00,[],None
403,https://github.com/Gokulraj-R-002/Y86-Processor.git,2022-07-27 20:07:38+00:00,,0,Gokulraj-R-002/Y86-Processor,518597473,Verilog,Y86-Processor,122,0,2022-07-27 20:09:34+00:00,[],None
404,https://github.com/agarwal-kavya/iiitb_rc.git,2022-07-27 04:10:15+00:00,,0,agarwal-kavya/iiitb_rc,518304802,Verilog,iiitb_rc,2331,0,2022-07-27 04:18:42+00:00,[],None
405,https://github.com/sanampudig/iiitb_pwm_gen.git,2022-07-27 04:14:14+00:00,,3,sanampudig/iiitb_pwm_gen,518305614,Verilog,iiitb_pwm_gen,2522,0,2022-07-27 04:31:07+00:00,[],https://api.github.com/licenses/mit
406,https://github.com/alkinkorkut/SimpleCPU.git,2022-07-17 14:49:27+00:00,A Simple CPU,0,alkinkorkut/SimpleCPU,514871744,Verilog,SimpleCPU,1,0,2023-01-10 10:55:31+00:00,[],None
407,https://github.com/yoshinorisano/tangnano-psram.git,2022-07-17 03:05:49+00:00,,0,yoshinorisano/tangnano-psram,514733924,Verilog,tangnano-psram,10,0,2022-07-17 03:06:57+00:00,[],None
408,https://github.com/ngmatt882/270.git,2022-07-26 02:56:58+00:00,Verilog files from Logic Design,0,ngmatt882/270,517892641,Verilog,270,29,0,2022-07-30 21:30:44+00:00,[],None
409,https://github.com/dheec/Traffic-Light-Controller.git,2022-07-18 17:47:25+00:00,,0,dheec/Traffic-Light-Controller,515285451,Verilog,Traffic-Light-Controller,2,0,2022-07-18 17:49:14+00:00,[],https://api.github.com/licenses/mit
410,https://github.com/vkhrishi/Traffic_Light_Controller.git,2022-07-18 16:14:10+00:00,,0,vkhrishi/Traffic_Light_Controller,515256171,Verilog,Traffic_Light_Controller,133,0,2022-07-18 16:16:23+00:00,[],https://api.github.com/licenses/bsd-3-clause
411,https://github.com/vyomasystems-lab/challenges-Dhnaush007.git,2022-07-25 04:41:11+00:00,challenges-Dhnaush007 created by GitHub Classroom,0,vyomasystems-lab/challenges-Dhnaush007,517519309,Verilog,challenges-Dhnaush007,27,0,2022-08-22 16:01:10+00:00,[],
412,https://github.com/ionuttbara/The-Mister-of-Altair-8800.git,2022-07-15 09:50:09+00:00,The Mister of Altair 8800 PC.,1,ionuttbara/The-Mister-of-Altair-8800,514217463,Verilog,The-Mister-of-Altair-8800,3966,0,2022-07-15 09:53:07+00:00,[],https://api.github.com/licenses/mit
413,https://github.com/jy213/MIPS_CPU.git,2022-07-16 07:03:11+00:00,Year 2 Instruction Architecture,0,jy213/MIPS_CPU,514504711,Verilog,MIPS_CPU,3298,0,2022-07-16 07:06:25+00:00,[],None
414,https://github.com/nafizcodes/Modern-Digital-Circuits-ECE-2372.git,2022-07-12 05:24:34+00:00,,0,nafizcodes/Modern-Digital-Circuits-ECE-2372,513009608,Verilog,Modern-Digital-Circuits-ECE-2372,134596,0,2022-07-12 07:34:22+00:00,[],None
415,https://github.com/luckjack00/test.git,2022-07-10 09:09:10+00:00,test,0,luckjack00/test,512390652,Verilog,test,0,0,2022-12-21 07:14:49+00:00,[],None
416,https://github.com/noemiabril/zx48_MiSTer-Arrow_SoCKit.git,2022-07-11 08:53:04+00:00,ZX48 & 128 by Kyp069 (RW FPGA DevTeam) for Arrow SoCKit,0,noemiabril/zx48_MiSTer-Arrow_SoCKit,512682592,Verilog,zx48_MiSTer-Arrow_SoCKit,1385,0,2022-12-04 18:06:59+00:00,[],None
417,https://github.com/HaoyuWang141/Sustech-CS207-PROJ.git,2022-07-12 06:20:06+00:00,2022 Spring: Digital Logic,0,HaoyuWang141/Sustech-CS207-PROJ,513022884,Verilog,Sustech-CS207-PROJ,470,0,2022-12-26 10:33:00+00:00,['project'],None
418,https://github.com/gruuuve/IntroCompArch-ECE552.git,2022-07-13 01:59:43+00:00,,0,gruuuve/IntroCompArch-ECE552,513348533,Verilog,IntroCompArch-ECE552,29133,0,2022-07-17 21:20:29+00:00,[],None
419,https://github.com/bhavya-0-shah/ALU-8bit.git,2022-07-11 09:40:45+00:00,,0,bhavya-0-shah/ALU-8bit,512697192,Verilog,ALU-8bit,12,0,2022-07-11 15:19:39+00:00,[],None
420,https://github.com/serpret/i2c_slv_single_byte.git,2022-07-10 19:10:37+00:00,single byte i2c slave,0,serpret/i2c_slv_single_byte,512518165,Verilog,i2c_slv_single_byte,8,0,2022-07-10 19:17:00+00:00,[],None
421,https://github.com/joshua410RB/Group7_design_project.git,2022-07-17 21:32:09+00:00,,0,joshua410RB/Group7_design_project,514960085,Verilog,Group7_design_project,203208,0,2022-07-17 21:35:13+00:00,[],None
422,https://github.com/pyong-1459/RISC-V_32I.git,2022-07-13 05:57:41+00:00,,0,pyong-1459/RISC-V_32I,513398397,Verilog,RISC-V_32I,1785,0,2022-07-13 06:59:08+00:00,[],https://api.github.com/licenses/mit
423,https://github.com/hackerMonica/cpu_stream_model.git,2022-07-12 12:50:53+00:00,,0,hackerMonica/cpu_stream_model,513140545,Verilog,cpu_stream_model,1566,0,2022-07-12 12:53:26+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/parsakv/ARM-Proccesor.git,2022-07-10 09:41:30+00:00,Implementation and simulation of ARM processor using Verilog HDL,0,parsakv/ARM-Proccesor,512396756,Verilog,ARM-Proccesor,838,0,2022-07-10 09:44:48+00:00,[],None
425,https://github.com/shuvipas/simple-processor.git,2022-07-27 15:06:05+00:00,FPGA project to code a simple processor,0,shuvipas/simple-processor,518505560,Verilog,simple-processor,1876,0,2022-08-04 07:17:39+00:00,[],None
426,https://github.com/prashant9111/prashant9111.git,2022-07-27 17:00:38+00:00,Config files for my GitHub profile.,0,prashant9111/prashant9111,518543939,Verilog,prashant9111,21,0,2022-07-27 17:13:41+00:00,"['config', 'github-config']",None
427,https://github.com/mfgann/icestick_sandbox.git,2022-07-25 21:07:44+00:00,,0,mfgann/icestick_sandbox,517821082,Verilog,icestick_sandbox,1,0,2022-07-25 21:28:11+00:00,[],None
428,https://github.com/Hippo1907/file_header.git,2022-07-13 11:58:08+00:00,Add user defined header in vim,0,Hippo1907/file_header,513503181,Verilog,file_header,15,0,2022-07-13 14:57:28+00:00,[],None
429,https://github.com/Sansriti-Shreya/vending_machine.git,2022-07-18 16:40:26+00:00,,0,Sansriti-Shreya/vending_machine,515264683,Verilog,vending_machine,72,0,2022-08-06 10:51:51+00:00,[],https://api.github.com/licenses/mit
430,https://github.com/robertoalcantara/Ripeto.git,2022-07-15 01:04:18+00:00,hdl ,0,robertoalcantara/Ripeto,514091682,Verilog,Ripeto,93,0,2022-07-15 01:05:50+00:00,[],None
431,https://github.com/replica455/SYNCHRONOUS_FIFO_BUFFER_MEMORY.git,2022-07-17 14:13:23+00:00,SYNCHRONOUS_FIFO_BUFFER_MEMORY,0,replica455/SYNCHRONOUS_FIFO_BUFFER_MEMORY,514862365,Verilog,SYNCHRONOUS_FIFO_BUFFER_MEMORY,200,0,2022-07-17 14:17:15+00:00,[],https://api.github.com/licenses/gpl-3.0
432,https://github.com/S-E-N-S-O-H-A-M/Synchronous-Dual-Port-SRAM.git,2022-07-26 04:56:37+00:00,,0,S-E-N-S-O-H-A-M/Synchronous-Dual-Port-SRAM,517918128,Verilog,Synchronous-Dual-Port-SRAM,116,0,2022-07-26 05:07:27+00:00,[],https://api.github.com/licenses/apache-2.0
433,https://github.com/SundeepA28/Design-and-implement-a-Sequential-Binary-Multiplier..git,2022-07-26 08:56:13+00:00,Design and implement a-Sequential-Binary-Multiplier.,0,SundeepA28/Design-and-implement-a-Sequential-Binary-Multiplier.,517985359,Verilog,Design-and-implement-a-Sequential-Binary-Multiplier.,29,0,2022-07-26 08:56:49+00:00,[],None
434,https://github.com/vyomasystems-lab/challenges-N170541.git,2022-07-24 16:53:06+00:00,challenges-N170541 created by GitHub Classroom,0,vyomasystems-lab/challenges-N170541,517383127,Verilog,challenges-N170541,27,0,2022-08-22 16:01:09+00:00,[],
435,https://github.com/vyomasystems-lab/challenges-maharshisoma1996.git,2022-07-22 16:38:52+00:00,challenges-maharshisoma1996 created by GitHub Classroom,0,vyomasystems-lab/challenges-maharshisoma1996,516820742,Verilog,challenges-maharshisoma1996,27,0,2022-08-22 16:00:40+00:00,[],
436,https://github.com/vyomasystems-lab/challenges-Rajaorsu.git,2022-07-22 16:44:57+00:00,challenges-Rajaorsu created by GitHub Classroom,0,vyomasystems-lab/challenges-Rajaorsu,516822408,Verilog,challenges-Rajaorsu,28,0,2022-08-22 16:00:42+00:00,[],
437,https://github.com/hsk/framebuffer.git,2022-07-24 19:06:44+00:00,test,0,hsk/framebuffer,517413397,Verilog,framebuffer,5,0,2022-07-24 19:06:58+00:00,[],None
438,https://github.com/ryan-trampe/custom_micro.git,2022-07-25 05:36:56+00:00,Custom 8bit microprocessor written in SystemVerilog,0,ryan-trampe/custom_micro,517531412,Verilog,custom_micro,3889,0,2022-07-25 05:38:44+00:00,[],None
439,https://github.com/Vaibhav0126/CS203-PROJECT.git,2022-07-25 18:22:26+00:00,,0,Vaibhav0126/CS203-PROJECT,517776242,Verilog,CS203-PROJECT,2,0,2022-07-25 18:23:23+00:00,[],None
440,https://github.com/EnricErra/caravel_try.git,2022-07-22 12:39:12+00:00,,0,EnricErra/caravel_try,516745317,Verilog,caravel_try,2229,0,2022-07-22 12:39:25+00:00,[],https://api.github.com/licenses/apache-2.0
441,https://github.com/vyomasystems-lab/challenges-Hemanth432.git,2022-07-27 05:44:47+00:00,challenges-Hemanth432 created by GitHub Classroom,0,vyomasystems-lab/challenges-Hemanth432,518324827,Verilog,challenges-Hemanth432,124,0,2022-08-22 16:01:24+00:00,[],
442,https://github.com/gdl1245105585/FOUR-STAGE-pipelined-MIPS-CPU.git,2022-07-27 10:54:35+00:00,More information could be obtained from report.pef,0,gdl1245105585/FOUR-STAGE-pipelined-MIPS-CPU,518419688,Verilog,FOUR-STAGE-pipelined-MIPS-CPU,360,0,2022-12-05 06:29:13+00:00,[],None
443,https://github.com/vyomasystems-lab/challenges-Murthy0.git,2022-07-20 13:45:05+00:00,challenges-Murthy0 created by GitHub Classroom,0,vyomasystems-lab/challenges-Murthy0,515999151,Verilog,challenges-Murthy0,27,0,2022-08-22 15:59:43+00:00,[],
444,https://github.com/Zhang-Zhi-Kai/IC_Practice.git,2022-07-20 15:06:38+00:00,CICÂêÑÂπ¥È°åÁõÆÁ∑¥Áøí,0,Zhang-Zhi-Kai/IC_Practice,516028665,Verilog,IC_Practice,103,0,2022-07-21 12:12:02+00:00,[],None
445,https://github.com/BasmaElhoseny01/Serial-Peripheral-Interface.git,2022-07-20 13:51:02+00:00,SPI modules are designed using Verilog.,1,BasmaElhoseny01/Serial-Peripheral-Interface,516001244,Verilog,Serial-Peripheral-Interface,1354,0,2022-08-27 11:17:48+00:00,['verilog'],None
446,https://github.com/vyomasystems-lab/challenges-inderjit303.git,2022-07-20 05:55:42+00:00,challenges-inderjit303 created by GitHub Classroom,0,vyomasystems-lab/challenges-inderjit303,515851886,Verilog,challenges-inderjit303,207,0,2022-08-22 15:57:12+00:00,[],
447,https://github.com/vyomasystems-lab/challenges-pratt12.git,2022-07-20 05:58:30+00:00,challenges-pratt12 created by GitHub Classroom,0,vyomasystems-lab/challenges-pratt12,515852598,Verilog,challenges-pratt12,27,0,2022-08-22 15:57:18+00:00,[],
448,https://github.com/vyomasystems-lab/challenges-debashish101tech.git,2022-07-20 08:36:55+00:00,challenges-debashish101tech created by GitHub Classroom,0,vyomasystems-lab/challenges-debashish101tech,515899867,Verilog,challenges-debashish101tech,27,0,2022-08-22 15:58:33+00:00,[],
449,https://github.com/vyomasystems-lab/challenges-Srinivasa3.git,2022-07-20 10:35:06+00:00,challenges-Srinivasa3 created by GitHub Classroom,0,vyomasystems-lab/challenges-Srinivasa3,515937959,Verilog,challenges-Srinivasa3,71,0,2022-08-22 15:58:57+00:00,[],
450,https://github.com/vyomasystems-lab/challenges-omarshabbirali98.git,2022-07-20 10:23:08+00:00,challenges-omarshabbirali98 created by GitHub Classroom,0,vyomasystems-lab/challenges-omarshabbirali98,515934109,Verilog,challenges-omarshabbirali98,27,0,2022-08-22 15:58:54+00:00,[],
451,https://github.com/vyomasystems-lab/challenges-shyamkumarcoc.git,2022-07-20 11:06:53+00:00,challenges-shyamkumarcoc created by GitHub Classroom,0,vyomasystems-lab/challenges-shyamkumarcoc,515947479,Verilog,challenges-shyamkumarcoc,37,0,2022-08-22 15:59:04+00:00,[],
452,https://github.com/vyomasystems-lab/challenges-kalyan-prusty.git,2022-07-20 11:03:40+00:00,challenges-kalyan-prusty created by GitHub Classroom,0,vyomasystems-lab/challenges-kalyan-prusty,515946529,Verilog,challenges-kalyan-prusty,75,0,2022-08-22 15:59:02+00:00,[],
453,https://github.com/Johnsel/caravel_user_project.git,2022-07-19 22:38:33+00:00,,0,Johnsel/caravel_user_project,515760890,Verilog,caravel_user_project,45842,0,2022-07-19 22:38:46+00:00,[],https://api.github.com/licenses/apache-2.0
454,https://github.com/vyomasystems-lab/challenges-Zathura1sanky.git,2022-07-20 08:50:06+00:00,challenges-Zathura1sanky created by GitHub Classroom,0,vyomasystems-lab/challenges-Zathura1sanky,515904172,Verilog,challenges-Zathura1sanky,27,0,2022-08-22 15:58:37+00:00,[],
455,https://github.com/vyomasystems-lab/challenges-kalaiarasiM.git,2022-07-20 08:58:43+00:00,challenges-kalaiarasiM created by GitHub Classroom,0,vyomasystems-lab/challenges-kalaiarasiM,515907071,Verilog,challenges-kalaiarasiM,41,0,2022-08-22 15:58:37+00:00,[],
456,https://github.com/vyomasystems-lab/challenges-isEliteRaakesh.git,2022-07-20 09:01:27+00:00,challenges-isEliteRaakesh created by GitHub Classroom,0,vyomasystems-lab/challenges-isEliteRaakesh,515907899,Verilog,challenges-isEliteRaakesh,36,0,2022-08-22 15:58:38+00:00,[],
457,https://github.com/vyomasystems-lab/challenges-animeshVLSI.git,2022-07-20 06:03:21+00:00,challenges-animeshVLSI created by GitHub Classroom,0,vyomasystems-lab/challenges-animeshVLSI,515853900,Verilog,challenges-animeshVLSI,122,0,2022-08-22 15:57:29+00:00,[],
458,https://github.com/vyomasystems-lab/challenges-Premsai2001.git,2022-07-20 06:29:08+00:00,challenges-Premsai2001 created by GitHub Classroom,0,vyomasystems-lab/challenges-Premsai2001,515861049,Verilog,challenges-Premsai2001,63,0,2022-08-22 15:57:48+00:00,[],
459,https://github.com/vyomasystems-lab/challenges-DarshanDattaNaik.git,2022-07-20 13:18:02+00:00,challenges-DarshanDattaNaik created by GitHub Classroom,0,vyomasystems-lab/challenges-DarshanDattaNaik,515989734,Verilog,challenges-DarshanDattaNaik,2870,0,2022-08-22 15:59:37+00:00,[],
460,https://github.com/vyomasystems-lab/challenges-tanejabobby.git,2022-07-20 12:41:59+00:00,challenges-tanejabobby created by GitHub Classroom,0,vyomasystems-lab/challenges-tanejabobby,515977425,Verilog,challenges-tanejabobby,27,0,2022-08-22 15:59:33+00:00,[],
461,https://github.com/hamidzehtab/MORSE-DECODER.git,2022-07-21 22:02:46+00:00,verilog - logic gates final project,0,hamidzehtab/MORSE-DECODER,516533387,Verilog,MORSE-DECODER,58,0,2022-07-21 22:02:53+00:00,[],https://api.github.com/licenses/mit
462,https://github.com/ShinATK/IC.git,2022-07-22 05:03:32+00:00,,0,ShinATK/IC,516616530,Verilog,IC,46298,0,2023-10-23 13:42:43+00:00,[],None
463,https://github.com/vyomasystems-lab/challenges-Rishabh-zhcet.git,2022-07-22 08:07:49+00:00,challenges-Rishabh-zhcet created by GitHub Classroom,0,vyomasystems-lab/challenges-Rishabh-zhcet,516664944,Verilog,challenges-Rishabh-zhcet,116,0,2022-08-22 16:00:32+00:00,[],
464,https://github.com/vyomasystems-lab/challenges-sudhanshu6163.git,2022-07-22 08:33:19+00:00,challenges-sudhanshu6163 created by GitHub Classroom,0,vyomasystems-lab/challenges-sudhanshu6163,516672721,Verilog,challenges-sudhanshu6163,48,0,2022-08-22 16:00:33+00:00,[],
465,https://github.com/NabilYasser/Washhing-Machine-Controller.git,2022-07-12 17:18:18+00:00,,0,NabilYasser/Washhing-Machine-Controller,513230690,Verilog,Washhing-Machine-Controller,210,0,2022-08-20 11:57:14+00:00,[],None
466,https://github.com/94songin/smoothfilter.git,2022-07-13 08:38:13+00:00,image processing acc,0,94songin/smoothfilter,513443416,Verilog,smoothfilter,2190,0,2022-07-13 09:04:31+00:00,[],None
467,https://github.com/emeb/ICE-V_Deepnote.git,2022-07-13 18:22:02+00:00,Emulation of the Deep Note on an FPGA,0,emeb/ICE-V_Deepnote,513628330,Verilog,ICE-V_Deepnote,1687,0,2022-07-13 18:53:02+00:00,[],https://api.github.com/licenses/mit
468,https://github.com/hardware-sensei/Dual-Port-RAM-with-dual-clock.git,2022-07-19 15:48:12+00:00,Dual Port RAM with dual clock in Verilog HDL,0,hardware-sensei/Dual-Port-RAM-with-dual-clock,515648441,Verilog,Dual-Port-RAM-with-dual-clock,318,0,2022-07-19 15:49:17+00:00,[],https://api.github.com/licenses/gpl-3.0
469,https://github.com/vyomasystems-lab/challenges-swapn78.git,2022-07-21 18:56:12+00:00,challenges-swapn78 created by GitHub Classroom,0,vyomasystems-lab/challenges-swapn78,516489368,Verilog,challenges-swapn78,27,0,2022-08-22 16:00:26+00:00,[],
470,https://github.com/fiumad/efabless-test.git,2022-07-22 17:58:31+00:00,,0,fiumad/efabless-test,516842842,Verilog,efabless-test,2230,0,2022-07-22 17:58:44+00:00,[],https://api.github.com/licenses/apache-2.0
471,https://github.com/18tush/Digital_Design-and-Computer_Organisation-Laboratory.git,2022-07-17 17:59:28+00:00,Laboratory Assignments,0,18tush/Digital_Design-and-Computer_Organisation-Laboratory,514917823,Verilog,Digital_Design-and-Computer_Organisation-Laboratory,6736,0,2023-11-28 18:44:22+00:00,[],None
472,https://github.com/Jagadeesh21K/Ideal-Vending-Machine-Verilog-HDL.git,2022-07-15 12:16:53+00:00,Generating an Verilog code for an Ideal vending machine which gives different products for different denominations of input. this code is made based on the Finite State Machine.,0,Jagadeesh21K/Ideal-Vending-Machine-Verilog-HDL,514258364,Verilog,Ideal-Vending-Machine-Verilog-HDL,4,0,2022-07-21 20:01:54+00:00,[],None
473,https://github.com/sidastro30/VerilogProjects.git,2022-07-25 12:21:59+00:00,,0,sidastro30/VerilogProjects,517653949,Verilog,VerilogProjects,22647,0,2022-07-25 12:25:46+00:00,[],None
474,https://github.com/JeongWooYeol/Verilog.git,2022-07-25 06:46:19+00:00,,0,JeongWooYeol/Verilog,517549893,Verilog,Verilog,10,0,2022-07-25 07:06:06+00:00,[],None
475,https://github.com/brandon9838/SME.git,2022-07-26 05:37:39+00:00,,0,brandon9838/SME,517927497,Verilog,SME,1188,0,2022-07-26 05:43:17+00:00,[],None
476,https://github.com/vyomasystems-lab/challenges-naisargithakkar.git,2022-07-21 15:10:40+00:00,challenges-naisargithakkar created by GitHub Classroom,0,vyomasystems-lab/challenges-naisargithakkar,516419582,Verilog,challenges-naisargithakkar,27,0,2022-08-22 16:00:21+00:00,[],
477,https://github.com/emregayir/caravel_first.git,2022-07-24 10:02:23+00:00,,0,emregayir/caravel_first,517286442,Verilog,caravel_first,2229,0,2022-07-24 10:02:36+00:00,[],https://api.github.com/licenses/apache-2.0
478,https://github.com/vyomasystems-lab/challenges-Rahulyadav121201.git,2022-07-20 09:46:52+00:00,challenges-Rahulyadav121201 created by GitHub Classroom,0,vyomasystems-lab/challenges-Rahulyadav121201,515922678,Verilog,challenges-Rahulyadav121201,27,0,2022-08-22 15:58:49+00:00,[],
479,https://github.com/vyomasystems-lab/challenges-sanhorizon777.git,2022-07-20 13:48:45+00:00,challenges-sanhorizon777 created by GitHub Classroom,0,vyomasystems-lab/challenges-sanhorizon777,516000430,Verilog,challenges-sanhorizon777,59,0,2022-08-22 15:59:43+00:00,[],
480,https://github.com/vyomasystems-lab/challenges-PatelVatsalB21.git,2022-07-20 15:28:41+00:00,challenges-PatelVatsalB21 created by GitHub Classroom,0,vyomasystems-lab/challenges-PatelVatsalB21,516036454,Verilog,challenges-PatelVatsalB21,27,0,2022-08-22 15:59:50+00:00,[],
481,https://github.com/Revanth1702/Y86-ISA.git,2022-07-18 08:39:07+00:00,This is a processor architecture design based on Y86-ISA using Verilog,0,Revanth1702/Y86-ISA,515100461,Verilog,Y86-ISA,2356,0,2022-07-18 09:58:44+00:00,[],https://api.github.com/licenses/mit
482,https://github.com/Aymontsh/Pipelined-MIPS-processor-with-Full-Hazard-handling-using-Verilog-coding.git,2022-07-18 15:21:50+00:00,A Pipelined 32-bit microarchitecture MIPS processor based on Harvard Architecture with full hazard handling both data and control hazards. ,0,Aymontsh/Pipelined-MIPS-processor-with-Full-Hazard-handling-using-Verilog-coding,515238000,Verilog,Pipelined-MIPS-processor-with-Full-Hazard-handling-using-Verilog-coding,368,0,2022-07-18 15:24:22+00:00,[],None
483,https://github.com/vyomasystems-lab/challenges-VanshikaTanwar.git,2022-07-20 21:08:55+00:00,challenges-VanshikaTanwar created by GitHub Classroom,0,vyomasystems-lab/challenges-VanshikaTanwar,516135103,Verilog,challenges-VanshikaTanwar,56,0,2022-08-22 16:00:00+00:00,[],
484,https://github.com/ExplodingONC/GameofLife.git,2022-07-21 01:06:14+00:00,Implementation of Conway's Game of Life on FPGA,0,ExplodingONC/GameofLife,516180498,Verilog,GameofLife,49,0,2022-07-21 01:08:29+00:00,[],https://api.github.com/licenses/mit
485,https://github.com/vyomasystems-lab/challenges-jissjoseph1997.git,2022-07-20 11:28:10+00:00,challenges-jissjoseph1997 created by GitHub Classroom,0,vyomasystems-lab/challenges-jissjoseph1997,515953805,Verilog,challenges-jissjoseph1997,35,0,2022-08-22 15:59:13+00:00,[],
486,https://github.com/vyomasystems-lab/challenges-ppattanaik.git,2022-07-20 12:00:47+00:00,challenges-ppattanaik created by GitHub Classroom,0,vyomasystems-lab/challenges-ppattanaik,515964000,Verilog,challenges-ppattanaik,27,0,2022-08-22 15:59:27+00:00,[],
487,https://github.com/vyomasystems-lab/challenges-DrPown.git,2022-07-20 10:48:46+00:00,challenges-DrPown created by GitHub Classroom,0,vyomasystems-lab/challenges-DrPown,515942115,Verilog,challenges-DrPown,27,0,2022-08-22 15:58:59+00:00,[],
488,https://github.com/vyomasystems-lab/challenges-anmol109.git,2022-07-20 18:32:38+00:00,challenges-anmol109 created by GitHub Classroom,0,vyomasystems-lab/challenges-anmol109,516094625,Verilog,challenges-anmol109,28,0,2022-08-22 15:59:57+00:00,[],
489,https://github.com/AnkitMohantyy/MIPS32.git,2022-07-20 18:57:56+00:00,,0,AnkitMohantyy/MIPS32,516101792,Verilog,MIPS32,5,0,2022-07-20 19:00:14+00:00,[],None
490,https://github.com/Arquitectura-Computacional/practica-3.git,2022-07-11 03:07:43+00:00,,0,Arquitectura-Computacional/practica-3,512599459,Verilog,practica-3,49,0,2022-08-03 23:52:16+00:00,[],None
491,https://github.com/LingZichao/Playground.git,2022-07-11 07:49:04+00:00,Just snack üç∞,0,LingZichao/Playground,512663264,Verilog,Playground,57802,0,2022-09-07 16:05:15+00:00,[],None
492,https://github.com/Devid123349/Advanced-Encryption-Standard-main.git,2022-07-12 16:03:14+00:00,,0,Devid123349/Advanced-Encryption-Standard-main,513207403,Verilog,Advanced-Encryption-Standard-main,76,0,2022-07-12 16:33:30+00:00,[],None
493,https://github.com/va1ery/armdudd.git,2022-07-14 11:42:39+00:00,,0,va1ery/armdudd,513878326,Verilog,armdudd,26542,0,2022-07-14 16:14:25+00:00,[],None
494,https://github.com/muhlbaier/comparch_examples.git,2022-07-16 12:16:13+00:00,Examples for Computer Architecture Labs,0,muhlbaier/comparch_examples,514569571,Verilog,comparch_examples,38,0,2022-07-20 02:16:53+00:00,[],None
495,https://github.com/vyomasystems-lab/challenges-rohinthram.git,2022-07-13 09:54:36+00:00,challenges-rohinthram created by GitHub Classroom,0,vyomasystems-lab/challenges-rohinthram,513467297,Verilog,challenges-rohinthram,1949,0,2022-08-22 15:57:06+00:00,[],
496,https://github.com/Bianca66/SeqCore.git,2022-07-13 21:01:10+00:00,,0,Bianca66/SeqCore,513670059,Verilog,SeqCore,1605,0,2022-07-13 21:04:51+00:00,[],None
497,https://github.com/iRumesh/Simple-CPU-Module.git,2022-07-19 13:36:20+00:00,Simple CPU Module using Verilog,0,iRumesh/Simple-CPU-Module,515599642,Verilog,Simple-CPU-Module,4,0,2022-07-19 13:36:51+00:00,[],https://api.github.com/licenses/mit
498,https://github.com/vyomasystems-lab/challenges-div1010.git,2022-07-20 08:16:38+00:00,challenges-div1010 created by GitHub Classroom,0,vyomasystems-lab/challenges-div1010,515893326,Verilog,challenges-div1010,1322,0,2022-08-22 15:58:31+00:00,[],
499,https://github.com/vyomasystems-lab/challenges-suvankarpioneer.git,2022-07-20 06:11:52+00:00,challenges-suvankarpioneer created by GitHub Classroom,0,vyomasystems-lab/challenges-suvankarpioneer,515856232,Verilog,challenges-suvankarpioneer,27,0,2022-08-22 15:57:38+00:00,[],
500,https://github.com/vyomasystems-lab/challenges-RCSK490.git,2022-07-20 06:01:28+00:00,challenges-RCSK490 created by GitHub Classroom,0,vyomasystems-lab/challenges-RCSK490,515853397,Verilog,challenges-RCSK490,27,0,2022-08-22 15:57:24+00:00,[],
501,https://github.com/vyomasystems-lab/challenges-puneeth714.git,2022-07-20 07:11:41+00:00,challenges-puneeth714 created by GitHub Classroom,0,vyomasystems-lab/challenges-puneeth714,515873379,Verilog,challenges-puneeth714,1079,0,2022-08-22 15:58:13+00:00,[],
502,https://github.com/vyomasystems-lab/challenges-Vinuthna3031.git,2022-07-27 12:47:01+00:00,challenges-Vinuthna3031 created by GitHub Classroom,0,vyomasystems-lab/challenges-Vinuthna3031,518455597,Verilog,challenges-Vinuthna3031,542,0,2022-08-22 16:01:26+00:00,[],
503,https://github.com/Casonrlove/Single_Cycle_Processor.git,2022-07-23 19:05:15+00:00,,0,Casonrlove/Single_Cycle_Processor,517142443,Verilog,Single_Cycle_Processor,2668,0,2022-08-09 14:36:33+00:00,[],None
504,https://github.com/Andy0514/ECE241-Gomoku-Project.git,2022-07-24 07:08:14+00:00,This is the Gomoku FPGA project for ECE241 - Digital Systems course. ,0,Andy0514/ECE241-Gomoku-Project,517252455,Verilog,ECE241-Gomoku-Project,243,0,2022-07-24 07:09:21+00:00,[],None
505,https://github.com/vyomasystems-lab/challenges-sai10rgukt.git,2022-07-24 15:22:26+00:00,challenges-sai10rgukt created by GitHub Classroom,0,vyomasystems-lab/challenges-sai10rgukt,517360549,Verilog,challenges-sai10rgukt,34,0,2022-08-22 16:01:08+00:00,[],
506,https://github.com/jogeshsingh/SEVEN_SEG_MULTIPLEXING_CIRCUIT_ON_FPGA.git,2022-07-22 13:25:45+00:00,The above repository includes basic conversion of hex to seven segment display on FPGA . It includes 16 switches(4-bit each for representing 1 hex character) and 4  segment displays .The whole design was carried out in Xilinx VIVADO using VERILOG HDL and mapped and implemented the same on FPGA Fabric (NEXYS 4 ARTIX-7 Board) ,0,jogeshsingh/SEVEN_SEG_MULTIPLEXING_CIRCUIT_ON_FPGA,516759878,Verilog,SEVEN_SEG_MULTIPLEXING_CIRCUIT_ON_FPGA,28,0,2022-07-22 13:54:07+00:00,[],https://api.github.com/licenses/mit
507,https://github.com/frdy21/IC_CONTEST_2016.git,2022-07-23 13:10:09+00:00,Local Binary Encoder,0,frdy21/IC_CONTEST_2016,517061109,Verilog,IC_CONTEST_2016,723,0,2022-07-23 13:38:46+00:00,[],None
508,https://github.com/vyomasystems-lab/challenges-akshaya-2612.git,2022-07-23 05:05:53+00:00,challenges-akshaya-2612 created by GitHub Classroom,0,vyomasystems-lab/challenges-akshaya-2612,516963062,Verilog,challenges-akshaya-2612,58,0,2022-08-22 16:00:49+00:00,[],
509,https://github.com/burpcat/Traffic-light-control.git,2022-07-22 16:32:29+00:00,,0,burpcat/Traffic-light-control,516818930,Verilog,Traffic-light-control,17,0,2022-07-22 16:33:37+00:00,[],https://api.github.com/licenses/mit
510,https://github.com/majilokesh/iiitb_tlc.git,2022-07-27 04:06:53+00:00,Traffic light controller on a four-way road,1,majilokesh/iiitb_tlc,518304031,Verilog,iiitb_tlc,17817,0,2022-07-27 04:16:54+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/Devipriya1921/VSDBabySoC-Functional_Netlisting.git,2022-07-21 06:05:16+00:00,,0,Devipriya1921/VSDBabySoC-Functional_Netlisting,516245365,Verilog,VSDBabySoC-Functional_Netlisting,34383,0,2022-09-15 16:10:49+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/vyomasystems-lab/challenges-Ai-deen.git,2022-07-21 06:32:20+00:00,challenges-Ai-deen created by GitHub Classroom,1,vyomasystems-lab/challenges-Ai-deen,516252806,Verilog,challenges-Ai-deen,98,0,2022-08-22 16:00:06+00:00,[],
513,https://github.com/sunliquor/HDLbit.git,2022-07-15 15:23:08+00:00,,0,sunliquor/HDLbit,514316505,Verilog,HDLbit,4,0,2022-07-15 15:53:46+00:00,[],None
514,https://github.com/HasanAbdelAziz7/Design-and-implement-AES-using-FPGA.git,2022-07-23 12:49:10+00:00,AES  [ADVANCED ENCRYPTION STANDARD]       A specification for the encryption of electronic data established by the U.S. National Institute of Standards and Technology (NIST) in 2001       Input and output of system is 128 bites but key use to  Encrypt data can be 128 or 192 or 256 but we will use  128 and 10 round to encryption addition to  initial round. https://youtu.be/gP4PqVGudtg?t=254,0,HasanAbdelAziz7/Design-and-implement-AES-using-FPGA,517056316,Verilog,Design-and-implement-AES-using-FPGA,27,0,2023-12-13 10:57:46+00:00,[],None
515,https://github.com/Cortana4/Acron-x32.git,2022-07-17 21:35:58+00:00,,0,Cortana4/Acron-x32,514960704,Verilog,Acron-x32,41944,0,2024-03-28 00:59:20+00:00,[],https://api.github.com/licenses/gpl-2.0
516,https://github.com/vyomasystems-lab/challenges-abhishekkumara86.git,2022-07-21 12:02:03+00:00,challenges-abhishekkumara86 created by GitHub Classroom,0,vyomasystems-lab/challenges-abhishekkumara86,516353745,Verilog,challenges-abhishekkumara86,27,0,2022-08-22 16:00:17+00:00,[],
517,https://github.com/vyomasystems-lab/challenges-henrybruno990.git,2022-07-21 14:49:08+00:00,challenges-henrybruno990 created by GitHub Classroom,0,vyomasystems-lab/challenges-henrybruno990,516412060,Verilog,challenges-henrybruno990,27,0,2022-08-22 16:00:20+00:00,[],
518,https://github.com/mo-chien/cpu.git,2022-07-21 16:03:07+00:00,,0,mo-chien/cpu,516436852,Verilog,cpu,36454,0,2022-07-22 02:17:28+00:00,[],None
519,https://github.com/vyomasystems-lab/challenges-Harshavardhan-855.git,2022-07-26 22:46:42+00:00,challenges-Harshavardhan-855 created by GitHub Classroom,0,vyomasystems-lab/challenges-Harshavardhan-855,518238127,Verilog,challenges-Harshavardhan-855,27,0,2022-08-22 16:01:23+00:00,[],
520,https://github.com/PinkyMat/4-stage-Pipelined-Half-Precision-Floating-Point-Added.git,2022-07-23 14:07:54+00:00,,0,PinkyMat/4-stage-Pipelined-Half-Precision-Floating-Point-Added,517074450,Verilog,4-stage-Pipelined-Half-Precision-Floating-Point-Added,4,0,2022-07-23 14:10:11+00:00,[],None
521,https://github.com/RAbh-inav/Shift-and-add-binary-multiplier.git,2022-07-22 12:31:48+00:00,Shift and add binary multiplier has been implemented using Verilog HDL. License has been attached with it,0,RAbh-inav/Shift-and-add-binary-multiplier,516743196,Verilog,Shift-and-add-binary-multiplier,690,0,2022-08-02 20:59:07+00:00,['verilog'],https://api.github.com/licenses/mit
522,https://github.com/aniketrarya/MIPS-32-Pipelined-microprocessor.git,2022-07-24 12:06:36+00:00,Implementation of MIPS-32 microprocessor,0,aniketrarya/MIPS-32-Pipelined-microprocessor,517312979,Verilog,MIPS-32-Pipelined-microprocessor,4,0,2022-07-24 12:17:56+00:00,"['computer-architecture', 'verilog']",None
523,https://github.com/vyomasystems-lab/challenges-pavang19.git,2022-07-23 18:58:42+00:00,challenges-pavang19 created by GitHub Classroom,0,vyomasystems-lab/challenges-pavang19,517141168,Verilog,challenges-pavang19,27,0,2022-08-22 16:01:00+00:00,[],
524,https://github.com/kowshikveduruparthi/vaman-internship.git,2022-07-27 05:25:19+00:00,,0,kowshikveduruparthi/vaman-internship,518320492,Verilog,vaman-internship,4461,0,2022-07-27 05:51:01+00:00,[],None
525,https://github.com/Ziad-cyber/UART_RX.git,2022-07-27 05:11:30+00:00,,0,Ziad-cyber/UART_RX,518317418,Verilog,UART_RX,12,0,2022-07-27 05:19:40+00:00,[],None
526,https://github.com/mariamaliezzat/UART.git,2022-07-17 15:35:57+00:00,,0,mariamaliezzat/UART,514883539,Verilog,UART,234,0,2022-08-03 09:13:34+00:00,[],None
527,https://github.com/brev404/Infineon-Summer-School.git,2022-07-17 12:19:56+00:00,Infineon Summer School 2022,0,brev404/Infineon-Summer-School,514835397,Verilog,Infineon-Summer-School,342,0,2022-07-17 12:25:44+00:00,[],https://api.github.com/licenses/gpl-3.0
528,https://github.com/WikkiTang/nowcoder-verilog-practice.git,2022-07-15 20:24:29+00:00,Notes and Codes of  nowcoder.com verilog part,0,WikkiTang/nowcoder-verilog-practice,514396291,Verilog,nowcoder-verilog-practice,9,0,2022-07-15 20:25:59+00:00,[],None
529,https://github.com/vyomasystems-lab/challenges-yogesh1601.git,2022-07-20 10:15:09+00:00,challenges-yogesh1601 created by GitHub Classroom,0,vyomasystems-lab/challenges-yogesh1601,515931652,Verilog,challenges-yogesh1601,28,0,2022-08-22 15:58:52+00:00,[],
530,https://github.com/vyomasystems-lab/challenges-Ruchira-95.git,2022-07-20 12:36:58+00:00,challenges-Ruchira-95 created by GitHub Classroom,0,vyomasystems-lab/challenges-Ruchira-95,515975673,Verilog,challenges-Ruchira-95,27,0,2022-08-22 15:59:31+00:00,[],
531,https://github.com/vyomasystems-lab/challenges-Santosh3672.git,2022-07-20 08:04:59+00:00,challenges-Santosh3672 created by GitHub Classroom,0,vyomasystems-lab/challenges-Santosh3672,515889715,Verilog,challenges-Santosh3672,1483,0,2022-08-22 15:58:26+00:00,[],
532,https://github.com/vyomasystems-lab/challenges-MohithaKondapalli.git,2022-07-20 09:32:07+00:00,challenges-MohithaKondapalli created by GitHub Classroom,0,vyomasystems-lab/challenges-MohithaKondapalli,515917846,Verilog,challenges-MohithaKondapalli,109,0,2022-08-22 15:58:47+00:00,[],https://api.github.com/licenses/bsd-3-clause
533,https://github.com/vyomasystems-lab/challenges-shakeelask.git,2022-07-20 09:06:48+00:00,challenges-shakeelask created by GitHub Classroom,0,vyomasystems-lab/challenges-shakeelask,515909539,Verilog,challenges-shakeelask,29,0,2022-08-22 15:58:40+00:00,[],
534,https://github.com/vyomasystems-lab/challenges-yashkolluru.git,2022-07-20 11:11:47+00:00,challenges-yashkolluru created by GitHub Classroom,0,vyomasystems-lab/challenges-yashkolluru,515948885,Verilog,challenges-yashkolluru,1420,0,2022-08-22 15:59:05+00:00,[],
535,https://github.com/vyomasystems-lab/challenges-dheec.git,2022-07-20 11:19:56+00:00,challenges-dheec created by GitHub Classroom,0,vyomasystems-lab/challenges-dheec,515951359,Verilog,challenges-dheec,78,0,2022-08-22 15:59:07+00:00,[],
536,https://github.com/vyomasystems-lab/challenges-arijit57.git,2022-07-20 06:39:48+00:00,challenges-arijit57 created by GitHub Classroom,0,vyomasystems-lab/challenges-arijit57,515864043,Verilog,challenges-arijit57,27,0,2022-08-22 15:57:56+00:00,[],
537,https://github.com/vyomasystems-lab/challenges-RadhaKulkarni26.git,2022-07-20 06:40:04+00:00,challenges-RadhaKulkarni26 created by GitHub Classroom,0,vyomasystems-lab/challenges-RadhaKulkarni26,515864129,Verilog,challenges-RadhaKulkarni26,27,0,2022-08-22 15:58:12+00:00,[],
538,https://github.com/vyomasystems-lab/challenges-abhishek692001.git,2022-07-20 06:50:08+00:00,challenges-abhishek692001 created by GitHub Classroom,0,vyomasystems-lab/challenges-abhishek692001,515867020,Verilog,challenges-abhishek692001,27,0,2022-08-22 15:58:12+00:00,[],
539,https://github.com/vyomasystems-lab/challenges-Anji9596.git,2022-07-20 06:23:51+00:00,challenges-Anji9596 created by GitHub Classroom,0,vyomasystems-lab/challenges-Anji9596,515859584,Verilog,challenges-Anji9596,27,0,2022-08-22 15:57:44+00:00,[],
540,https://github.com/JoeSaint2019/HDLbits.git,2022-07-20 03:35:11+00:00,,0,JoeSaint2019/HDLbits,515821340,Verilog,HDLbits,19,0,2022-07-20 03:36:15+00:00,[],None
541,https://github.com/vyomasystems-lab/challenges-PraveenkumarR03.git,2022-07-20 16:08:04+00:00,challenges-PraveenkumarR03 created by GitHub Classroom,0,vyomasystems-lab/challenges-PraveenkumarR03,516049843,Verilog,challenges-PraveenkumarR03,27,0,2022-08-22 15:59:52+00:00,[],
542,https://github.com/BlueA10/caravel_user_project_test.git,2022-07-14 16:36:02+00:00,,0,BlueA10/caravel_user_project_test,513975087,Verilog,caravel_user_project_test,2229,0,2022-07-14 16:40:56+00:00,[],https://api.github.com/licenses/apache-2.0
543,https://github.com/pragyan9/Car_Parking_System.git,2022-07-14 19:50:37+00:00,,0,pragyan9/Car_Parking_System,514029642,Verilog,Car_Parking_System,2,0,2022-07-14 19:56:51+00:00,[],None
544,https://github.com/MEslamM/VerilogHDL-Washing-Machine-with-Multi-Clock.git,2022-07-18 17:18:17+00:00,"It's a digital design assignment by Electronics company Mixel for digital design internship.it was required to design washing machine with multi clock frequency given by user and taking in consideration the operating time of the four stages, in addition to some extra features as double wash and timer pause.",0,MEslamM/VerilogHDL-Washing-Machine-with-Multi-Clock,515276604,Verilog,VerilogHDL-Washing-Machine-with-Multi-Clock,3198,0,2022-07-18 17:35:05+00:00,[],None
545,https://github.com/SunilSegu/64Bit-Adder.git,2022-07-18 16:33:10+00:00,,0,SunilSegu/64Bit-Adder,515262388,Verilog,64Bit-Adder,3,0,2022-07-18 16:36:21+00:00,[],https://api.github.com/licenses/bsd-3-clause
546,https://github.com/puneeth714/shift_register.git,2022-07-19 20:33:26+00:00,,0,puneeth714/shift_register,515733341,Verilog,shift_register,34,0,2022-07-19 20:33:32+00:00,[],None
547,https://github.com/vyomasystems-lab/challenges-ShahHarsh2711.git,2022-07-20 06:45:22+00:00,challenges-ShahHarsh2711 created by GitHub Classroom,0,vyomasystems-lab/challenges-ShahHarsh2711,515865654,Verilog,challenges-ShahHarsh2711,27,0,2022-08-22 15:58:12+00:00,[],
548,https://github.com/vyomasystems-lab/challenges-MANoj7755163.git,2022-07-20 06:31:21+00:00,challenges-MANoj7755163 created by GitHub Classroom,0,vyomasystems-lab/challenges-MANoj7755163,515861732,Verilog,challenges-MANoj7755163,27,0,2022-08-22 15:57:49+00:00,[],
549,https://github.com/vyomasystems-lab/challenges-sandeep1404.git,2022-07-20 06:03:08+00:00,challenges-sandeep1404 created by GitHub Classroom,0,vyomasystems-lab/challenges-sandeep1404,515853842,Verilog,challenges-sandeep1404,28,0,2022-08-22 15:57:28+00:00,[],
550,https://github.com/vyomasystems-lab/challenges-anand2016.git,2022-07-20 05:56:16+00:00,challenges-anand2016 created by GitHub Classroom,0,vyomasystems-lab/challenges-anand2016,515852033,Verilog,challenges-anand2016,27,0,2022-08-22 15:57:13+00:00,[],
551,https://github.com/GrigoryYar/hdl_lib.git,2022-07-10 15:48:13+00:00,,0,GrigoryYar/hdl_lib,512474767,Verilog,hdl_lib,6,0,2022-07-11 14:57:39+00:00,[],None
552,https://github.com/AdityaVardhan2002/digital-locker.git,2022-07-12 07:47:08+00:00,,0,AdityaVardhan2002/digital-locker,513047645,Verilog,digital-locker,3,0,2022-07-12 08:04:13+00:00,[],None
553,https://github.com/TejasBN28/iiitb_gc.git,2022-07-27 04:15:57+00:00,Physical Design of a gray counter implemented with skywater 130 pdk,2,TejasBN28/iiitb_gc,518305937,Verilog,iiitb_gc,16666,0,2022-07-27 04:33:35+00:00,[],https://api.github.com/licenses/mit
554,https://github.com/Riteshlalwani/iiitb_lfsr.git,2022-07-27 04:14:43+00:00,lfsr for random number generation,1,Riteshlalwani/iiitb_lfsr,518305690,Verilog,iiitb_lfsr,5141,0,2022-07-29 16:30:41+00:00,[],https://api.github.com/licenses/mit
555,https://github.com/vyomasystems-lab/challenges-Jeenang.git,2022-07-25 14:40:25+00:00,challenges-Jeenang created by GitHub Classroom,0,vyomasystems-lab/challenges-Jeenang,517703096,Verilog,challenges-Jeenang,151,0,2022-08-22 16:01:16+00:00,[],
556,https://github.com/vyomasystems-lab/challenges-jitendrasb24.git,2022-07-26 08:57:54+00:00,challenges-jitendrasb24 created by GitHub Classroom,0,vyomasystems-lab/challenges-jitendrasb24,517985927,Verilog,challenges-jitendrasb24,27,0,2022-08-22 16:01:20+00:00,[],
557,https://github.com/yash-jangra/Hexadecimal-Keypad-Scanner-in-Verilog.git,2022-07-26 08:31:05+00:00,"Keypad scanners are used to enter data manually in digital telephones, computer keyboards and other digital systems. Telephones have a decimal keypad, and computer keyboards usually have a hexadecimal keypad. A keypad scanner responds to a pressed key and forms a code that uniquely identifies the key that is pressed.",0,yash-jangra/Hexadecimal-Keypad-Scanner-in-Verilog,517977420,Verilog,Hexadecimal-Keypad-Scanner-in-Verilog,10,0,2022-07-27 02:12:45+00:00,[],None
558,https://github.com/S-E-N-S-O-H-A-M/Synchronous-Single-Port-SRAM-.git,2022-07-26 04:57:25+00:00,,0,S-E-N-S-O-H-A-M/Synchronous-Single-Port-SRAM-,517918315,Verilog,Synchronous-Single-Port-SRAM-,135,0,2022-07-26 05:11:14+00:00,[],https://api.github.com/licenses/apache-2.0
559,https://github.com/Mayar-ElShentenawy/4-bit-adder.git,2022-07-22 01:34:45+00:00,,0,Mayar-ElShentenawy/4-bit-adder,516572326,Verilog,4-bit-adder,0,0,2022-07-22 01:35:22+00:00,[],None
560,https://github.com/vyomasystems-lab/challenges-Akhilesh2709.git,2022-07-22 01:19:31+00:00,challenges-Akhilesh2709 created by GitHub Classroom,0,vyomasystems-lab/challenges-Akhilesh2709,516569339,Verilog,challenges-Akhilesh2709,45,0,2022-08-22 16:00:28+00:00,[],
561,https://github.com/RiannaSantivong/DecimalNumber.git,2022-07-22 03:03:18+00:00,,0,RiannaSantivong/DecimalNumber,516591131,Verilog,DecimalNumber,1,0,2022-07-22 03:47:20+00:00,[],None
562,https://github.com/vyomasystems-lab/challenges-lalith0903.git,2022-07-23 09:43:51+00:00,challenges-lalith0903 created by GitHub Classroom,0,vyomasystems-lab/challenges-lalith0903,517017254,Verilog,challenges-lalith0903,33,0,2022-08-22 16:00:53+00:00,[],
563,https://github.com/mattvenn/wrapped_rgb_mixer_mpw7.git,2022-07-22 13:02:16+00:00,,0,mattvenn/wrapped_rgb_mixer_mpw7,516752480,Verilog,wrapped_rgb_mixer_mpw7,3374,0,2022-07-22 13:02:21+00:00,[],https://api.github.com/licenses/apache-2.0
564,https://github.com/vyomasystems-lab/challenges-abhinandann.git,2022-07-23 07:29:21+00:00,challenges-abhinandann created by GitHub Classroom,0,vyomasystems-lab/challenges-abhinandann,516989210,Verilog,challenges-abhinandann,27,0,2022-08-22 16:00:52+00:00,[],
565,https://github.com/eyesee-designer/ldo_1v.git,2022-07-23 09:34:01+00:00,,0,eyesee-designer/ldo_1v,517015168,Verilog,ldo_1v,2229,0,2022-07-23 09:34:14+00:00,[],https://api.github.com/licenses/apache-2.0
566,https://github.com/AbrarShaikh/2D-Convolutuion-using-Verilog.git,2022-07-19 13:37:22+00:00,,0,AbrarShaikh/2D-Convolutuion-using-Verilog,515600031,Verilog,2D-Convolutuion-using-Verilog,19,0,2022-07-19 13:41:25+00:00,[],None
567,https://github.com/LAHARIYADLA/SUDOKU-SOLVER.git,2022-07-10 17:13:35+00:00,,0,LAHARIYADLA/SUDOKU-SOLVER,512493748,Verilog,SUDOKU-SOLVER,8,0,2022-07-10 17:14:35+00:00,[],None
568,https://github.com/PuttaSravankumarReddy/Verilog-Sudoku-Solver.git,2022-07-11 05:57:49+00:00,,0,PuttaSravankumarReddy/Verilog-Sudoku-Solver,512633818,Verilog,Verilog-Sudoku-Solver,2722,0,2022-07-11 06:18:15+00:00,[],None
569,https://github.com/RIOSMPW/PicoRioCPU2641300.git,2022-07-11 07:30:53+00:00,PicoRio2 CPU MPW,1,RIOSMPW/PicoRioCPU2641300,512658088,Verilog,PicoRioCPU2641300,45869,0,2022-07-11 07:31:05+00:00,[],https://api.github.com/licenses/apache-2.0
570,https://github.com/sanyukta18/Computer_Organisation_Theory_Lab.git,2022-07-14 08:16:04+00:00,,0,sanyukta18/Computer_Organisation_Theory_Lab,513816152,Verilog,Computer_Organisation_Theory_Lab,9996,0,2022-07-14 08:24:51+00:00,[],None
571,https://github.com/vn218/oelp_opsga.git,2022-07-19 12:56:52+00:00,,0,vn218/oelp_opsga,515585425,Verilog,oelp_opsga,30,0,2023-05-10 09:52:07+00:00,[],None
572,https://github.com/vyomasystems-lab/challenges-84-py.git,2022-07-20 11:21:53+00:00,challenges-84-py created by GitHub Classroom,0,vyomasystems-lab/challenges-84-py,515951942,Verilog,challenges-84-py,27,0,2022-08-22 15:59:08+00:00,[],
573,https://github.com/vyomasystems-lab/challenges-Ch672-h.git,2022-07-20 11:38:38+00:00,challenges-Ch672-h created by GitHub Classroom,0,vyomasystems-lab/challenges-Ch672-h,515956966,Verilog,challenges-Ch672-h,27,0,2022-08-22 15:59:22+00:00,[],
574,https://github.com/vyomasystems-lab/challenges-dnyanrajpawar.git,2022-07-20 11:33:43+00:00,challenges-dnyanrajpawar created by GitHub Classroom,0,vyomasystems-lab/challenges-dnyanrajpawar,515955549,Verilog,challenges-dnyanrajpawar,31,0,2022-08-22 15:59:17+00:00,[],
575,https://github.com/vyomasystems-lab/challenges-avishekchoudhary.git,2022-07-20 11:34:00+00:00,challenges-avishekchoudhary created by GitHub Classroom,0,vyomasystems-lab/challenges-avishekchoudhary,515955628,Verilog,challenges-avishekchoudhary,169,0,2022-08-22 15:59:18+00:00,[],
576,https://github.com/black-pigeon/dsp_module.git,2022-07-19 06:04:07+00:00,some basic dsp module for myself,0,black-pigeon/dsp_module,515455663,Verilog,dsp_module,1042,0,2022-11-08 02:55:16+00:00,[],https://api.github.com/licenses/gpl-3.0
577,https://github.com/LakshmiNeha-03/CTB-Hackathon.git,2022-07-19 05:21:43+00:00,,0,LakshmiNeha-03/CTB-Hackathon,515445239,Verilog,CTB-Hackathon,40,0,2022-07-19 05:27:11+00:00,[],https://api.github.com/licenses/mit
578,https://github.com/isEliteRaakesh/BCDtoExcess-3-sequential-NAND.git,2022-07-19 18:47:44+00:00,All the project files that were used in the Hackathon,0,isEliteRaakesh/BCDtoExcess-3-sequential-NAND,515704782,Verilog,BCDtoExcess-3-sequential-NAND,7,0,2022-07-19 18:51:33+00:00,[],https://api.github.com/licenses/apache-2.0
579,https://github.com/suvankarpioneer/Mealy-Zero-Detector.git,2022-07-19 13:09:15+00:00,,0,suvankarpioneer/Mealy-Zero-Detector,515589800,Verilog,Mealy-Zero-Detector,16,0,2022-07-19 13:13:30+00:00,[],https://api.github.com/licenses/gpl-3.0
580,https://github.com/Susmith-das/Adjustable-Clock-Frequency-Divider.git,2022-07-19 14:13:00+00:00,"Design of a clock frequency divider by N, where is N is any positive integer ",0,Susmith-das/Adjustable-Clock-Frequency-Divider,515613199,Verilog,Adjustable-Clock-Frequency-Divider,4,0,2022-07-19 14:17:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
581,https://github.com/Sansriti-Shreya/FIFO_16x8.git,2022-07-19 09:44:26+00:00,,0,Sansriti-Shreya/FIFO_16x8,515524111,Verilog,FIFO_16x8,77,0,2022-08-06 11:19:38+00:00,[],https://api.github.com/licenses/mit
582,https://github.com/edmondium/verilog.git,2022-07-21 10:57:00+00:00,,0,edmondium/verilog,516334005,Verilog,verilog,45,0,2022-07-21 10:57:07+00:00,[],None
583,https://github.com/vyomasystems-lab/challenges-replica455.git,2022-07-21 05:12:43+00:00,challenges-replica455 created by GitHub Classroom,0,vyomasystems-lab/challenges-replica455,516233055,Verilog,challenges-replica455,139,0,2022-08-22 16:00:05+00:00,[],
584,https://github.com/becoollll/Digital-Logic-Disign-Lab.git,2022-07-26 08:58:11+00:00,,0,becoollll/Digital-Logic-Disign-Lab,517986036,Verilog,Digital-Logic-Disign-Lab,2,0,2022-07-26 09:03:17+00:00,[],None
585,https://github.com/NguyenTanThien/Dog-recognition-using-CNN-on-hardware.git,2022-07-10 13:57:44+00:00,,0,NguyenTanThien/Dog-recognition-using-CNN-on-hardware,512448886,Verilog,Dog-recognition-using-CNN-on-hardware,53957,0,2022-07-10 14:20:22+00:00,[],None
586,https://github.com/LabIVUFBA/Integracao.git,2022-07-12 17:06:09+00:00,Tentativa de integra√ß√£o entre o Edge Detector e os m√≥dulos da Transformada Hough.,0,LabIVUFBA/Integracao,513227012,Verilog,Integracao,49457,0,2022-07-12 20:53:34+00:00,[],None
587,https://github.com/Schwalbe262/ECE_exp2.git,2022-07-12 12:11:45+00:00,ÏÑúÏö∏ÏãúÎ¶ΩÎåÄÌïôÍµê Ï†ÑÏûêÏ†ÑÍ∏∞Ïª¥Ìì®ÌÑ∞Í≥µÌïôÎ∂Ä Ï†ÑÏ†ÑÏÑ§2 Í≥ºÎ™©,0,Schwalbe262/ECE_exp2,513127935,Verilog,ECE_exp2,538,0,2022-09-20 07:16:07+00:00,[],None
588,https://github.com/Shivanagender123/RISC-Processor.git,2022-07-13 06:57:25+00:00,4 stage RISC processor with minimal operations in ALU.,0,Shivanagender123/RISC-Processor,513413955,Verilog,RISC-Processor,72,0,2022-07-17 05:01:01+00:00,[],None
589,https://github.com/vyomasystems-lab/challenges-Nalinkumar2002.git,2022-07-13 11:18:16+00:00,challenges-Nalinkumar2002 created by GitHub Classroom,0,vyomasystems-lab/challenges-Nalinkumar2002,513491274,Verilog,challenges-Nalinkumar2002,1435,0,2022-08-22 15:57:07+00:00,[],
590,https://github.com/Bianca66/PipelineCore.git,2022-07-13 21:06:35+00:00,,0,Bianca66/PipelineCore,513671281,Verilog,PipelineCore,79,0,2022-07-13 21:16:04+00:00,[],None
591,https://github.com/KunalS-2001/Neural-Network-Implementation-on-an-FPGA.git,2022-07-26 07:11:10+00:00,,0,KunalS-2001/Neural-Network-Implementation-on-an-FPGA,517952786,Verilog,Neural-Network-Implementation-on-an-FPGA,35,0,2022-07-26 07:12:48+00:00,[],None
592,https://github.com/vyomasystems-lab/challenges-amruthavp.git,2022-07-26 17:33:35+00:00,challenges-amruthavp created by GitHub Classroom,0,vyomasystems-lab/challenges-amruthavp,518157887,Verilog,challenges-amruthavp,74,0,2022-08-22 16:01:21+00:00,[],https://api.github.com/licenses/gpl-3.0
593,https://github.com/khainq21/ET5020.git,2022-07-26 17:20:49+00:00,,0,khainq21/ET5020,518153718,Verilog,ET5020,16267,0,2022-07-26 17:27:17+00:00,[],None
594,https://github.com/vyomasystems-lab/challenges-Malathi-Sree.git,2022-07-20 06:50:34+00:00,challenges-Malathi-Sree created by GitHub Classroom,0,vyomasystems-lab/challenges-Malathi-Sree,515867135,Verilog,challenges-Malathi-Sree,27,0,2022-08-22 15:58:12+00:00,[],
595,https://github.com/vyomasystems-lab/challenges-aryasubh.git,2022-07-20 07:07:57+00:00,challenges-aryasubh created by GitHub Classroom,0,vyomasystems-lab/challenges-aryasubh,515872328,Verilog,challenges-aryasubh,27,0,2022-08-22 15:58:12+00:00,[],
596,https://github.com/vyomasystems-lab/challenges-runalpanja.git,2022-07-20 07:17:24+00:00,challenges-runalpanja created by GitHub Classroom,0,vyomasystems-lab/challenges-runalpanja,515875021,Verilog,challenges-runalpanja,28,0,2022-08-22 15:58:15+00:00,[],
597,https://github.com/vyomasystems-lab/challenges-Durga-Praveen-devarapalli.git,2022-07-20 08:02:42+00:00,challenges-Durga-Praveen-devarapalli created by GitHub Classroom,0,vyomasystems-lab/challenges-Durga-Praveen-devarapalli,515889059,Verilog,challenges-Durga-Praveen-devarapalli,28,0,2022-08-22 15:58:24+00:00,[],
598,https://github.com/vyomasystems-lab/challenges-AbhishekDas2000.git,2022-07-20 08:09:59+00:00,challenges-AbhishekDas2000 created by GitHub Classroom,0,vyomasystems-lab/challenges-AbhishekDas2000,515891251,Verilog,challenges-AbhishekDas2000,1998,0,2022-08-22 15:58:29+00:00,[],
599,https://github.com/vyomasystems-lab/challenges-patelshubham26.git,2022-07-20 15:30:59+00:00,challenges-patelshubham26 created by GitHub Classroom,0,vyomasystems-lab/challenges-patelshubham26,516037228,Verilog,challenges-patelshubham26,27,0,2022-08-22 15:59:51+00:00,[],
600,https://github.com/vyomasystems-lab/challenges-shweta-sawant-2001.git,2022-07-21 10:03:35+00:00,challenges-shweta-sawant-2001 created by GitHub Classroom,0,vyomasystems-lab/challenges-shweta-sawant-2001,516317675,Verilog,challenges-shweta-sawant-2001,27,0,2022-08-22 16:00:12+00:00,[],
601,https://github.com/ganoliz/DigitalSystem.git,2022-07-16 09:46:23+00:00,Êï∏‰ΩçÁ≥ªÁµ±Ë®≠Ë®à&Êï∏‰ΩçÁ≥ªÁµ±Ë®≠Ë®àÂØ¶Áøí,0,ganoliz/DigitalSystem,514537661,Verilog,DigitalSystem,1894,0,2022-07-16 09:50:26+00:00,[],None
602,https://github.com/bjt19/CORDIC.git,2022-07-16 18:02:59+00:00,,0,bjt19/CORDIC,514650723,Verilog,CORDIC,2021,0,2022-07-16 18:08:12+00:00,[],None
603,https://github.com/vyomasystems-lab/challenges-MDVasu.git,2022-07-25 10:23:11+00:00,challenges-MDVasu created by GitHub Classroom,0,vyomasystems-lab/challenges-MDVasu,517617072,Verilog,challenges-MDVasu,32,0,2022-08-22 16:01:14+00:00,[],
604,https://github.com/ZPNMiaoHeng/OSCPU.git,2022-07-25 09:21:41+00:00,,0,ZPNMiaoHeng/OSCPU,517597753,Verilog,OSCPU,8071,0,2022-08-04 08:28:41+00:00,[],None
605,https://github.com/kilee92/Verilog.git,2022-07-18 12:30:11+00:00,Study,0,kilee92/Verilog,515175522,Verilog,Verilog,249,0,2022-07-18 12:31:09+00:00,[],None
606,https://github.com/vyomasystems-lab/challenges-aditya020602.git,2022-07-24 14:12:54+00:00,challenges-aditya020602 created by GitHub Classroom,0,vyomasystems-lab/challenges-aditya020602,517342385,Verilog,challenges-aditya020602,27,0,2022-08-22 16:01:07+00:00,[],
607,https://github.com/vyomasystems-lab/challenges-ctb-337.git,2022-07-24 13:17:45+00:00,challenges-ctb-337 created by GitHub Classroom,0,vyomasystems-lab/challenges-ctb-337,517329135,Verilog,challenges-ctb-337,74,0,2022-08-22 16:01:05+00:00,[],
608,https://github.com/sai-abhishek123/16-BIT-ALU-with-reversible-logic-gates.git,2022-07-22 00:54:48+00:00,,0,sai-abhishek123/16-BIT-ALU-with-reversible-logic-gates,516564683,Verilog,16-BIT-ALU-with-reversible-logic-gates,680,0,2024-02-16 06:52:49+00:00,[],None
609,https://github.com/sandeep1404/Elevator.git,2022-07-19 14:14:07+00:00,Capture the bug hackathon,0,sandeep1404/Elevator,515613617,Verilog,Elevator,931,0,2022-07-19 14:32:06+00:00,[],https://api.github.com/licenses/apache-2.0
610,https://github.com/vyomasystems-lab/challenges-tlk1303.git,2022-07-20 05:59:36+00:00,challenges-tlk1303 created by GitHub Classroom,0,vyomasystems-lab/challenges-tlk1303,515852865,Verilog,challenges-tlk1303,1334,0,2022-08-22 15:57:19+00:00,[],
611,https://github.com/vyomasystems-lab/challenges-iammak02.git,2022-07-20 06:37:24+00:00,challenges-iammak02 created by GitHub Classroom,0,vyomasystems-lab/challenges-iammak02,515863408,Verilog,challenges-iammak02,29,0,2022-08-22 15:57:53+00:00,[],
612,https://github.com/vyomasystems-lab/challenges-NAvi349.git,2022-07-20 06:01:22+00:00,challenges-NAvi349 created by GitHub Classroom,0,vyomasystems-lab/challenges-NAvi349,515853373,Verilog,challenges-NAvi349,1304,0,2022-08-22 15:57:23+00:00,[],
613,https://github.com/vyomasystems-lab/challenges-siddharne09.git,2022-07-20 13:40:19+00:00,challenges-siddharne09 created by GitHub Classroom,0,vyomasystems-lab/challenges-siddharne09,515997460,Verilog,challenges-siddharne09,27,0,2022-08-22 15:59:42+00:00,[],
614,https://github.com/anish1618/Sequce-Detector.git,2022-07-11 09:51:53+00:00,Sequence Detectors,0,anish1618/Sequce-Detector,512700761,Verilog,Sequce-Detector,12,0,2022-07-11 10:21:17+00:00,[],None
615,https://github.com/Johnmc104/open_usb1.1_device.git,2022-07-21 11:17:42+00:00,"from opencore, Including the controller and phy",0,Johnmc104/open_usb1.1_device,516340077,Verilog,open_usb1.1_device,59,0,2023-02-09 16:57:38+00:00,[],None
616,https://github.com/sjkay/digital-logic-design.git,2022-07-21 21:57:13+00:00,,0,sjkay/digital-logic-design,516532267,Verilog,digital-logic-design,20984,0,2022-07-21 21:59:23+00:00,[],None
617,https://github.com/hamidzehtab/32-bit-processor.git,2022-07-21 21:57:57+00:00,verilog MIPS computer architechture final,0,hamidzehtab/32-bit-processor,516532406,Verilog,32-bit-processor,6,0,2022-07-21 21:58:31+00:00,[],https://api.github.com/licenses/mit
618,https://github.com/Himanshu-Himan/Blink-LED-FPGA.git,2022-07-21 10:10:33+00:00,,0,Himanshu-Himan/Blink-LED-FPGA,516319828,Verilog,Blink-LED-FPGA,431,0,2022-07-21 10:11:53+00:00,[],None
619,https://github.com/govind04/32-bit-Brent-Kung-Adder.git,2022-07-26 20:18:11+00:00,,0,govind04/32-bit-Brent-Kung-Adder,518205179,Verilog,32-bit-Brent-Kung-Adder,1,0,2022-07-26 20:18:31+00:00,[],None
620,https://github.com/PabloJoseD/Proyecto-verilog.git,2022-07-27 02:23:36+00:00,,0,PabloJoseD/Proyecto-verilog,518281071,Verilog,Proyecto-verilog,24,0,2022-11-18 01:27:47+00:00,[],None
621,https://github.com/GabrielSiqueira1/AOC_MIPS-Unicycle-4bits.git,2022-07-27 01:32:54+00:00,Project for approval in Computer Organization and Architecture/Design,0,GabrielSiqueira1/AOC_MIPS-Unicycle-4bits,518269756,Verilog,AOC_MIPS-Unicycle-4bits,3918,0,2023-05-01 02:51:12+00:00,[],None
622,https://github.com/Hargen1/IC_Contest_2022.git,2022-07-22 08:57:41+00:00,,0,Hargen1/IC_Contest_2022,516680277,Verilog,IC_Contest_2022,996,0,2022-07-22 09:52:06+00:00,[],None
623,https://github.com/SukanyaMore/Pipeline_Processor.git,2022-07-22 08:37:08+00:00,,0,SukanyaMore/Pipeline_Processor,516673778,Verilog,Pipeline_Processor,6,0,2022-07-22 10:26:15+00:00,[],None
624,https://github.com/Adelsamir01/MIPS-processor.git,2022-07-22 15:03:43+00:00,,0,Adelsamir01/MIPS-processor,516792450,Verilog,MIPS-processor,757,0,2022-07-22 15:06:22+00:00,[],None
625,https://github.com/Hargen1/IC_Contest_2019.git,2022-07-14 09:41:57+00:00,,0,Hargen1/IC_Contest_2019,513842536,Verilog,IC_Contest_2019,1118,0,2022-07-14 09:44:12+00:00,[],None
626,https://github.com/Xilinxfans/Digital_clock.git,2022-07-14 12:37:47+00:00,Board chip:Altera FPGA EP4CE10F17C8 Function:digital clock ,0,Xilinxfans/Digital_clock,513895672,Verilog,Digital_clock,13,0,2022-07-14 12:39:34+00:00,[],None
627,https://github.com/TheRadDani/laboratorio-6-jarvis.git,2022-07-21 02:38:34+00:00,,0,TheRadDani/laboratorio-6-jarvis,516199789,Verilog,laboratorio-6-jarvis,58814,0,2022-07-21 02:38:40+00:00,[],None
628,https://github.com/vyomasystems-lab/challenges-tanay-das.git,2022-07-20 07:11:12+00:00,challenges-tanay-das created by GitHub Classroom,0,vyomasystems-lab/challenges-tanay-das,515873207,Verilog,challenges-tanay-das,63,0,2022-08-22 15:58:12+00:00,[],
629,https://github.com/vyomasystems-lab/challenges-greeshnad.git,2022-07-20 12:50:18+00:00,challenges-greeshnad created by GitHub Classroom,0,vyomasystems-lab/challenges-greeshnad,515980231,Verilog,challenges-greeshnad,1139,0,2022-08-22 15:59:34+00:00,[],
630,https://github.com/vyomasystems-lab/challenges-Lavanyaa10.git,2022-07-21 03:27:46+00:00,challenges-Lavanyaa10 created by GitHub Classroom,0,vyomasystems-lab/challenges-Lavanyaa10,516211036,Verilog,challenges-Lavanyaa10,27,0,2022-08-22 16:00:03+00:00,[],
631,https://github.com/Tanish-22/SIT-329-Task1.1.git,2022-07-22 10:51:27+00:00,,0,Tanish-22/SIT-329-Task1.1,516714522,Verilog,SIT-329-Task1.1,0,0,2022-07-22 10:53:01+00:00,[],None
632,https://github.com/vyomasystems-lab/challenges-adarsh-a11.git,2022-07-22 20:31:27+00:00,challenges-adarsh-a11 created by GitHub Classroom,0,vyomasystems-lab/challenges-adarsh-a11,516879395,Verilog,challenges-adarsh-a11,28,0,2022-08-22 16:00:46+00:00,[],
633,https://github.com/vyomasystems-lab/challenges-JayKaku.git,2022-07-20 12:19:52+00:00,challenges-JayKaku created by GitHub Classroom,0,vyomasystems-lab/challenges-JayKaku,515970062,Verilog,challenges-JayKaku,2347,0,2022-08-22 15:59:30+00:00,[],
634,https://github.com/vyomasystems-lab/challenges-RaviMugidi.git,2022-07-20 09:48:28+00:00,challenges-RaviMugidi created by GitHub Classroom,0,vyomasystems-lab/challenges-RaviMugidi,515923211,Verilog,challenges-RaviMugidi,72,0,2022-08-22 15:58:50+00:00,[],
635,https://github.com/vyomasystems-lab/challenges-ctb-332.git,2022-07-20 09:18:42+00:00,challenges-ctb-332 created by GitHub Classroom,0,vyomasystems-lab/challenges-ctb-332,515913278,Verilog,challenges-ctb-332,27,0,2022-08-22 15:58:44+00:00,[],
636,https://github.com/vyomasystems-lab/challenges-Tridib-Lochan-Dutta.git,2022-07-20 11:32:25+00:00,challenges-Tridib-Lochan-Dutta created by GitHub Classroom,0,vyomasystems-lab/challenges-Tridib-Lochan-Dutta,515955165,Verilog,challenges-Tridib-Lochan-Dutta,27,0,2022-08-22 15:59:16+00:00,[],
637,https://github.com/vyomasystems-lab/challenges-1906chandan.git,2022-07-20 11:23:17+00:00,challenges-1906chandan created by GitHub Classroom,0,vyomasystems-lab/challenges-1906chandan,515952382,Verilog,challenges-1906chandan,27,0,2022-08-22 15:59:10+00:00,[],
638,https://github.com/vyomasystems-lab/challenges-liki8.git,2022-07-20 11:35:53+00:00,challenges-liki8 created by GitHub Classroom,0,vyomasystems-lab/challenges-liki8,515956166,Verilog,challenges-liki8,27,0,2022-08-22 15:59:21+00:00,[],
639,https://github.com/BlackSeaArmadillos/RISC_Processor.git,2022-07-20 16:56:14+00:00,This is a simple Verilog implementation of a RISC processor,0,BlackSeaArmadillos/RISC_Processor,516064936,Verilog,RISC_Processor,149,0,2022-07-20 16:58:45+00:00,[],None
640,https://github.com/vyomasystems-lab/challenges-Prag02.git,2022-07-21 07:28:55+00:00,challenges-Prag02 created by GitHub Classroom,0,vyomasystems-lab/challenges-Prag02,516269794,Verilog,challenges-Prag02,27,0,2022-08-22 16:00:09+00:00,[],
641,https://github.com/vyomasystems-lab/challenges-ARohithReddy.git,2022-07-23 17:00:50+00:00,challenges-ARohithReddy created by GitHub Classroom,0,vyomasystems-lab/challenges-ARohithReddy,517115964,Verilog,challenges-ARohithReddy,45,0,2022-08-22 16:00:59+00:00,[],
642,https://github.com/vyomasystems-lab/challenges-lord-tarun.git,2022-07-23 19:07:44+00:00,challenges-lord-tarun created by GitHub Classroom,0,vyomasystems-lab/challenges-lord-tarun,517142943,Verilog,challenges-lord-tarun,27,0,2022-08-22 16:01:02+00:00,[],
643,https://github.com/vyomasystems-lab/challenges-Raghavi9860.git,2022-07-25 11:06:37+00:00,challenges-Raghavi9860 created by GitHub Classroom,0,vyomasystems-lab/challenges-Raghavi9860,517630686,Verilog,challenges-Raghavi9860,27,0,2022-08-22 16:01:15+00:00,[],
644,https://github.com/HarryMusketeer/Study-Verilog.git,2022-07-27 04:36:42+00:00,"Some self-projects about circuit design, digital system, synthesis.... using verilog language.",0,HarryMusketeer/Study-Verilog,518310136,Verilog,Study-Verilog,10,0,2022-11-02 15:30:14+00:00,[],None
645,https://github.com/2500404063/RISC-V32.git,2022-07-27 11:36:33+00:00,An easy implementation of RV32,0,2500404063/RISC-V32,518432376,Verilog,RISC-V32,6476,0,2022-07-27 11:39:07+00:00,[],None
646,https://github.com/lunarmobiscuit/verilog-65C24T8-fsm.git,2022-07-13 23:41:06+00:00,65C2402 with 8 threads,0,lunarmobiscuit/verilog-65C24T8-fsm,513701370,Verilog,verilog-65C24T8-fsm,78,0,2023-02-08 17:17:47+00:00,[],None
647,https://github.com/sbaddi06/32-bit-Floating-Point-Multiplier.git,2022-07-16 14:48:54+00:00,,0,sbaddi06/32-bit-Floating-Point-Multiplier,514605464,Verilog,32-bit-Floating-Point-Multiplier,1239,0,2022-07-16 14:56:15+00:00,[],None
648,https://github.com/Yesh1210/ALU.git,2022-07-17 05:51:04+00:00,,0,Yesh1210/ALU,514758517,Verilog,ALU,38,0,2022-07-23 06:27:38+00:00,[],https://api.github.com/licenses/gpl-3.0
649,https://github.com/s-berdia/Circuit-Development.git,2022-07-17 19:19:29+00:00,These files contain my pathway to learning to develop a complete microprocessor from scratch,0,s-berdia/Circuit-Development,514934912,Verilog,Circuit-Development,4339,0,2022-10-13 22:11:16+00:00,[],None
650,https://github.com/jy213/Battle_Plane_Game.git,2022-07-16 06:56:24+00:00,Year 2 Information Processing,0,jy213/Battle_Plane_Game,514503300,Verilog,Battle_Plane_Game,16537,0,2022-07-16 07:01:57+00:00,[],None
651,https://github.com/pragyan9/Traffic-control-System.git,2022-07-15 05:16:02+00:00,,0,pragyan9/Traffic-control-System,514142851,Verilog,Traffic-control-System,3,0,2022-07-15 05:19:12+00:00,[],None
652,https://github.com/PavanDheeraj/Stack_Design_CTB.git,2022-07-17 14:43:56+00:00,,0,PavanDheeraj/Stack_Design_CTB,514870224,Verilog,Stack_Design_CTB,4,0,2022-07-17 15:11:00+00:00,[],https://api.github.com/licenses/mit
653,https://github.com/Amreen-Kaur/bist.git,2022-07-18 12:33:53+00:00,,0,Amreen-Kaur/bist,515176892,Verilog,bist,115,0,2022-12-23 08:57:16+00:00,[],https://api.github.com/licenses/mit
654,https://github.com/AishikAnalogCKTdesign/DFF-using-2-1-MUX.git,2022-07-18 16:10:47+00:00,DFF and 2:1 MUX are the most common modules used in design . Lets break the gap between them,0,AishikAnalogCKTdesign/DFF-using-2-1-MUX,515255051,Verilog,DFF-using-2-1-MUX,6,0,2022-07-25 13:21:52+00:00,[],https://api.github.com/licenses/mit
655,https://github.com/limingy9/Sliding-Puzzle.git,2022-07-18 15:44:15+00:00,,0,limingy9/Sliding-Puzzle,515245706,Verilog,Sliding-Puzzle,833,0,2022-07-18 15:48:00+00:00,[],https://api.github.com/licenses/mit
656,https://github.com/nguyenhoangnhatquang2737/Dish_washer.git,2022-07-16 02:44:18+00:00,,0,nguyenhoangnhatquang2737/Dish_washer,514458790,Verilog,Dish_washer,8,0,2022-07-22 03:05:54+00:00,[],None
657,https://github.com/nitavlsi/HDLBits-problemsets.git,2022-07-12 13:30:11+00:00,,0,nitavlsi/HDLBits-problemsets,513154106,Verilog,HDLBits-problemsets,22,0,2022-07-12 15:23:21+00:00,[],None
658,https://github.com/vlade1998/Audio-Codec.git,2022-07-10 22:54:02+00:00,,0,vlade1998/Audio-Codec,512556526,Verilog,Audio-Codec,386,0,2023-02-03 12:34:02+00:00,[],None
659,https://github.com/AdityaVardhan2002/Car-Parking-System.git,2022-07-12 08:17:22+00:00,,0,AdityaVardhan2002/Car-Parking-System,513056794,Verilog,Car-Parking-System,3,0,2022-07-12 08:27:19+00:00,[],None
660,https://github.com/Alex99D205/Single-Cycle-Processor.git,2022-07-17 03:21:32+00:00,,0,Alex99D205/Single-Cycle-Processor,514736276,Verilog,Single-Cycle-Processor,1241,0,2022-07-17 03:23:26+00:00,[],None
661,https://github.com/minecraftdixit/RTC-.git,2022-07-17 14:51:44+00:00,To make Real Time  Clock using verilog ,0,minecraftdixit/RTC-,514872302,Verilog,RTC-,4,0,2022-07-17 15:25:59+00:00,[],None
662,https://github.com/Megus69/Tang-nano-9K-uart-test.git,2022-07-18 12:11:22+00:00,UART implementation for Tang Nano 9K,0,Megus69/Tang-nano-9K-uart-test,515169082,Verilog,Tang-nano-9K-uart-test,32,0,2022-07-18 12:34:15+00:00,[],None
663,https://github.com/vyomasystems-lab/challenges-Sandesh-Ideal.git,2022-07-20 13:10:04+00:00,challenges-Sandesh-Ideal created by GitHub Classroom,0,vyomasystems-lab/challenges-Sandesh-Ideal,515987020,Verilog,challenges-Sandesh-Ideal,27,0,2022-08-22 15:59:36+00:00,[],
664,https://github.com/vyomasystems-lab/challenges-subham9499.git,2022-07-21 01:23:53+00:00,challenges-subham9499 created by GitHub Classroom,0,vyomasystems-lab/challenges-subham9499,516183842,Verilog,challenges-subham9499,27,0,2022-08-22 16:00:02+00:00,[],
665,https://github.com/vyomasystems-lab/challenges-mzmdirfan.git,2022-07-21 12:24:15+00:00,challenges-mzmdirfan created by GitHub Classroom,0,vyomasystems-lab/challenges-mzmdirfan,516360849,Verilog,challenges-mzmdirfan,27,0,2022-08-22 16:00:18+00:00,[],
666,https://github.com/ZachWWalden/Banff.git,2022-07-21 04:45:56+00:00,Repository For Banff MicroArchitecture,0,ZachWWalden/Banff,516227437,Verilog,Banff,27,0,2023-02-16 01:02:41+00:00,[],https://api.github.com/licenses/gpl-3.0
667,https://github.com/cyber-panther/FPGA-Diaries.git,2022-07-21 07:07:13+00:00,,0,cyber-panther/FPGA-Diaries,516263202,Verilog,FPGA-Diaries,9066,0,2022-07-21 07:08:20+00:00,[],None
668,https://github.com/vyomasystems-lab/challenges-N-Nagamallishwar.git,2022-07-20 11:32:22+00:00,challenges-N-Nagamallishwar created by GitHub Classroom,0,vyomasystems-lab/challenges-N-Nagamallishwar,515955146,Verilog,challenges-N-Nagamallishwar,51,0,2022-08-22 15:59:16+00:00,[],
669,https://github.com/vyomasystems-lab/challenges-aakarshak-nandwani.git,2022-07-20 11:24:11+00:00,challenges-aakarshak-nandwani created by GitHub Classroom,0,vyomasystems-lab/challenges-aakarshak-nandwani,515952623,Verilog,challenges-aakarshak-nandwani,27,0,2022-08-22 15:59:11+00:00,[],
670,https://github.com/vyomasystems-lab/challenges-Devayanshu.git,2022-07-20 15:18:24+00:00,challenges-Devayanshu created by GitHub Classroom,0,vyomasystems-lab/challenges-Devayanshu,516032724,Verilog,challenges-Devayanshu,27,0,2022-08-22 15:59:48+00:00,[],
671,https://github.com/Preethi-Malyala/SoilMonitoringBot.git,2022-07-21 02:09:48+00:00,,0,Preethi-Malyala/SoilMonitoringBot,516193542,Verilog,SoilMonitoringBot,11464,0,2022-07-21 02:16:49+00:00,[],None
672,https://github.com/aditiangadi/FIFO_.git,2022-07-19 15:06:20+00:00,,0,aditiangadi/FIFO_,515633210,Verilog,FIFO_,142,0,2022-07-19 15:22:02+00:00,[],None
673,https://github.com/vyomasystems-lab/challenges-KeerthanaM15.git,2022-07-20 13:32:05+00:00,challenges-KeerthanaM15 created by GitHub Classroom,0,vyomasystems-lab/challenges-KeerthanaM15,515994609,Verilog,challenges-KeerthanaM15,39,0,2022-08-22 15:59:40+00:00,[],
674,https://github.com/ishaansethi/LFSR_32bit.git,2022-07-24 11:09:11+00:00,Simple implementation of a maximal-length 32bit LFSR,0,ishaansethi/LFSR_32bit,517300509,Verilog,LFSR_32bit,2,0,2022-07-24 11:11:34+00:00,[],None
675,https://github.com/Sarkar22/12-hour-clock.git,2022-07-24 17:36:30+00:00,A set of counters suitable to use as a 12-hour clock,0,Sarkar22/12-hour-clock,517393463,Verilog,12-hour-clock,55,0,2022-07-24 17:42:41+00:00,[],None
676,https://github.com/nicyyyy/FAST_Feature_Detect.git,2022-07-10 08:03:09+00:00,,0,nicyyyy/FAST_Feature_Detect,512378521,Verilog,FAST_Feature_Detect,831,0,2022-07-10 08:08:05+00:00,[],None
677,https://github.com/mohammadhasanloo/Digital-Logic-Design-Course-Projects.git,2022-07-13 20:08:57+00:00,,0,mohammadhasanloo/Digital-Logic-Design-Course-Projects,513657246,Verilog,Digital-Logic-Design-Course-Projects,1168,0,2022-07-13 20:40:46+00:00,[],None
678,https://github.com/Cymmek/AMBA_AXI.git,2022-07-14 08:45:15+00:00,,0,Cymmek/AMBA_AXI,513824946,Verilog,AMBA_AXI,2,0,2022-07-14 10:37:41+00:00,[],None
679,https://github.com/N-Nagamallishwar/Verilog-code-for-Multiplier.git,2022-07-19 15:43:44+00:00,Here the Verilog code in dataflow model for the multiplier block is given with testbench,0,N-Nagamallishwar/Verilog-code-for-Multiplier,515646879,Verilog,Verilog-code-for-Multiplier,9,0,2022-07-19 15:57:26+00:00,[],https://api.github.com/licenses/apache-2.0
680,https://github.com/singhiitmadras/Devide-by-4.5-counter.git,2022-07-19 06:14:10+00:00,Developed using verilog ,0,singhiitmadras/Devide-by-4.5-counter,515458360,Verilog,Devide-by-4.5-counter,78,0,2022-07-19 10:11:54+00:00,[],https://api.github.com/licenses/mit
681,https://github.com/medo720/fpga-prototyping-by-verilog-examples.git,2022-07-19 02:24:53+00:00,,0,medo720/fpga-prototyping-by-verilog-examples,515406710,Verilog,fpga-prototyping-by-verilog-examples,93,0,2022-07-20 02:25:59+00:00,[],None
682,https://github.com/Ziad-cyber/Washing_Machine_Controller.git,2022-07-23 09:48:31+00:00,,0,Ziad-cyber/Washing_Machine_Controller,517018215,Verilog,Washing_Machine_Controller,11,0,2022-07-23 09:59:19+00:00,[],None
683,https://github.com/semanuravsar/EE314-Term-Project.git,2022-07-23 16:31:08+00:00,,0,semanuravsar/EE314-Term-Project,517108995,Verilog,EE314-Term-Project,839,0,2022-07-23 17:17:47+00:00,[],None
684,https://github.com/vyomasystems-lab/challenges-vjkr.git,2022-07-23 03:39:51+00:00,challenges-vjkr created by GitHub Classroom,0,vyomasystems-lab/challenges-vjkr,516949359,Verilog,challenges-vjkr,270,0,2022-08-22 16:00:48+00:00,[],
685,https://github.com/mesaperry/1-Hz-CPU.git,2022-07-23 18:02:32+00:00,,0,mesaperry/1-Hz-CPU,517129569,Verilog,1-Hz-CPU,1252,0,2022-07-23 18:09:11+00:00,[],None
686,https://github.com/vyomasystems-lab/challenges-Amreen-Kaur.git,2022-07-22 12:24:29+00:00,challenges-Amreen-Kaur created by GitHub Classroom,0,vyomasystems-lab/challenges-Amreen-Kaur,516740905,Verilog,challenges-Amreen-Kaur,1579,0,2022-08-22 16:00:38+00:00,[],https://api.github.com/licenses/gpl-3.0
687,https://github.com/vyomasystems-lab/challenges-abk4vlsi.git,2022-07-22 17:18:32+00:00,challenges-abk4vlsi created by GitHub Classroom,0,vyomasystems-lab/challenges-abk4vlsi,516832007,Verilog,challenges-abk4vlsi,33,0,2022-08-22 16:00:43+00:00,[],
688,https://github.com/vyomasystems-lab/challenges-bhavya9302.git,2022-07-22 17:41:59+00:00,challenges-bhavya9302 created by GitHub Classroom,0,vyomasystems-lab/challenges-bhavya9302,516838416,Verilog,challenges-bhavya9302,27,0,2022-08-22 16:00:44+00:00,[],
689,https://github.com/vyomasystems-lab/challenges-athirakumar1998.git,2022-07-21 09:33:57+00:00,challenges-athirakumar1998 created by GitHub Classroom,0,vyomasystems-lab/challenges-athirakumar1998,516308541,Verilog,challenges-athirakumar1998,27,0,2022-08-22 16:00:11+00:00,[],
690,https://github.com/D-Hank/UCAS-Computer-Architecture.git,2022-07-21 09:10:23+00:00,A repository for Computer Architecture lab in UCAS,0,D-Hank/UCAS-Computer-Architecture,516300960,Verilog,UCAS-Computer-Architecture,2481,0,2022-07-21 09:17:06+00:00,[],None
691,https://github.com/vyomasystems-lab/challenges-Devipriya1921.git,2022-07-21 10:14:26+00:00,challenges-Devipriya1921 created by GitHub Classroom,1,vyomasystems-lab/challenges-Devipriya1921,516321054,Verilog,challenges-Devipriya1921,142,0,2022-08-22 16:00:13+00:00,[],
692,https://github.com/aa940249tw/AAML2022.git,2022-07-21 09:58:43+00:00,,0,aa940249tw/AAML2022,516316088,Verilog,AAML2022,10,0,2022-07-21 09:59:46+00:00,[],None
693,https://github.com/dhruvagar/FPGA-Based-VGA-monitor-and-inputting-data-through-UART-protocal.git,2022-07-22 06:27:57+00:00,,0,dhruvagar/FPGA-Based-VGA-monitor-and-inputting-data-through-UART-protocal,516636427,Verilog,FPGA-Based-VGA-monitor-and-inputting-data-through-UART-protocal,9,0,2022-07-22 06:39:15+00:00,[],None
694,https://github.com/vyomasystems-lab/challenges-DABAKARNAV.git,2022-07-20 06:17:10+00:00,challenges-DABAKARNAV created by GitHub Classroom,0,vyomasystems-lab/challenges-DABAKARNAV,515857725,Verilog,challenges-DABAKARNAV,40,0,2022-08-22 15:57:40+00:00,[],
695,https://github.com/vyomasystems-lab/challenges-DjSPIT.git,2022-07-20 05:57:55+00:00,challenges-DjSPIT created by GitHub Classroom,0,vyomasystems-lab/challenges-DjSPIT,515852468,Verilog,challenges-DjSPIT,28,0,2022-08-22 15:57:18+00:00,[],
696,https://github.com/vyomasystems-lab/challenges-Paulamip.git,2022-07-20 06:01:33+00:00,challenges-Paulamip created by GitHub Classroom,0,vyomasystems-lab/challenges-Paulamip,515853422,Verilog,challenges-Paulamip,27,0,2022-08-22 15:57:24+00:00,[],
697,https://github.com/vyomasystems-lab/challenges-aditisingh28.git,2022-07-20 08:26:51+00:00,challenges-aditisingh28 created by GitHub Classroom,0,vyomasystems-lab/challenges-aditisingh28,515896630,Verilog,challenges-aditisingh28,27,0,2022-08-22 15:58:32+00:00,[],
698,https://github.com/vyomasystems-lab/challenges-jugghead.git,2022-07-25 22:08:55+00:00,challenges-jugghead created by GitHub Classroom,0,vyomasystems-lab/challenges-jugghead,517834651,Verilog,challenges-jugghead,27,0,2022-08-22 16:01:18+00:00,[],
699,https://github.com/PepegaMagnum/DiscreteFourierTransform.git,2022-07-27 21:49:59+00:00,,0,PepegaMagnum/DiscreteFourierTransform,518620872,Verilog,DiscreteFourierTransform,6196,0,2022-07-27 21:52:07+00:00,[],None
700,https://github.com/vyomasystems-lab/challenges-Rahulpendor.git,2022-07-27 14:05:06+00:00,challenges-Rahulpendor created by GitHub Classroom,0,vyomasystems-lab/challenges-Rahulpendor,518483192,Verilog,challenges-Rahulpendor,27,0,2022-08-22 16:01:27+00:00,[],
701,https://github.com/RexCYJ/4x4MIMO_detector_VerilogCode.git,2022-07-27 03:53:42+00:00,Verilog of the MIMO detector,0,RexCYJ/4x4MIMO_detector_VerilogCode,518301214,Verilog,4x4MIMO_detector_VerilogCode,60,0,2022-07-27 03:59:50+00:00,[],None
702,https://github.com/operiolloid/verilog.git,2022-07-22 07:32:25+00:00,,0,operiolloid/verilog,516654579,Verilog,verilog,43,0,2022-08-24 07:53:12+00:00,[],None
703,https://github.com/nan3037/SIT329-FPGA.git,2022-07-22 05:08:31+00:00,,0,nan3037/SIT329-FPGA,516617563,Verilog,SIT329-FPGA,4,0,2022-07-22 13:21:04+00:00,[],None
704,https://github.com/vyomasystems-lab/challenges-Mustafa-abdelhamid.git,2022-07-26 12:19:11+00:00,challenges-Mustafa-abdelhamid created by GitHub Classroom,0,vyomasystems-lab/challenges-Mustafa-abdelhamid,518049095,Verilog,challenges-Mustafa-abdelhamid,79,0,2022-08-22 16:01:21+00:00,[],
705,https://github.com/Iankimzz/Iankimzz.git,2022-07-15 03:54:26+00:00,Config files for my GitHub profile.,0,Iankimzz/Iankimzz,514127000,Verilog,Iankimzz,5,0,2022-07-27 14:48:41+00:00,"['config', 'github-config']",None
706,https://github.com/Pablo321123/Processador_nRisc_8bits.git,2022-07-11 01:02:45+00:00,Projeto do processador nRisc para execu√ß√£o de um programa que determina o maior elemento em um vetor,0,Pablo321123/Processador_nRisc_8bits,512575511,Verilog,Processador_nRisc_8bits,7,0,2022-07-11 01:05:00+00:00,[],None
707,https://github.com/snowman0935/MIPS_Verilog.git,2022-07-11 09:51:56+00:00,non-pipelined MIPS processor which will take as input- the instruction codes for an N factorial program and produces the necessary output,0,snowman0935/MIPS_Verilog,512700783,Verilog,MIPS_Verilog,625,0,2022-07-11 09:52:46+00:00,[],https://api.github.com/licenses/apache-2.0
708,https://github.com/eazyistired/UART_TRANSMITTER.git,2022-07-16 15:30:05+00:00,a project developed during infineon-summer-school,0,eazyistired/UART_TRANSMITTER,514615831,Verilog,UART_TRANSMITTER,5,0,2022-09-12 20:20:52+00:00,[],None
709,https://github.com/noemiabril/Archie_MiSTer-Arrow_SoCKit.git,2022-07-11 08:55:56+00:00,Archie/Archimedes ported from MiSTer de10-nano is an experimental version for Arrow SoCKit,0,noemiabril/Archie_MiSTer-Arrow_SoCKit,512683499,Verilog,Archie_MiSTer-Arrow_SoCKit,3760,0,2022-07-11 08:56:03+00:00,[],None
710,https://github.com/thehughhefner/Arcade-Raizing_MiSTer.git,2022-07-26 12:29:29+00:00,"Bakraid, Batrider, Garegga, Kingdom Grandprix & Sorcer Striker MiSTer Cores",5,thehughhefner/Arcade-Raizing_MiSTer,518052525,,Arcade-Raizing_MiSTer,24434,0,2022-07-25 17:39:24+00:00,[],https://api.github.com/licenses/gpl-3.0
711,https://github.com/tmahlburg/mriscv.git,2022-07-10 20:53:46+00:00,"simple, modular rv32i implementation (WIP)",0,tmahlburg/mriscv,512537476,Verilog,mriscv,58,0,2022-09-02 15:17:49+00:00,"['risc-v', 'riscv', 'riscv32', 'rv32i', 'verilog', 'verilog-hdl']",None
712,https://github.com/WoodyChang21/Simple-RISC-Machine.git,2022-07-11 01:18:07+00:00,,0,WoodyChang21/Simple-RISC-Machine,512577992,Verilog,Simple-RISC-Machine,13,0,2022-07-11 01:18:53+00:00,[],None
713,https://github.com/boehmerst/caravel_microsimd.git,2022-07-11 20:08:17+00:00,,0,boehmerst/caravel_microsimd,512894677,Verilog,caravel_microsimd,56020,0,2022-07-11 20:46:59+00:00,[],https://api.github.com/licenses/apache-2.0
714,https://github.com/omkarkamat/FIFO-VERILOG.git,2022-07-15 19:03:10+00:00,Verilog code for Synchronous FIFO ,0,omkarkamat/FIFO-VERILOG,514376899,Verilog,FIFO-VERILOG,1,0,2022-07-15 19:12:06+00:00,[],None
715,https://github.com/vyomasystems-lab/challenges-rohitgaykhe06.git,2022-07-22 04:45:15+00:00,challenges-rohitgaykhe06 created by GitHub Classroom,0,vyomasystems-lab/challenges-rohitgaykhe06,516612787,Verilog,challenges-rohitgaykhe06,33,0,2022-08-22 16:00:30+00:00,[],
716,https://github.com/vyomasystems-lab/challenges-Haritha266.git,2022-07-22 09:41:09+00:00,challenges-Haritha266 created by GitHub Classroom,1,vyomasystems-lab/challenges-Haritha266,516693765,Verilog,challenges-Haritha266,77,0,2022-08-22 16:00:35+00:00,[],
717,https://github.com/Hagiwara-shc/marmot_asic_v2.git,2022-07-25 14:46:18+00:00,,0,Hagiwara-shc/marmot_asic_v2,517705285,Verilog,marmot_asic_v2,1669073,0,2022-07-25 14:58:38+00:00,[],https://api.github.com/licenses/apache-2.0
718,https://github.com/cdrlabs-waterloo/2022-07-22.git,2022-07-22 16:01:12+00:00,,0,cdrlabs-waterloo/2022-07-22,516809949,Verilog,2022-07-22,13,0,2022-07-22 16:09:34+00:00,[],https://api.github.com/licenses/mit
719,https://github.com/AdamC19/DE0_Nano_Func_Gen_SW.git,2022-07-24 05:55:26+00:00,Software for the DE0 Nano based function generator,0,AdamC19/DE0_Nano_Func_Gen_SW,517239653,Verilog,DE0_Nano_Func_Gen_SW,71,0,2022-07-24 06:01:27+00:00,[],https://api.github.com/licenses/mit
720,https://github.com/HarshadUgale5/DADDA_Mutiplier.git,2022-07-26 18:05:08+00:00,,0,HarshadUgale5/DADDA_Mutiplier,518167611,Verilog,DADDA_Mutiplier,96,0,2022-08-18 09:27:50+00:00,[],None
721,https://github.com/bbttko/PicoRV-TangNano9K.git,2022-07-26 10:01:36+00:00,PicoRV on Gowin TangNano9K,0,bbttko/PicoRV-TangNano9K,518006745,Verilog,PicoRV-TangNano9K,64,0,2022-09-07 06:24:49+00:00,['sipeed-tang-nano-9k'],https://api.github.com/licenses/gpl-3.0
722,https://github.com/vyomasystems-lab/challenges-Veeru819.git,2022-07-26 17:59:19+00:00,challenges-Veeru819 created by GitHub Classroom,0,vyomasystems-lab/challenges-Veeru819,518165827,Verilog,challenges-Veeru819,39,0,2022-08-22 16:01:22+00:00,[],
723,https://github.com/vyomasystems-lab/challenges-htrinath.git,2022-07-27 07:30:34+00:00,challenges-htrinath created by GitHub Classroom,0,vyomasystems-lab/challenges-htrinath,518354789,Verilog,challenges-htrinath,27,0,2022-08-22 16:01:26+00:00,[],
724,https://github.com/Lazarus-GS/FPGA-intro.git,2022-07-26 09:15:16+00:00,FPGA Introduction codes,0,Lazarus-GS/FPGA-intro,517991824,Verilog,FPGA-intro,11,0,2022-07-26 09:19:05+00:00,[],None
725,https://github.com/William0908/IC_Contest_2021.git,2022-07-13 15:05:03+00:00,,0,William0908/IC_Contest_2021,513566913,Verilog,IC_Contest_2021,1455,0,2022-07-14 09:43:35+00:00,[],None
726,https://github.com/Yikangz1/run_verilog_with_VCS.git,2022-07-14 01:33:44+00:00,this is a demo to show how to run verilog codes with VCS (send params into test in script),0,Yikangz1/run_verilog_with_VCS,513721810,Verilog,run_verilog_with_VCS,12,0,2022-07-14 01:45:57+00:00,[],None
727,https://github.com/vyomasystems-lab/challenges-glennfrey.git,2022-07-13 12:48:14+00:00,challenges-glennfrey created by GitHub Classroom,0,vyomasystems-lab/challenges-glennfrey,513518941,Verilog,challenges-glennfrey,27,0,2022-08-22 15:57:08+00:00,[],
728,https://github.com/emreissever/caravel_chip.git,2022-07-23 21:57:43+00:00,,0,emreissever/caravel_chip,517172472,Verilog,caravel_chip,51889,0,2022-07-23 22:20:50+00:00,[],https://api.github.com/licenses/apache-2.0
729,https://github.com/kemaldemirel1999/RISC-V-CPU-with-Verilog.git,2022-07-24 07:21:04+00:00,,0,kemaldemirel1999/RISC-V-CPU-with-Verilog,517254885,Verilog,RISC-V-CPU-with-Verilog,1,0,2022-07-24 07:21:35+00:00,[],None
730,https://github.com/zeinabmoawad/SPI-Interface.git,2022-07-25 00:20:03+00:00,,0,zeinabmoawad/SPI-Interface,517467721,Verilog,SPI-Interface,102,0,2023-01-28 21:16:27+00:00,[],None
731,https://github.com/tuannguyenhoang1911/Design-a-CPU-using-RISC-V-ISA-with-pipeline-and-branch-predictor-unit.git,2022-07-23 14:35:34+00:00,,0,tuannguyenhoang1911/Design-a-CPU-using-RISC-V-ISA-with-pipeline-and-branch-predictor-unit,517081383,Verilog,Design-a-CPU-using-RISC-V-ISA-with-pipeline-and-branch-predictor-unit,34,0,2022-07-23 14:57:00+00:00,[],None
732,https://github.com/ishaansethi/CORDIC_16bit.git,2022-07-24 11:10:37+00:00,CORDIC Algorithm to find Sine and Cosine of a angle,0,ishaansethi/CORDIC_16bit,517300826,Verilog,CORDIC_16bit,5,0,2022-07-24 11:33:14+00:00,[],None
733,https://github.com/AkiNya2021/FPGA_Project.git,2022-07-23 10:51:09+00:00,,0,AkiNya2021/FPGA_Project,517031174,Verilog,FPGA_Project,351,0,2022-07-23 10:58:35+00:00,[],https://api.github.com/licenses/apache-2.0
734,https://github.com/ShailjaNigam/Implementation-of-FIFO-Memory.git,2022-07-26 09:21:47+00:00,,0,ShailjaNigam/Implementation-of-FIFO-Memory,517993975,Verilog,Implementation-of-FIFO-Memory,7,0,2022-07-26 09:26:31+00:00,[],None
735,https://github.com/zahra-moradii/logic-circuit-project.git,2022-07-17 15:04:00+00:00,Final project of Logic circuit course in the university,0,zahra-moradii/logic-circuit-project,514875541,Verilog,logic-circuit-project,897,0,2022-07-17 15:04:55+00:00,[],None
736,https://github.com/vyomasystems-lab/challenges-Shivaprasd92.git,2022-07-20 06:46:46+00:00,challenges-Shivaprasd92 created by GitHub Classroom,0,vyomasystems-lab/challenges-Shivaprasd92,515866051,Verilog,challenges-Shivaprasd92,31,0,2022-08-22 15:58:12+00:00,[],
737,https://github.com/vyomasystems-lab/challenges-D4WN-9.git,2022-07-20 06:36:17+00:00,challenges-D4WN-9 created by GitHub Classroom,0,vyomasystems-lab/challenges-D4WN-9,515863086,Verilog,challenges-D4WN-9,457,0,2022-08-22 15:57:52+00:00,[],
738,https://github.com/vyomasystems-lab/challenges-9470018413.git,2022-07-20 06:41:25+00:00,challenges-9470018413 created by GitHub Classroom,0,vyomasystems-lab/challenges-9470018413,515864501,Verilog,challenges-9470018413,27,0,2022-08-22 15:58:12+00:00,[],
739,https://github.com/kartikeymishra2017/caravel_walkthrough.git,2022-07-20 12:51:59+00:00,,0,kartikeymishra2017/caravel_walkthrough,515980829,Verilog,caravel_walkthrough,51886,0,2022-07-20 13:04:48+00:00,[],https://api.github.com/licenses/apache-2.0
740,https://github.com/vyomasystems-lab/challenges-arka-23.git,2022-07-20 12:45:01+00:00,challenges-arka-23 created by GitHub Classroom,0,vyomasystems-lab/challenges-arka-23,515978439,Verilog,challenges-arka-23,119,0,2022-08-22 15:59:33+00:00,[],
741,https://github.com/vyomasystems-lab/challenges-Britheshkumar.git,2022-07-20 10:41:07+00:00,challenges-Britheshkumar created by GitHub Classroom,0,vyomasystems-lab/challenges-Britheshkumar,515939732,Verilog,challenges-Britheshkumar,27,0,2022-08-22 15:58:59+00:00,[],
742,https://github.com/vyomasystems-lab/challenges-KartikeshWasankar.git,2022-07-20 10:37:55+00:00,challenges-KartikeshWasankar created by GitHub Classroom,0,vyomasystems-lab/challenges-KartikeshWasankar,515938773,Verilog,challenges-KartikeshWasankar,27,0,2022-08-22 15:58:58+00:00,[],
743,https://github.com/vyomasystems-lab/challenges-meenalmohnani.git,2022-07-20 07:23:37+00:00,challenges-meenalmohnani created by GitHub Classroom,0,vyomasystems-lab/challenges-meenalmohnani,515876920,Verilog,challenges-meenalmohnani,28,0,2022-08-22 15:58:16+00:00,[],
744,https://github.com/AnkitMohantyy/Dual_Port_RAM.git,2022-07-20 18:49:10+00:00,,0,AnkitMohantyy/Dual_Port_RAM,516099352,Verilog,Dual_Port_RAM,2,0,2022-07-20 18:56:11+00:00,[],None
745,https://github.com/vyomasystems-lab/challenges-Mohamed1999777.git,2022-07-20 07:45:27+00:00,challenges-Mohamed1999777 created by GitHub Classroom,0,vyomasystems-lab/challenges-Mohamed1999777,515883800,Verilog,challenges-Mohamed1999777,64,0,2022-08-22 15:58:23+00:00,[],
746,https://github.com/vyomasystems-lab/challenges-kasyapmaddala.git,2022-07-20 07:24:48+00:00,challenges-kasyapmaddala created by GitHub Classroom,0,vyomasystems-lab/challenges-kasyapmaddala,515877289,Verilog,challenges-kasyapmaddala,27,0,2022-08-22 15:58:17+00:00,[],
747,https://github.com/vyomasystems-lab/challenges-garv208.git,2022-07-20 10:34:37+00:00,challenges-garv208 created by GitHub Classroom,1,vyomasystems-lab/challenges-garv208,515937833,Verilog,challenges-garv208,98,0,2022-08-22 15:58:56+00:00,[],
748,https://github.com/drs285/Digital-Design-Lab.git,2022-07-14 12:40:08+00:00,Code files (Verilog) and lab reports of Digital Design course,0,drs285/Digital-Design-Lab,513896436,Verilog,Digital-Design-Lab,1939,0,2022-07-14 12:57:51+00:00,[],None
749,https://github.com/pramitpal/InputCaptureModule.git,2022-07-17 07:26:08+00:00,Input Capture module for microcontrollers in Verilog,0,pramitpal/InputCaptureModule,514775464,Verilog,InputCaptureModule,6,0,2022-07-18 14:09:12+00:00,[],https://api.github.com/licenses/bsd-3-clause
750,https://github.com/vyomasystems-lab/challenges-rajesh8125.git,2022-07-20 11:55:05+00:00,challenges-rajesh8125 created by GitHub Classroom,0,vyomasystems-lab/challenges-rajesh8125,515962136,Verilog,challenges-rajesh8125,27,0,2022-08-22 15:59:27+00:00,[],
751,https://github.com/vyomasystems-lab/challenges-neha3096.git,2022-07-20 11:37:59+00:00,challenges-neha3096 created by GitHub Classroom,0,vyomasystems-lab/challenges-neha3096,515956763,Verilog,challenges-neha3096,124,0,2022-08-22 15:59:21+00:00,[],
752,https://github.com/vyomasystems-lab/challenges-mhdnadeem.git,2022-07-20 11:34:35+00:00,challenges-mhdnadeem created by GitHub Classroom,0,vyomasystems-lab/challenges-mhdnadeem,515955772,Verilog,challenges-mhdnadeem,32,0,2022-08-22 15:59:19+00:00,[],
753,https://github.com/vyomasystems-lab/challenges-Gurubarankathirvel.git,2022-07-20 11:51:14+00:00,challenges-Gurubarankathirvel created by GitHub Classroom,0,vyomasystems-lab/challenges-Gurubarankathirvel,515960946,Verilog,challenges-Gurubarankathirvel,27,0,2022-08-22 15:59:24+00:00,[],
754,https://github.com/vyomasystems-lab/challenges-ILIKAMITRA.git,2022-07-20 11:51:22+00:00,challenges-ILIKAMITRA created by GitHub Classroom,0,vyomasystems-lab/challenges-ILIKAMITRA,515960997,Verilog,challenges-ILIKAMITRA,470,0,2022-08-22 15:59:25+00:00,[],
755,https://github.com/vyomasystems-lab/challenges-sidhantp1906.git,2022-07-20 12:33:42+00:00,challenges-sidhantp1906 created by GitHub Classroom,0,vyomasystems-lab/challenges-sidhantp1906,515974641,Verilog,challenges-sidhantp1906,3081,0,2022-08-22 15:59:30+00:00,[],
756,https://github.com/vyomasystems-lab/challenges-Rajlee3107.git,2022-07-21 17:53:44+00:00,challenges-Rajlee3107 created by GitHub Classroom,0,vyomasystems-lab/challenges-Rajlee3107,516470839,Verilog,challenges-Rajlee3107,27,0,2022-08-22 16:00:25+00:00,[],
757,https://github.com/divyasreeu/Circuit-Simulator.git,2022-07-21 06:14:54+00:00,Simulates a circuit in C by reading a text file containing a description of any circuit made with logic gates.,0,divyasreeu/Circuit-Simulator,516247843,Verilog,Circuit-Simulator,4,0,2022-07-21 06:18:35+00:00,[],None
758,https://github.com/vyomasystems-lab/challenges-devchadha-jmi.git,2022-07-21 15:17:47+00:00,challenges-devchadha-jmi created by GitHub Classroom,0,vyomasystems-lab/challenges-devchadha-jmi,516421977,Verilog,challenges-devchadha-jmi,27,0,2022-08-22 16:00:22+00:00,[],
759,https://github.com/JamesOngICL/IOT_Medusa-IO.git,2022-07-21 13:20:30+00:00,A multiplayer hardware compatible real time game similar to snake.io developed for Imperial College London year 2 information processing,0,JamesOngICL/IOT_Medusa-IO,516379940,Verilog,IOT_Medusa-IO,74645,0,2022-07-21 13:20:43+00:00,[],None
760,https://github.com/vyomasystems-lab/challenges-EngRaff92.git,2022-07-20 09:17:19+00:00,challenges-EngRaff92 created by GitHub Classroom,1,vyomasystems-lab/challenges-EngRaff92,515912813,Verilog,challenges-EngRaff92,460,0,2022-08-17 05:45:55+00:00,[],
761,https://github.com/vyomasystems-lab/challenges-Virender3320.git,2022-07-20 09:23:52+00:00,challenges-Virender3320 created by GitHub Classroom,0,vyomasystems-lab/challenges-Virender3320,515914912,Verilog,challenges-Virender3320,27,0,2022-08-22 15:58:45+00:00,[],
762,https://github.com/vyomasystems-lab/challenges-Ravikumar0901.git,2022-07-20 14:07:16+00:00,challenges-Ravikumar0901 created by GitHub Classroom,0,vyomasystems-lab/challenges-Ravikumar0901,516007151,Verilog,challenges-Ravikumar0901,115,0,2022-08-22 15:59:44+00:00,[],
763,https://github.com/zumahun/sobel_filter.git,2022-07-19 12:33:28+00:00,,0,zumahun/sobel_filter,515577413,Verilog,sobel_filter,1252,0,2022-07-19 12:34:12+00:00,[],None
764,https://github.com/srinivas1904code/Internship_vaman.git,2022-07-18 17:32:29+00:00,,0,srinivas1904code/Internship_vaman,515280949,Verilog,Internship_vaman,150,0,2022-07-18 17:39:50+00:00,[],None
765,https://github.com/Sidsahu4/Enhanced-8x8-Booth-Multiplier.git,2022-07-18 10:16:50+00:00,Enhanced the combinational circuit of conventional Booth multiplier by replacing some components of various blocks covered under it.,0,Sidsahu4/Enhanced-8x8-Booth-Multiplier,515133384,Verilog,Enhanced-8x8-Booth-Multiplier,26,0,2022-07-18 10:49:19+00:00,[],https://api.github.com/licenses/gpl-3.0
766,https://github.com/anushagh/verilog-divisible-by-3.git,2022-07-19 15:13:48+00:00,,0,anushagh/verilog-divisible-by-3,515636003,Verilog,verilog-divisible-by-3,2,0,2022-07-19 15:21:22+00:00,[],https://api.github.com/licenses/bsd-3-clause
767,https://github.com/JanithaVidunath/ProcessorDesign.git,2022-07-24 18:00:54+00:00,,0,JanithaVidunath/ProcessorDesign,517399089,Verilog,ProcessorDesign,1045,0,2022-07-24 18:16:51+00:00,[],None
768,https://github.com/LingfengOvO/Test_remote_git.git,2022-07-22 08:48:26+00:00,,0,LingfengOvO/Test_remote_git,516677281,Verilog,Test_remote_git,10,0,2022-07-22 08:56:24+00:00,[],None
769,https://github.com/tbedse12/64_tap_16_bit_FIR_filter.git,2022-07-21 20:08:54+00:00,A 64 tap 16 bit FIR filter design with IBM 130 nm technology ,0,tbedse12/64_tap_16_bit_FIR_filter,516508214,Verilog,64_tap_16_bit_FIR_filter,6953,0,2022-08-19 19:46:00+00:00,[],None
770,https://github.com/Lez-3f/EDP-UART.git,2022-07-22 09:52:42+00:00,simple project of course Electronic Design Project.,0,Lez-3f/EDP-UART,516697394,Verilog,EDP-UART,5158,0,2022-07-22 09:56:16+00:00,[],None
771,https://github.com/Navu1999/Verilog-mini-projects.git,2022-07-21 14:59:58+00:00,This is a project where I implemented full adder simulation and created a graph on modelsim.,0,Navu1999/Verilog-mini-projects,516415799,Verilog,Verilog-mini-projects,6,0,2022-07-21 15:13:19+00:00,[],https://api.github.com/licenses/apache-2.0
772,https://github.com/vyomasystems-lab/challenges-bhargav-vamshi.git,2022-07-22 11:20:24+00:00,challenges-bhargav-vamshi created by GitHub Classroom,0,vyomasystems-lab/challenges-bhargav-vamshi,516722782,Verilog,challenges-bhargav-vamshi,29,0,2022-08-22 16:00:36+00:00,[],
773,https://github.com/ghubk/FPGA-getting-started.git,2022-07-22 05:57:41+00:00,Blink codes,0,ghubk/FPGA-getting-started,516628617,Verilog,FPGA-getting-started,1,0,2022-07-22 05:59:41+00:00,[],None
774,https://github.com/jay-soggee/LearnVerilog.git,2022-07-27 02:20:36+00:00,,0,jay-soggee/LearnVerilog,518280418,Verilog,LearnVerilog,230,0,2022-07-27 02:32:20+00:00,[],None
775,https://github.com/RohitR1301/iiitb_brg.git,2022-07-27 04:22:49+00:00,,0,RohitR1301/iiitb_brg,518307298,Verilog,iiitb_brg,11688,0,2022-07-27 05:09:08+00:00,[],None
776,https://github.com/AmanP-IIITB/iiitb_jc.git,2022-07-27 04:22:36+00:00,it is used in hardware logic design to create complicated Finite states machine. ex: ASIC and FPGA design.,0,AmanP-IIITB/iiitb_jc,518307247,Verilog,iiitb_jc,2379,0,2022-07-27 13:44:09+00:00,[],https://api.github.com/licenses/mit
777,https://github.com/vyomasystems-lab/challenges-AbrarShaikh.git,2022-07-23 19:39:57+00:00,challenges-AbrarShaikh created by GitHub Classroom,0,vyomasystems-lab/challenges-AbrarShaikh,517149118,Verilog,challenges-AbrarShaikh,27,0,2022-08-22 16:01:03+00:00,[],
778,https://github.com/eyesee-designer/ldo_1v_130nm.git,2022-07-23 10:49:49+00:00,,0,eyesee-designer/ldo_1v_130nm,517030909,Verilog,ldo_1v_130nm,45841,0,2022-07-23 10:50:02+00:00,[],https://api.github.com/licenses/apache-2.0
779,https://github.com/vincentabraham/assembler-minimips.git,2022-07-23 02:26:18+00:00,An assembler for 10 MiniMIPS instructions designed using Verilog HDL,0,vincentabraham/assembler-minimips,516937461,Verilog,assembler-minimips,385,0,2022-07-23 02:43:52+00:00,[],None
780,https://github.com/Neginashi/FPGA_VGA.git,2022-07-25 07:42:56+00:00,400x300 VGA display based on FPGA,0,Neginashi/FPGA_VGA,517566520,Verilog,FPGA_VGA,29,0,2022-07-25 07:43:34+00:00,[],None
781,https://github.com/suryachandra949/hdlbits.git,2022-07-11 10:26:16+00:00,some Verilog codes,0,suryachandra949/hdlbits,512711005,Verilog,hdlbits,2,0,2022-07-11 10:31:53+00:00,[],None
782,https://github.com/binoy01/mpw7_test.git,2022-07-11 07:00:28+00:00,,0,binoy01/mpw7_test,512649487,Verilog,mpw7_test,67541,0,2022-08-19 11:30:39+00:00,[],https://api.github.com/licenses/apache-2.0
783,https://github.com/shally520/MIPS_CPU.git,2022-07-15 02:52:50+00:00,,0,shally520/MIPS_CPU,514114042,Verilog,MIPS_CPU,2139,0,2022-07-15 02:56:05+00:00,[],None
784,https://github.com/Jo3Zhou/PMOD_ACL2_IP_Joe.git,2022-07-15 22:23:35+00:00,PMOD_ACL2_IP_Joe,0,Jo3Zhou/PMOD_ACL2_IP_Joe,514419682,Verilog,PMOD_ACL2_IP_Joe,37,0,2022-07-15 22:23:59+00:00,[],None
785,https://github.com/annapetrosyaan/Python_scripts.git,2022-07-12 12:31:42+00:00,,0,annapetrosyaan/Python_scripts,513134335,Verilog,Python_scripts,471,0,2022-07-12 12:32:26+00:00,[],None
786,https://github.com/nihalgeorge01/conv_accel.git,2022-07-16 09:12:06+00:00,"Convolution Accelerator in Verilog, course project of EE2003 Computer Organisation",0,nihalgeorge01/conv_accel,514530669,Verilog,conv_accel,344,0,2022-08-22 18:18:10+00:00,[],None
787,https://github.com/vyomasystems-lab/challenges-Eyantra698Sumanto.git,2022-07-13 09:48:22+00:00,challenges-Eyantra698Sumanto created by GitHub Classroom,0,vyomasystems-lab/challenges-Eyantra698Sumanto,513465409,Verilog,challenges-Eyantra698Sumanto,108,0,2022-08-22 15:57:05+00:00,[],
788,https://github.com/CarlosM96/Proyecto_INTEGRACION_POR_PARTES.git,2022-07-13 10:14:18+00:00,,0,CarlosM96/Proyecto_INTEGRACION_POR_PARTES,513473160,Verilog,Proyecto_INTEGRACION_POR_PARTES,98,0,2022-07-13 10:14:25+00:00,[],None
789,https://github.com/vyomasystems-lab/challenges-Rupesh5011.git,2022-07-20 06:02:20+00:00,challenges-Rupesh5011 created by GitHub Classroom,0,vyomasystems-lab/challenges-Rupesh5011,515853646,Verilog,challenges-Rupesh5011,27,0,2022-08-22 15:57:26+00:00,[],
790,https://github.com/vyomasystems-lab/challenges-VINUSH77.git,2022-07-20 09:15:55+00:00,challenges-VINUSH77 created by GitHub Classroom,0,vyomasystems-lab/challenges-VINUSH77,515912346,Verilog,challenges-VINUSH77,27,0,2022-08-22 15:58:42+00:00,[],
791,https://github.com/vyomasystems-lab/challenges-NaRaK-AK47.git,2022-07-20 08:49:25+00:00,challenges-NaRaK-AK47 created by GitHub Classroom,0,vyomasystems-lab/challenges-NaRaK-AK47,515903936,Verilog,challenges-NaRaK-AK47,74,0,2022-08-22 15:58:36+00:00,[],
792,https://github.com/vyomasystems-lab/challenges-SandeepIISc.git,2022-07-20 08:46:38+00:00,challenges-SandeepIISc created by GitHub Classroom,0,vyomasystems-lab/challenges-SandeepIISc,515902976,Verilog,challenges-SandeepIISc,27,0,2022-08-22 15:58:35+00:00,[],
793,https://github.com/zjwh2021/readCode.git,2022-07-20 02:58:28+00:00,atalanta,0,zjwh2021/readCode,515813242,Verilog,readCode,15004,0,2022-07-20 03:02:20+00:00,[],None
794,https://github.com/vyomasystems-lab/challenges-sps108.git,2022-07-20 07:34:46+00:00,challenges-sps108 created by GitHub Classroom,0,vyomasystems-lab/challenges-sps108,515880439,Verilog,challenges-sps108,27,0,2022-08-22 15:58:20+00:00,[],
795,https://github.com/AtaberkOKLU/ARM-Architecture.git,2022-07-20 08:07:17+00:00,ARM based Low Power MicroController Implementation on FPGA platforms using Verilog,0,AtaberkOKLU/ARM-Architecture,515890445,Verilog,ARM-Architecture,20432,0,2022-07-20 08:20:18+00:00,[],https://api.github.com/licenses/gpl-3.0
796,https://github.com/vyomasystems-lab/challenges-PankajNegi9776.git,2022-07-20 07:58:42+00:00,challenges-PankajNegi9776 created by GitHub Classroom,0,vyomasystems-lab/challenges-PankajNegi9776,515887805,Verilog,challenges-PankajNegi9776,27,0,2022-08-22 15:58:23+00:00,[],
797,https://github.com/jodansweenman/ECE540-Final-Project.git,2022-07-17 19:55:44+00:00,,0,jodansweenman/ECE540-Final-Project,514942134,Verilog,ECE540-Final-Project,12846,0,2022-07-17 20:04:46+00:00,[],None
798,https://github.com/vyomasystems-lab/challenges-tushar-wiz.git,2022-07-20 15:43:19+00:00,challenges-tushar-wiz created by GitHub Classroom,0,vyomasystems-lab/challenges-tushar-wiz,516041445,Verilog,challenges-tushar-wiz,58,0,2022-08-22 15:59:52+00:00,[],
799,https://github.com/vyomasystems-lab/challenges-tanujsindhwani1992.git,2022-07-20 11:28:26+00:00,challenges-tanujsindhwani1992 created by GitHub Classroom,0,vyomasystems-lab/challenges-tanujsindhwani1992,515953887,Verilog,challenges-tanujsindhwani1992,149,0,2022-08-22 15:59:14+00:00,[],
800,https://github.com/vyomasystems-lab/challenges-ThomasMJosline.git,2022-07-20 11:34:50+00:00,challenges-ThomasMJosline created by GitHub Classroom,1,vyomasystems-lab/challenges-ThomasMJosline,515955853,Verilog,challenges-ThomasMJosline,214,0,2022-08-22 15:59:20+00:00,[],
801,https://github.com/vyomasystems-lab/challenges-venkatakrishnara.git,2022-07-20 14:11:59+00:00,challenges-venkatakrishnara created by GitHub Classroom,0,vyomasystems-lab/challenges-venkatakrishnara,516008879,Verilog,challenges-venkatakrishnara,27,0,2022-08-22 15:59:45+00:00,[],
802,https://github.com/ireneann713/FunctionalNetlistingof-VSDBABYSoC.git,2022-07-20 15:03:40+00:00,,0,ireneann713/FunctionalNetlistingof-VSDBABYSoC,516027617,Verilog,FunctionalNetlistingof-VSDBABYSoC,137,0,2022-07-20 15:31:28+00:00,[],None
803,https://github.com/vyomasystems-lab/challenges-prathyushagandi.git,2022-07-20 07:33:36+00:00,challenges-prathyushagandi created by GitHub Classroom,0,vyomasystems-lab/challenges-prathyushagandi,515880081,Verilog,challenges-prathyushagandi,29,0,2022-08-22 15:58:19+00:00,[],
804,https://github.com/vyomasystems-lab/challenges-tejasmal56.git,2022-07-20 07:42:04+00:00,challenges-tejasmal56 created by GitHub Classroom,0,vyomasystems-lab/challenges-tejasmal56,515882731,Verilog,challenges-tejasmal56,31,0,2022-08-22 15:58:21+00:00,[],
805,https://github.com/vyomasystems-lab/challenges-Lavanya0485.git,2022-07-20 07:28:03+00:00,challenges-Lavanya0485 created by GitHub Classroom,0,vyomasystems-lab/challenges-Lavanya0485,515878308,Verilog,challenges-Lavanya0485,29,0,2022-08-22 15:58:18+00:00,[],
806,https://github.com/PatelVatsalB21/8_Bit_UART.git,2022-07-19 07:04:54+00:00,8 Bit UART designed using Verilog,0,PatelVatsalB21/8_Bit_UART,515473261,Verilog,8_Bit_UART,156,0,2022-07-19 12:37:44+00:00,[],https://api.github.com/licenses/apache-2.0
807,https://github.com/vyomasystems-lab/challenges-BALAKRISHNA-EPPILI.git,2022-07-20 18:29:49+00:00,challenges-BALAKRISHNA-EPPILI created by GitHub Classroom,0,vyomasystems-lab/challenges-BALAKRISHNA-EPPILI,516093789,Verilog,challenges-BALAKRISHNA-EPPILI,27,0,2022-08-22 15:59:56+00:00,[],
808,https://github.com/khajashaik2708/soduku.git,2022-07-11 15:53:46+00:00,soduku full house technique,0,khajashaik2708/soduku,512820122,Verilog,soduku,4,0,2022-07-11 15:54:45+00:00,[],None
809,https://github.com/luancarlosklein/ReconfigurableLogic_Course.git,2022-07-11 21:08:56+00:00,Reconfigurable Logic Course - UTFPR Curitiba - 2022,0,luancarlosklein/ReconfigurableLogic_Course,512909341,Verilog,ReconfigurableLogic_Course,19722,0,2022-07-11 21:17:43+00:00,[],None
810,https://github.com/Gurubarankathirvel/univ_shift_reg.git,2022-07-18 13:00:39+00:00,,0,Gurubarankathirvel/univ_shift_reg,515186003,Verilog,univ_shift_reg,13,0,2022-07-18 16:58:23+00:00,[],https://api.github.com/licenses/apache-2.0
811,https://github.com/Yash-Goklani/FIFO-16x8.git,2022-07-18 16:31:38+00:00,,0,Yash-Goklani/FIFO-16x8,515261881,Verilog,FIFO-16x8,1,0,2022-07-18 16:33:57+00:00,[],None
812,https://github.com/Sp1c4/SDR_SoC.git,2022-07-11 08:09:37+00:00,"Embedded SDR SoC for ""2022 China Integrated Circuit Competition, ARM CUP""",0,Sp1c4/SDR_SoC,512669357,Verilog,SDR_SoC,86665,0,2023-12-27 16:07:36+00:00,[],None
813,https://github.com/brunoflores/florence.git,2022-07-14 07:41:43+00:00,,0,brunoflores/florence,513806017,Verilog,florence,610,0,2022-07-20 11:27:42+00:00,[],https://api.github.com/licenses/apache-2.0
814,https://github.com/masonmarnell/mmclass-ECE3331.git,2022-07-13 04:05:17+00:00,ECE 3331 Project Laboratory 1,0,masonmarnell/mmclass-ECE3331,513375039,Verilog,mmclass-ECE3331,2834,0,2022-07-13 04:13:44+00:00,[],None
815,https://github.com/masonmarnell/mmclass-ECE2372.git,2022-07-13 04:02:58+00:00,ECE 2372 Modern Digital System Design,0,masonmarnell/mmclass-ECE2372,513374617,Verilog,mmclass-ECE2372,64,0,2022-07-13 04:03:43+00:00,[],None
816,https://github.com/vyomasystems-lab/challenges-aashrey24.git,2022-07-20 17:48:36+00:00,challenges-aashrey24 created by GitHub Classroom,0,vyomasystems-lab/challenges-aashrey24,516081435,Verilog,challenges-aashrey24,27,0,2022-08-22 15:59:55+00:00,[],
817,https://github.com/vyomasystems-lab/challenges-Yajnesh302.git,2022-07-20 08:09:52+00:00,challenges-Yajnesh302 created by GitHub Classroom,0,vyomasystems-lab/challenges-Yajnesh302,515891222,Verilog,challenges-Yajnesh302,71,0,2022-08-22 15:58:28+00:00,[],
818,https://github.com/vyomasystems-lab/challenges-SINDHURAVEMU.git,2022-07-20 09:13:26+00:00,challenges-SINDHURAVEMU created by GitHub Classroom,0,vyomasystems-lab/challenges-SINDHURAVEMU,515911595,Verilog,challenges-SINDHURAVEMU,27,0,2022-08-22 15:58:41+00:00,[],
819,https://github.com/DikshaMishra0512/FIFO.git,2022-07-20 09:37:54+00:00,,0,DikshaMishra0512/FIFO,515919756,Verilog,FIFO,1,0,2022-07-20 09:51:16+00:00,[],None
820,https://github.com/vyomasystems-lab/challenges-Arkhan0123.git,2022-07-20 09:27:40+00:00,challenges-Arkhan0123 created by GitHub Classroom,0,vyomasystems-lab/challenges-Arkhan0123,515916225,Verilog,challenges-Arkhan0123,29,0,2022-08-22 15:58:46+00:00,[],
821,https://github.com/vyomasystems-lab/challenges-S-O-H-A-M.git,2022-07-20 11:03:11+00:00,challenges-S-O-H-A-M created by GitHub Classroom,0,vyomasystems-lab/challenges-S-O-H-A-M,515946422,Verilog,challenges-S-O-H-A-M,189,0,2022-08-22 15:59:01+00:00,[],
822,https://github.com/vyomasystems-lab/challenges-singhiitmadras.git,2022-07-20 11:26:01+00:00,challenges-singhiitmadras created by GitHub Classroom,0,vyomasystems-lab/challenges-singhiitmadras,515953149,Verilog,challenges-singhiitmadras,27,0,2022-08-22 15:59:12+00:00,[],
823,https://github.com/nadavfedida/SIT329---Advanced-Embedded-Systems.git,2022-07-22 05:26:57+00:00,Deakin University,0,nadavfedida/SIT329---Advanced-Embedded-Systems,516621350,Verilog,SIT329---Advanced-Embedded-Systems,293,0,2022-09-02 00:59:34+00:00,[],None
824,https://github.com/vyomasystems-lab/challenges-ManojRe.git,2022-07-21 16:25:40+00:00,challenges-ManojRe created by GitHub Classroom,0,vyomasystems-lab/challenges-ManojRe,516444513,Verilog,challenges-ManojRe,167,0,2022-08-22 16:00:23+00:00,[],
825,https://github.com/vyomasystems-lab/challenges-chirothespearow.git,2022-07-22 05:42:28+00:00,challenges-chirothespearow created by GitHub Classroom,0,vyomasystems-lab/challenges-chirothespearow,516624795,Verilog,challenges-chirothespearow,70,0,2022-08-22 16:00:31+00:00,[],
826,https://github.com/vyomasystems-lab/challenges-Madala-Neha03.git,2022-07-23 02:23:27+00:00,challenges-Madala-Neha03 created by GitHub Classroom,0,vyomasystems-lab/challenges-Madala-Neha03,516936983,Verilog,challenges-Madala-Neha03,358,0,2022-08-22 16:00:46+00:00,[],
827,https://github.com/vyomasystems-lab/challenges-DonCabellera.git,2022-07-23 03:04:23+00:00,challenges-DonCabellera created by GitHub Classroom,0,vyomasystems-lab/challenges-DonCabellera,516943665,Verilog,challenges-DonCabellera,36,0,2022-08-22 16:00:47+00:00,[],
828,https://github.com/Deepanshu-Soni/microprocessor-8085.git,2022-07-14 10:54:23+00:00,,0,Deepanshu-Soni/microprocessor-8085,513864227,Verilog,microprocessor-8085,17,0,2022-07-14 11:08:39+00:00,[],None
829,https://github.com/tdharshini/Processor.git,2022-07-11 19:42:12+00:00,,0,tdharshini/Processor,512887925,Verilog,Processor,4,0,2022-07-11 19:44:18+00:00,[],None
830,https://github.com/vyomasystems-lab/challenges-arunimRay.git,2022-07-20 06:06:33+00:00,challenges-arunimRay created by GitHub Classroom,0,vyomasystems-lab/challenges-arunimRay,515854775,Verilog,challenges-arunimRay,44,0,2022-08-22 15:57:34+00:00,[],
831,https://github.com/vyomasystems-lab/challenges-souravgec19.git,2022-07-20 06:31:09+00:00,challenges-souravgec19 created by GitHub Classroom,0,vyomasystems-lab/challenges-souravgec19,515861660,Verilog,challenges-souravgec19,27,0,2022-08-22 15:57:49+00:00,[],
832,https://github.com/vyomasystems-lab/challenges-prajwal0718.git,2022-07-20 05:57:18+00:00,challenges-prajwal0718 created by GitHub Classroom,0,vyomasystems-lab/challenges-prajwal0718,515852299,Verilog,challenges-prajwal0718,30,0,2022-08-22 15:57:16+00:00,[],
833,https://github.com/vyomasystems-lab/challenges-krunalbadlani.git,2022-07-21 11:17:45+00:00,challenges-krunalbadlani created by GitHub Classroom,0,vyomasystems-lab/challenges-krunalbadlani,516340086,Verilog,challenges-krunalbadlani,95,0,2022-08-22 16:00:14+00:00,[],https://api.github.com/licenses/gpl-3.0
834,https://github.com/vyomasystems-lab/challenges-Tarak79.git,2022-07-20 06:00:56+00:00,challenges-Tarak79 created by GitHub Classroom,0,vyomasystems-lab/challenges-Tarak79,515853263,Verilog,challenges-Tarak79,50,0,2022-08-22 15:57:22+00:00,[],
835,https://github.com/vyomasystems-lab/challenges-VaibhavHegdeR.git,2022-07-20 06:44:17+00:00,challenges-VaibhavHegdeR created by GitHub Classroom,0,vyomasystems-lab/challenges-VaibhavHegdeR,515865324,Verilog,challenges-VaibhavHegdeR,27,0,2022-08-22 15:58:12+00:00,[],
836,https://github.com/vyomasystems-lab/challenges-sreersr.git,2022-07-20 14:15:04+00:00,challenges-sreersr created by GitHub Classroom,0,vyomasystems-lab/challenges-sreersr,516010112,Verilog,challenges-sreersr,157,0,2022-08-22 15:59:46+00:00,[],
837,https://github.com/manishgne/AHB.git,2022-07-21 12:56:52+00:00,,0,manishgne/AHB,516371785,Verilog,AHB,1,0,2022-07-21 13:04:09+00:00,[],None
838,https://github.com/RudranshKi/Verilog-HDL-designs.git,2022-07-27 16:47:24+00:00,my VLSI projects,0,RudranshKi/Verilog-HDL-designs,518539769,Verilog,Verilog-HDL-designs,17,0,2023-02-07 16:45:02+00:00,[],None
839,https://github.com/archandesai/iiitb_fifo.git,2022-07-27 04:18:18+00:00,ASIC design flow of FIFO memory,0,archandesai/iiitb_fifo,518306354,Verilog,iiitb_fifo,2886,0,2022-07-27 04:36:20+00:00,[],https://api.github.com/licenses/mit
840,https://github.com/dogeMayichuan/My_shitty_Hardware.git,2022-07-23 16:43:41+00:00,,0,dogeMayichuan/My_shitty_Hardware,517111795,Verilog,My_shitty_Hardware,2,0,2022-07-23 16:46:15+00:00,[],None
841,https://github.com/Klesse/mips-processor.git,2022-07-25 19:36:31+00:00,,0,Klesse/mips-processor,517797145,Verilog,mips-processor,11647,0,2023-12-23 20:42:05+00:00,[],None
842,https://github.com/miyo/mawg.git,2022-07-18 08:37:37+00:00,,1,miyo/mawg,515099992,Verilog,mawg,131,0,2022-07-18 08:39:19+00:00,[],https://api.github.com/licenses/apache-2.0
843,https://github.com/ankitkknight/eYANTRA-Project.git,2022-07-19 18:26:29+00:00,,0,ankitkknight/eYANTRA-Project,515698691,Verilog,eYANTRA-Project,77637,0,2022-07-20 13:15:10+00:00,[],None
