{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 14:53:36 2011 " "Info: Processing started: Fri Nov 25 14:53:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off consumo_combustivel -c consumo_combustivel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off consumo_combustivel -c consumo_combustivel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|s1 " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|s1\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|n1 " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|n1\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|l2 " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|l2\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|shift " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|shift\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[7\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[7\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[6\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[6\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|l1 " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|l1\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[0\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[0\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[5\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[5\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[1\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[1\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\] " "Warning: Node \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\]\" is a latch" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 53 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|l2 " "Info: Detected ripple clock \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|l2\" as buffer" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 61 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|l2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2 " "Info: Detected gated clock \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2\" as buffer" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|actual_step.carrega_reg16 " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|actual_step.carrega_reg16\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|actual_step.carrega_reg16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|count\[0\] " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|count\[0\]\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|count\[3\] " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|count\[3\]\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|count\[1\] " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|count\[1\]\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|count\[2\] " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|count\[2\]\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|actual_step.soma_mantissa " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|actual_step.soma_mantissa\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|actual_step.soma_mantissa" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:FSM_COMPONENT\|Selector1~0 " "Info: Detected gated clock \"fsm:FSM_COMPONENT\|Selector1~0\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|Selector1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:FSM_COMPONENT\|Selector7~0 " "Info: Detected gated clock \"fsm:FSM_COMPONENT\|Selector7~0\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|Selector7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|actual_step.soma_expoentes " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|actual_step.soma_expoentes\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|actual_step.soma_expoentes" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|actual_step.desloca_mantissa\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:FSM_COMPONENT\|Selector1~1 " "Info: Detected gated clock \"fsm:FSM_COMPONENT\|Selector1~1\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|Selector1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:FSM_COMPONENT\|Selector6~0 " "Info: Detected gated clock \"fsm:FSM_COMPONENT\|Selector6~0\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|Selector6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|actual_step.normaliza " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|actual_step.normaliza\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|actual_step.normaliza" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:FSM_COMPONENT\|actual_step.expoente " "Info: Detected ripple clock \"fsm:FSM_COMPONENT\|actual_step.expoente\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:FSM_COMPONENT\|actual_step.expoente" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\] register multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[3\] 143.58 MHz 6.965 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 143.58 MHz between source register \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\]\" and destination register \"multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[3\]\" (period= 6.965 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.504 ns + Longest register register " "Info: + Longest register to register delay is 0.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\] 1 REG LCCOMB_X62_Y13_N30 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X62_Y13_N30; Fanout = 5; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 0.420 ns multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux~32 2 COMB LCCOMB_X62_Y13_N16 1 " "Info: 2: + IC(0.270 ns) + CELL(0.150 ns) = 0.420 ns; Loc. = LCCOMB_X62_Y13_N16; Fanout = 1; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux~32 } "NODE_NAME" } } { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.504 ns multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[3\] 3 REG LCFF_X62_Y13_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.504 ns; Loc. = LCFF_X62_Y13_N17; Fanout = 2; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux~32 multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] } "NODE_NAME" } } { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 46.43 % ) " "Info: Total cell delay = 0.234 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.270 ns ( 53.57 % ) " "Info: Total interconnect delay = 0.270 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux~32 multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.504 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux~32 {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] {} } { 0.000ns 0.270ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.497 ns - Smallest " "Info: - Smallest clock skew is -6.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 11; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[3\] 3 REG LCFF_X62_Y13_N17 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X62_Y13_N17; Fanout = 2; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] } "NODE_NAME" } } { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.171 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 11; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.787 ns) 3.745 ns fsm:FSM_COMPONENT\|count\[2\] 2 REG LCFF_X60_Y14_N31 4 " "Info: 2: + IC(1.959 ns) + CELL(0.787 ns) = 3.745 ns; Loc. = LCFF_X60_Y14_N31; Fanout = 4; REG Node = 'fsm:FSM_COMPONENT\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.398 ns) 4.620 ns fsm:FSM_COMPONENT\|Selector7~0 3 COMB LCCOMB_X61_Y14_N4 5 " "Info: 3: + IC(0.477 ns) + CELL(0.398 ns) = 4.620 ns; Loc. = LCCOMB_X61_Y14_N4; Fanout = 5; COMB Node = 'fsm:FSM_COMPONENT\|Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.437 ns) 5.535 ns fsm:FSM_COMPONENT\|Selector1~1 4 COMB LCCOMB_X61_Y14_N30 10 " "Info: 4: + IC(0.478 ns) + CELL(0.437 ns) = 5.535 ns; Loc. = LCCOMB_X61_Y14_N30; Fanout = 10; COMB Node = 'fsm:FSM_COMPONENT\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.398 ns) 6.371 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2 5 COMB LCCOMB_X62_Y14_N0 1 " "Info: 5: + IC(0.438 ns) + CELL(0.398 ns) = 6.371 ns; Loc. = LCCOMB_X62_Y14_N0; Fanout = 1; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 7.483 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(1.112 ns) + CELL(0.000 ns) = 7.483 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.275 ns) 9.171 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\] 7 REG LCCOMB_X62_Y13_N30 5 " "Info: 7: + IC(1.413 ns) + CELL(0.275 ns) = 9.171 ns; Loc. = LCCOMB_X62_Y13_N30; Fanout = 5; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.294 ns ( 35.92 % ) " "Info: Total cell delay = 3.294 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.877 ns ( 64.08 % ) " "Info: Total interconnect delay = 5.877 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.171 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.171 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.413ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.171 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.171 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.413ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux~32 multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.504 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux~32 {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] {} } { 0.000ns 0.270ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.171 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.171 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[3] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.413ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 92 " "Warning: Circuit may not operate. Detected 92 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[12\] multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\] CLOCK_50 4.335 ns " "Info: Found hold time violation between source  pin or register \"multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[12\]\" and destination pin or register \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\]\" for clock \"CLOCK_50\" (Hold time is 4.335 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.357 ns + Largest " "Info: + Largest clock skew is 6.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.036 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 9.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 11; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.787 ns) 3.745 ns fsm:FSM_COMPONENT\|count\[2\] 2 REG LCFF_X60_Y14_N31 4 " "Info: 2: + IC(1.959 ns) + CELL(0.787 ns) = 3.745 ns; Loc. = LCFF_X60_Y14_N31; Fanout = 4; REG Node = 'fsm:FSM_COMPONENT\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.398 ns) 4.620 ns fsm:FSM_COMPONENT\|Selector7~0 3 COMB LCCOMB_X61_Y14_N4 5 " "Info: 3: + IC(0.477 ns) + CELL(0.398 ns) = 4.620 ns; Loc. = LCCOMB_X61_Y14_N4; Fanout = 5; COMB Node = 'fsm:FSM_COMPONENT\|Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.437 ns) 5.535 ns fsm:FSM_COMPONENT\|Selector1~1 4 COMB LCCOMB_X61_Y14_N30 10 " "Info: 4: + IC(0.478 ns) + CELL(0.437 ns) = 5.535 ns; Loc. = LCCOMB_X61_Y14_N30; Fanout = 10; COMB Node = 'fsm:FSM_COMPONENT\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.398 ns) 6.371 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2 5 COMB LCCOMB_X62_Y14_N0 1 " "Info: 5: + IC(0.438 ns) + CELL(0.398 ns) = 6.371 ns; Loc. = LCCOMB_X62_Y14_N0; Fanout = 1; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 7.483 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(1.112 ns) + CELL(0.000 ns) = 7.483 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.150 ns) 9.036 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\] 7 REG LCCOMB_X62_Y13_N26 5 " "Info: 7: + IC(1.403 ns) + CELL(0.150 ns) = 9.036 ns; Loc. = LCCOMB_X62_Y13_N26; Fanout = 5; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 35.07 % ) " "Info: Total cell delay = 3.169 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.867 ns ( 64.93 % ) " "Info: Total interconnect delay = 5.867 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.036 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.036 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.403ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 11; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[12\] 3 REG LCFF_X63_Y14_N17 4 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y14_N17; Fanout = 4; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] } "NODE_NAME" } } { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.036 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.036 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.403ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.772 ns - Shortest register register " "Info: - Shortest register to register delay is 1.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[12\] 1 REG LCFF_X63_Y14_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y14_N17; Fanout = 4; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\|aux\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] } "NODE_NAME" } } { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 0.885 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux8~0 2 COMB LCCOMB_X61_Y13_N10 1 " "Info: 2: + IC(0.735 ns) + CELL(0.150 ns) = 0.885 ns; Loc. = LCCOMB_X61_Y13_N10; Fanout = 1; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux8~0 } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.438 ns) 1.772 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\] 3 REG LCCOMB_X62_Y13_N26 5 " "Info: 3: + IC(0.449 ns) + CELL(0.438 ns) = 1.772 ns; Loc. = LCCOMB_X62_Y13_N26; Fanout = 5; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux8~0 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.588 ns ( 33.18 % ) " "Info: Total cell delay = 0.588 ns ( 33.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 66.82 % ) " "Info: Total interconnect delay = 1.184 ns ( 66.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux8~0 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.772 ns" { multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux8~0 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] {} } { 0.000ns 0.735ns 0.449ns } { 0.000ns 0.150ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.036 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.036 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.403ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux8~0 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.772 ns" { multiplicador:MULTIPLICADOR_COMPONENT|reg_16:REG16|aux[12] {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux8~0 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[4] {} } { 0.000ns 0.735ns 0.449ns } { 0.000ns 0.150ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "expoente:EXPOENTE_COMPONENT\|aux\[4\] KEY\[1\] CLOCK_50 7.583 ns register " "Info: tsu for register \"expoente:EXPOENTE_COMPONENT\|aux\[4\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is 7.583 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.298 ns + Longest pin register " "Info: + Longest pin to register delay is 10.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 8; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.363 ns) + CELL(0.438 ns) 6.643 ns fsm:FSM_COMPONENT\|Selector2~0 2 COMB LCCOMB_X61_Y14_N22 1 " "Info: 2: + IC(5.363 ns) + CELL(0.438 ns) = 6.643 ns; Loc. = LCCOMB_X61_Y14_N22; Fanout = 1; COMB Node = 'fsm:FSM_COMPONENT\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { KEY[1] fsm:FSM_COMPONENT|Selector2~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 7.037 ns fsm:FSM_COMPONENT\|Selector2~1 3 COMB LCCOMB_X61_Y14_N2 8 " "Info: 3: + IC(0.245 ns) + CELL(0.149 ns) = 7.037 ns; Loc. = LCCOMB_X61_Y14_N2; Fanout = 8; COMB Node = 'fsm:FSM_COMPONENT\|Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { fsm:FSM_COMPONENT|Selector2~0 fsm:FSM_COMPONENT|Selector2~1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.444 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux3~0 4 COMB LCCOMB_X61_Y14_N6 10 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 7.444 ns; Loc. = LCCOMB_X61_Y14_N6; Fanout = 10; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fsm:FSM_COMPONENT|Selector2~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux3~0 } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.271 ns) 8.489 ns expoente:EXPOENTE_COMPONENT\|Add0~5 5 COMB LCCOMB_X61_Y13_N26 2 " "Info: 5: + IC(0.774 ns) + CELL(0.271 ns) = 8.489 ns; Loc. = LCCOMB_X61_Y13_N26; Fanout = 2; COMB Node = 'expoente:EXPOENTE_COMPONENT\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux3~0 expoente:EXPOENTE_COMPONENT|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.504 ns) 9.733 ns expoente:EXPOENTE_COMPONENT\|aux\[2\]~14 6 COMB LCCOMB_X61_Y14_N14 2 " "Info: 6: + IC(0.740 ns) + CELL(0.504 ns) = 9.733 ns; Loc. = LCCOMB_X61_Y14_N14; Fanout = 2; COMB Node = 'expoente:EXPOENTE_COMPONENT\|aux\[2\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { expoente:EXPOENTE_COMPONENT|Add0~5 expoente:EXPOENTE_COMPONENT|aux[2]~14 } "NODE_NAME" } } { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.804 ns expoente:EXPOENTE_COMPONENT\|aux\[3\]~16 7 COMB LCCOMB_X61_Y14_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 9.804 ns; Loc. = LCCOMB_X61_Y14_N16; Fanout = 1; COMB Node = 'expoente:EXPOENTE_COMPONENT\|aux\[3\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { expoente:EXPOENTE_COMPONENT|aux[2]~14 expoente:EXPOENTE_COMPONENT|aux[3]~16 } "NODE_NAME" } } { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.214 ns expoente:EXPOENTE_COMPONENT\|aux\[4\]~17 8 COMB LCCOMB_X61_Y14_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 10.214 ns; Loc. = LCCOMB_X61_Y14_N18; Fanout = 1; COMB Node = 'expoente:EXPOENTE_COMPONENT\|aux\[4\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { expoente:EXPOENTE_COMPONENT|aux[3]~16 expoente:EXPOENTE_COMPONENT|aux[4]~17 } "NODE_NAME" } } { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.298 ns expoente:EXPOENTE_COMPONENT\|aux\[4\] 9 REG LCFF_X61_Y14_N19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 10.298 ns; Loc. = LCFF_X61_Y14_N19; Fanout = 2; REG Node = 'expoente:EXPOENTE_COMPONENT\|aux\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { expoente:EXPOENTE_COMPONENT|aux[4]~17 expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.919 ns ( 28.35 % ) " "Info: Total cell delay = 2.919 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.379 ns ( 71.65 % ) " "Info: Total interconnect delay = 7.379 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.298 ns" { KEY[1] fsm:FSM_COMPONENT|Selector2~0 fsm:FSM_COMPONENT|Selector2~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux3~0 expoente:EXPOENTE_COMPONENT|Add0~5 expoente:EXPOENTE_COMPONENT|aux[2]~14 expoente:EXPOENTE_COMPONENT|aux[3]~16 expoente:EXPOENTE_COMPONENT|aux[4]~17 expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.298 ns" { KEY[1] {} KEY[1]~combout {} fsm:FSM_COMPONENT|Selector2~0 {} fsm:FSM_COMPONENT|Selector2~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux3~0 {} expoente:EXPOENTE_COMPONENT|Add0~5 {} expoente:EXPOENTE_COMPONENT|aux[2]~14 {} expoente:EXPOENTE_COMPONENT|aux[3]~16 {} expoente:EXPOENTE_COMPONENT|aux[4]~17 {} expoente:EXPOENTE_COMPONENT|aux[4] {} } { 0.000ns 0.000ns 5.363ns 0.245ns 0.257ns 0.774ns 0.740ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.149ns 0.150ns 0.271ns 0.504ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 11; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns expoente:EXPOENTE_COMPONENT\|aux\[4\] 3 REG LCFF_X61_Y14_N19 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X61_Y14_N19; Fanout = 2; REG Node = 'expoente:EXPOENTE_COMPONENT\|aux\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLOCK_50~clkctrl expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} expoente:EXPOENTE_COMPONENT|aux[4] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.298 ns" { KEY[1] fsm:FSM_COMPONENT|Selector2~0 fsm:FSM_COMPONENT|Selector2~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux3~0 expoente:EXPOENTE_COMPONENT|Add0~5 expoente:EXPOENTE_COMPONENT|aux[2]~14 expoente:EXPOENTE_COMPONENT|aux[3]~16 expoente:EXPOENTE_COMPONENT|aux[4]~17 expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.298 ns" { KEY[1] {} KEY[1]~combout {} fsm:FSM_COMPONENT|Selector2~0 {} fsm:FSM_COMPONENT|Selector2~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux3~0 {} expoente:EXPOENTE_COMPONENT|Add0~5 {} expoente:EXPOENTE_COMPONENT|aux[2]~14 {} expoente:EXPOENTE_COMPONENT|aux[3]~16 {} expoente:EXPOENTE_COMPONENT|aux[4]~17 {} expoente:EXPOENTE_COMPONENT|aux[4] {} } { 0.000ns 0.000ns 5.363ns 0.245ns 0.257ns 0.774ns 0.740ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.149ns 0.150ns 0.271ns 0.504ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} expoente:EXPOENTE_COMPONENT|aux[4] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[8\] expoente:EXPOENTE_COMPONENT\|aux\[4\] 7.934 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[8\]\" through register \"expoente:EXPOENTE_COMPONENT\|aux\[4\]\" is 7.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.679 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 11; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns expoente:EXPOENTE_COMPONENT\|aux\[4\] 3 REG LCFF_X61_Y14_N19 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X61_Y14_N19; Fanout = 2; REG Node = 'expoente:EXPOENTE_COMPONENT\|aux\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLOCK_50~clkctrl expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} expoente:EXPOENTE_COMPONENT|aux[4] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.005 ns + Longest register pin " "Info: + Longest register to pin delay is 5.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns expoente:EXPOENTE_COMPONENT\|aux\[4\] 1 REG LCFF_X61_Y14_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y14_N19; Fanout = 2; REG Node = 'expoente:EXPOENTE_COMPONENT\|aux\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(2.758 ns) 5.005 ns LEDG\[8\] 2 PIN PIN_Y12 0 " "Info: 2: + IC(2.247 ns) + CELL(2.758 ns) = 5.005 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { expoente:EXPOENTE_COMPONENT|aux[4] LEDG[8] } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 55.10 % ) " "Info: Total cell delay = 2.758 ns ( 55.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 44.90 % ) " "Info: Total interconnect delay = 2.247 ns ( 44.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { expoente:EXPOENTE_COMPONENT|aux[4] LEDG[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { expoente:EXPOENTE_COMPONENT|aux[4] {} LEDG[8] {} } { 0.000ns 2.247ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl expoente:EXPOENTE_COMPONENT|aux[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} expoente:EXPOENTE_COMPONENT|aux[4] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { expoente:EXPOENTE_COMPONENT|aux[4] LEDG[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { expoente:EXPOENTE_COMPONENT|aux[4] {} LEDG[8] {} } { 0.000ns 2.247ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\] SW\[2\] CLOCK_50 5.952 ns register " "Info: th for register \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"CLOCK_50\") is 5.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.035 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 9.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 11; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.787 ns) 3.745 ns fsm:FSM_COMPONENT\|count\[2\] 2 REG LCFF_X60_Y14_N31 4 " "Info: 2: + IC(1.959 ns) + CELL(0.787 ns) = 3.745 ns; Loc. = LCFF_X60_Y14_N31; Fanout = 4; REG Node = 'fsm:FSM_COMPONENT\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.398 ns) 4.620 ns fsm:FSM_COMPONENT\|Selector7~0 3 COMB LCCOMB_X61_Y14_N4 5 " "Info: 3: + IC(0.477 ns) + CELL(0.398 ns) = 4.620 ns; Loc. = LCCOMB_X61_Y14_N4; Fanout = 5; COMB Node = 'fsm:FSM_COMPONENT\|Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.437 ns) 5.535 ns fsm:FSM_COMPONENT\|Selector1~1 4 COMB LCCOMB_X61_Y14_N30 10 " "Info: 4: + IC(0.478 ns) + CELL(0.437 ns) = 5.535 ns; Loc. = LCCOMB_X61_Y14_N30; Fanout = 10; COMB Node = 'fsm:FSM_COMPONENT\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.398 ns) 6.371 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2 5 COMB LCCOMB_X62_Y14_N0 1 " "Info: 5: + IC(0.438 ns) + CELL(0.398 ns) = 6.371 ns; Loc. = LCCOMB_X62_Y14_N0; Fanout = 1; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 7.483 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(1.112 ns) + CELL(0.000 ns) = 7.483 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux13~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.150 ns) 9.035 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\] 7 REG LCCOMB_X62_Y13_N10 5 " "Info: 7: + IC(1.402 ns) + CELL(0.150 ns) = 9.035 ns; Loc. = LCCOMB_X62_Y13_N10; Fanout = 5; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 35.07 % ) " "Info: Total cell delay = 3.169 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.866 ns ( 64.93 % ) " "Info: Total interconnect delay = 5.866 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.402ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.150 ns) 2.349 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux10~0 2 COMB LCCOMB_X61_Y13_N4 1 " "Info: 2: + IC(1.200 ns) + CELL(0.150 ns) = 2.349 ns; Loc. = LCCOMB_X61_Y13_N4; Fanout = 1; COMB Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|Mux10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { SW[2] multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux10~0 } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.275 ns) 3.083 ns multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\] 3 REG LCCOMB_X62_Y13_N10 5 " "Info: 3: + IC(0.459 ns) + CELL(0.275 ns) = 3.083 ns; Loc. = LCCOMB_X62_Y13_N10; Fanout = 5; REG Node = 'multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux10~0 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] } "NODE_NAME" } } { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 46.19 % ) " "Info: Total cell delay = 1.424 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 53.81 % ) " "Info: Total interconnect delay = 1.659 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { SW[2] multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux10~0 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { SW[2] {} SW[2]~combout {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux10~0 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] {} } { 0.000ns 0.000ns 1.200ns 0.459ns } { 0.000ns 0.999ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { CLOCK_50 fsm:FSM_COMPONENT|count[2] fsm:FSM_COMPONENT|Selector7~0 fsm:FSM_COMPONENT|Selector1~1 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { CLOCK_50 {} CLOCK_50~combout {} fsm:FSM_COMPONENT|count[2] {} fsm:FSM_COMPONENT|Selector7~0 {} fsm:FSM_COMPONENT|Selector1~1 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux13~2clkctrl {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] {} } { 0.000ns 0.000ns 1.959ns 0.477ns 0.478ns 0.438ns 1.112ns 1.402ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.437ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { SW[2] multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux10~0 multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { SW[2] {} SW[2]~combout {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|Mux10~0 {} multiplicador:MULTIPLICADOR_COMPONENT|input_control:INPUT|q[2] {} } { 0.000ns 0.000ns 1.200ns 0.459ns } { 0.000ns 0.999ns 0.150ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 14:53:36 2011 " "Info: Processing ended: Fri Nov 25 14:53:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
