
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rs,9,imm}                           Premise(F2)
	S3= GPR[rs]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S22= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S21)
	S23= ICache.Out=>IR_ID.In                                   Premise(F12)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S28)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S32= CtrlASIDIn=0                                           Premise(F20)
	S33= CtrlCP0=0                                              Premise(F21)
	S34= CP0[ASID]=pid                                          CP0-Hold(S0,S33)
	S35= CtrlEPCIn=0                                            Premise(F22)
	S36= CtrlExCodeIn=0                                         Premise(F23)
	S37= CtrlIMMU=0                                             Premise(F24)
	S38= CtrlPC=0                                               Premise(F25)
	S39= CtrlPCInc=0                                            Premise(F26)
	S40= PC[Out]=addr                                           PC-Hold(S1,S38,S39)
	S41= CtrlIAddrReg=1                                         Premise(F27)
	S42= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S41)
	S43= CtrlICache=0                                           Premise(F28)
	S44= CtrlIR_IMMU=1                                          Premise(F29)
	S45= CtrlICacheReg=1                                        Premise(F30)
	S46= CtrlIR_ID=0                                            Premise(F31)
	S47= CtrlIMem=0                                             Premise(F32)
	S48= IMem[{pid,addr}]={1,rs,9,imm}                          IMem-Hold(S2,S47)
	S49= CtrlIRMux=0                                            Premise(F33)
	S50= CtrlGPR=0                                              Premise(F34)
	S51= GPR[rs]=a                                              GPR-Hold(S3,S50)
	S52= CtrlA_EX=0                                             Premise(F35)
	S53= CtrlB_EX=0                                             Premise(F36)
	S54= CtrlIR_EX=0                                            Premise(F37)
	S55= CtrlConditionReg_MEM=0                                 Premise(F38)
	S56= CtrlIR_MEM=0                                           Premise(F39)
	S57= CtrlPIDReg=0                                           Premise(F40)
	S58= CtrlIR_DMMU1=0                                         Premise(F41)
	S59= CtrlIR_WB=0                                            Premise(F42)
	S60= CtrlA_MEM=0                                            Premise(F43)
	S61= CtrlA_WB=0                                             Premise(F44)
	S62= CtrlB_MEM=0                                            Premise(F45)
	S63= CtrlB_WB=0                                             Premise(F46)
	S64= CtrlConditionReg_DMMU1=0                               Premise(F47)
	S65= CtrlConditionReg_WB=0                                  Premise(F48)
	S66= CtrlIR_DMMU2=0                                         Premise(F49)
	S67= CtrlConditionReg_DMMU2=0                               Premise(F50)

IF(IMMU)	S68= CP0.ASID=pid                                           CP0-Read-ASID(S34)
	S69= PC.Out=addr                                            PC-Out(S40)
	S70= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S42)
	S71= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S42)
	S72= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S42)
	S73= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F51)
	S74= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F52)
	S75= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F53)
	S76= IAddrReg.Out=>IMem.RAddr                               Premise(F54)
	S77= IMem.RAddr={pid,addr}                                  Path(S70,S76)
	S78= IMem.Out={1,rs,9,imm}                                  IMem-Read(S77,S48)
	S79= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S77,S48)
	S80= IMem.Out=>IRMux.MemData                                Premise(F55)
	S81= IRMux.MemData={1,rs,9,imm}                             Path(S78,S80)
	S82= IRMux.Out={1,rs,9,imm}                                 IRMux-Select2(S81)
	S83= ICacheReg.Out=>IRMux.CacheData                         Premise(F56)
	S84= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F57)
	S85= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F58)
	S86= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S87= IR_ID.In={1,rs,9,imm}                                  Path(S82,S86)
	S88= IMem.MEM8WordOut=>ICache.WData                         Premise(F60)
	S89= ICache.WData=IMemGet8Word({pid,addr})                  Path(S79,S88)
	S90= PC.Out=>ICache.IEA                                     Premise(F61)
	S91= ICache.IEA=addr                                        Path(S69,S90)
	S92= ICache.Hit=ICacheHit(addr)                             ICache-Search(S91)
	S93= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F62)
	S94= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F63)
	S95= CtrlASIDIn=0                                           Premise(F64)
	S96= CtrlCP0=0                                              Premise(F65)
	S97= CP0[ASID]=pid                                          CP0-Hold(S34,S96)
	S98= CtrlEPCIn=0                                            Premise(F66)
	S99= CtrlExCodeIn=0                                         Premise(F67)
	S100= CtrlIMMU=0                                            Premise(F68)
	S101= CtrlPC=0                                              Premise(F69)
	S102= CtrlPCInc=1                                           Premise(F70)
	S103= PC[Out]=addr+4                                        PC-Inc(S40,S101,S102)
	S104= PC[CIA]=addr                                          PC-Inc(S40,S101,S102)
	S105= CtrlIAddrReg=0                                        Premise(F71)
	S106= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S42,S105)
	S107= CtrlICache=1                                          Premise(F72)
	S108= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S91,S89,S107)
	S109= CtrlIR_IMMU=0                                         Premise(F73)
	S110= CtrlICacheReg=0                                       Premise(F74)
	S111= CtrlIR_ID=1                                           Premise(F75)
	S112= [IR_ID]={1,rs,9,imm}                                  IR_ID-Write(S87,S111)
	S113= CtrlIMem=0                                            Premise(F76)
	S114= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S48,S113)
	S115= CtrlIRMux=0                                           Premise(F77)
	S116= CtrlGPR=0                                             Premise(F78)
	S117= GPR[rs]=a                                             GPR-Hold(S51,S116)
	S118= CtrlA_EX=0                                            Premise(F79)
	S119= CtrlB_EX=0                                            Premise(F80)
	S120= CtrlIR_EX=0                                           Premise(F81)
	S121= CtrlConditionReg_MEM=0                                Premise(F82)
	S122= CtrlIR_MEM=0                                          Premise(F83)
	S123= CtrlPIDReg=0                                          Premise(F84)
	S124= CtrlIR_DMMU1=0                                        Premise(F85)
	S125= CtrlIR_WB=0                                           Premise(F86)
	S126= CtrlA_MEM=0                                           Premise(F87)
	S127= CtrlA_WB=0                                            Premise(F88)
	S128= CtrlB_MEM=0                                           Premise(F89)
	S129= CtrlB_WB=0                                            Premise(F90)
	S130= CtrlConditionReg_DMMU1=0                              Premise(F91)
	S131= CtrlConditionReg_WB=0                                 Premise(F92)
	S132= CtrlIR_DMMU2=0                                        Premise(F93)
	S133= CtrlConditionReg_DMMU2=0                              Premise(F94)

ID	S134= CP0.ASID=pid                                          CP0-Read-ASID(S97)
	S135= PC.Out=addr+4                                         PC-Out(S103)
	S136= PC.CIA=addr                                           PC-Out(S104)
	S137= PC.CIA31_28=addr[31:28]                               PC-Out(S104)
	S138= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S106)
	S139= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S106)
	S140= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S106)
	S141= IR_ID.Out={1,rs,9,imm}                                IR-Out(S112)
	S142= IR_ID.Out31_26=1                                      IR-Out(S112)
	S143= IR_ID.Out25_21=rs                                     IR-Out(S112)
	S144= IR_ID.Out20_16=9                                      IR-Out(S112)
	S145= IR_ID.Out15_0=imm                                     IR-Out(S112)
	S146= IR_ID.Out=>FU.IR_ID                                   Premise(F95)
	S147= FU.IR_ID={1,rs,9,imm}                                 Path(S141,S146)
	S148= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F96)
	S149= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F97)
	S150= IR_ID.Out31_26=>CU_ID.Op                              Premise(F98)
	S151= CU_ID.Op=1                                            Path(S142,S150)
	S152= IR_ID.Out25_21=>GPR.RReg1                             Premise(F99)
	S153= GPR.RReg1=rs                                          Path(S143,S152)
	S154= GPR.Rdata1=a                                          GPR-Read(S153,S117)
	S155= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F100)
	S156= CU_ID.IRFunc1=9                                       Path(S144,S155)
	S157= IR_ID.Out15_0=>IMMEXT.In                              Premise(F101)
	S158= IMMEXT.In=imm                                         Path(S145,S157)
	S159= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S158)
	S160= GPR.Rdata1=>FU.InID1                                  Premise(F102)
	S161= FU.InID1=a                                            Path(S154,S160)
	S162= FU.OutID1=FU(a)                                       FU-Forward(S161)
	S163= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F103)
	S164= FU.InID1_RReg=rs                                      Path(S143,S163)
	S165= FU.OutID1=>A_EX.In                                    Premise(F104)
	S166= A_EX.In=FU(a)                                         Path(S162,S165)
	S167= IMMEXT.Out=>B_EX.In                                   Premise(F105)
	S168= B_EX.In={16{imm[15]},imm}                             Path(S159,S167)
	S169= IR_ID.Out=>IR_EX.In                                   Premise(F106)
	S170= IR_EX.In={1,rs,9,imm}                                 Path(S141,S169)
	S171= FU.Halt_ID=>CU_ID.Halt                                Premise(F107)
	S172= FU.Bub_ID=>CU_ID.Bub                                  Premise(F108)
	S173= FU.InID2_RReg=5'b00000                                Premise(F109)
	S174= CtrlASIDIn=0                                          Premise(F110)
	S175= CtrlCP0=0                                             Premise(F111)
	S176= CP0[ASID]=pid                                         CP0-Hold(S97,S175)
	S177= CtrlEPCIn=0                                           Premise(F112)
	S178= CtrlExCodeIn=0                                        Premise(F113)
	S179= CtrlIMMU=0                                            Premise(F114)
	S180= CtrlPC=0                                              Premise(F115)
	S181= CtrlPCInc=0                                           Premise(F116)
	S182= PC[CIA]=addr                                          PC-Hold(S104,S181)
	S183= PC[Out]=addr+4                                        PC-Hold(S103,S180,S181)
	S184= CtrlIAddrReg=0                                        Premise(F117)
	S185= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S106,S184)
	S186= CtrlICache=0                                          Premise(F118)
	S187= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S108,S186)
	S188= CtrlIR_IMMU=0                                         Premise(F119)
	S189= CtrlICacheReg=0                                       Premise(F120)
	S190= CtrlIR_ID=0                                           Premise(F121)
	S191= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S112,S190)
	S192= CtrlIMem=0                                            Premise(F122)
	S193= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S114,S192)
	S194= CtrlIRMux=0                                           Premise(F123)
	S195= CtrlGPR=0                                             Premise(F124)
	S196= GPR[rs]=a                                             GPR-Hold(S117,S195)
	S197= CtrlA_EX=1                                            Premise(F125)
	S198= [A_EX]=FU(a)                                          A_EX-Write(S166,S197)
	S199= CtrlB_EX=1                                            Premise(F126)
	S200= [B_EX]={16{imm[15]},imm}                              B_EX-Write(S168,S199)
	S201= CtrlIR_EX=1                                           Premise(F127)
	S202= [IR_EX]={1,rs,9,imm}                                  IR_EX-Write(S170,S201)
	S203= CtrlConditionReg_MEM=0                                Premise(F128)
	S204= CtrlIR_MEM=0                                          Premise(F129)
	S205= CtrlPIDReg=0                                          Premise(F130)
	S206= CtrlIR_DMMU1=0                                        Premise(F131)
	S207= CtrlIR_WB=0                                           Premise(F132)
	S208= CtrlA_MEM=0                                           Premise(F133)
	S209= CtrlA_WB=0                                            Premise(F134)
	S210= CtrlB_MEM=0                                           Premise(F135)
	S211= CtrlB_WB=0                                            Premise(F136)
	S212= CtrlConditionReg_DMMU1=0                              Premise(F137)
	S213= CtrlConditionReg_WB=0                                 Premise(F138)
	S214= CtrlIR_DMMU2=0                                        Premise(F139)
	S215= CtrlConditionReg_DMMU2=0                              Premise(F140)

EX	S216= CP0.ASID=pid                                          CP0-Read-ASID(S176)
	S217= PC.CIA=addr                                           PC-Out(S182)
	S218= PC.CIA31_28=addr[31:28]                               PC-Out(S182)
	S219= PC.Out=addr+4                                         PC-Out(S183)
	S220= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S185)
	S221= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S185)
	S222= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S185)
	S223= IR_ID.Out={1,rs,9,imm}                                IR-Out(S191)
	S224= IR_ID.Out31_26=1                                      IR-Out(S191)
	S225= IR_ID.Out25_21=rs                                     IR-Out(S191)
	S226= IR_ID.Out20_16=9                                      IR-Out(S191)
	S227= IR_ID.Out15_0=imm                                     IR-Out(S191)
	S228= A_EX.Out=FU(a)                                        A_EX-Out(S198)
	S229= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S198)
	S230= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S198)
	S231= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S200)
	S232= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S200)
	S233= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S200)
	S234= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S202)
	S235= IR_EX.Out31_26=1                                      IR_EX-Out(S202)
	S236= IR_EX.Out25_21=rs                                     IR_EX-Out(S202)
	S237= IR_EX.Out20_16=9                                      IR_EX-Out(S202)
	S238= IR_EX.Out15_0=imm                                     IR_EX-Out(S202)
	S239= IR_EX.Out=>FU.IR_EX                                   Premise(F141)
	S240= FU.IR_EX={1,rs,9,imm}                                 Path(S234,S239)
	S241= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F142)
	S242= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F143)
	S243= IR_EX.Out31_26=>CU_EX.Op                              Premise(F144)
	S244= CU_EX.Op=1                                            Path(S235,S243)
	S245= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F145)
	S246= CU_EX.IRFunc1=9                                       Path(S237,S245)
	S247= A_EX.Out=>CMPU.A                                      Premise(F146)
	S248= CMPU.A=FU(a)                                          Path(S228,S247)
	S249= B_EX.Out=>CMPU.B                                      Premise(F147)
	S250= CMPU.B={16{imm[15]},imm}                              Path(S231,S249)
	S251= CMPU.Func=6'b000000                                   Premise(F148)
	S252= CMPU.Out=CompareU(FU(a),{16{imm[15]},imm})            CMPU-CMPU(S248,S250)
	S253= CMPU.zero=CompareU(FU(a),{16{imm[15]},imm})           CMPU-CMPU(S248,S250)
	S254= CMPU.gt=CompareU(FU(a),{16{imm[15]},imm})             CMPU-CMPU(S248,S250)
	S255= CMPU.lt=CompareU(FU(a),{16{imm[15]},imm})             CMPU-CMPU(S248,S250)
	S256= CMPU.lt=>ConditionReg_MEM.In                          Premise(F149)
	S257= ConditionReg_MEM.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S255,S256)
	S258= IR_EX.Out=>IR_MEM.In                                  Premise(F150)
	S259= IR_MEM.In={1,rs,9,imm}                                Path(S234,S258)
	S260= FU.InEX_WReg=5'b00000                                 Premise(F151)
	S261= CtrlASIDIn=0                                          Premise(F152)
	S262= CtrlCP0=0                                             Premise(F153)
	S263= CP0[ASID]=pid                                         CP0-Hold(S176,S262)
	S264= CtrlEPCIn=0                                           Premise(F154)
	S265= CtrlExCodeIn=0                                        Premise(F155)
	S266= CtrlIMMU=0                                            Premise(F156)
	S267= CtrlPC=0                                              Premise(F157)
	S268= CtrlPCInc=0                                           Premise(F158)
	S269= PC[CIA]=addr                                          PC-Hold(S182,S268)
	S270= PC[Out]=addr+4                                        PC-Hold(S183,S267,S268)
	S271= CtrlIAddrReg=0                                        Premise(F159)
	S272= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S185,S271)
	S273= CtrlICache=0                                          Premise(F160)
	S274= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S187,S273)
	S275= CtrlIR_IMMU=0                                         Premise(F161)
	S276= CtrlICacheReg=0                                       Premise(F162)
	S277= CtrlIR_ID=0                                           Premise(F163)
	S278= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S191,S277)
	S279= CtrlIMem=0                                            Premise(F164)
	S280= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S193,S279)
	S281= CtrlIRMux=0                                           Premise(F165)
	S282= CtrlGPR=0                                             Premise(F166)
	S283= GPR[rs]=a                                             GPR-Hold(S196,S282)
	S284= CtrlA_EX=0                                            Premise(F167)
	S285= [A_EX]=FU(a)                                          A_EX-Hold(S198,S284)
	S286= CtrlB_EX=0                                            Premise(F168)
	S287= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S200,S286)
	S288= CtrlIR_EX=0                                           Premise(F169)
	S289= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S202,S288)
	S290= CtrlConditionReg_MEM=1                                Premise(F170)
	S291= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Write(S257,S290)
	S292= CtrlIR_MEM=1                                          Premise(F171)
	S293= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Write(S259,S292)
	S294= CtrlPIDReg=0                                          Premise(F172)
	S295= CtrlIR_DMMU1=0                                        Premise(F173)
	S296= CtrlIR_WB=0                                           Premise(F174)
	S297= CtrlA_MEM=0                                           Premise(F175)
	S298= CtrlA_WB=0                                            Premise(F176)
	S299= CtrlB_MEM=0                                           Premise(F177)
	S300= CtrlB_WB=0                                            Premise(F178)
	S301= CtrlConditionReg_DMMU1=0                              Premise(F179)
	S302= CtrlConditionReg_WB=0                                 Premise(F180)
	S303= CtrlIR_DMMU2=0                                        Premise(F181)
	S304= CtrlConditionReg_DMMU2=0                              Premise(F182)

MEM	S305= CP0.ASID=pid                                          CP0-Read-ASID(S263)
	S306= PC.CIA=addr                                           PC-Out(S269)
	S307= PC.CIA31_28=addr[31:28]                               PC-Out(S269)
	S308= PC.Out=addr+4                                         PC-Out(S270)
	S309= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S272)
	S310= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S272)
	S311= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S272)
	S312= IR_ID.Out={1,rs,9,imm}                                IR-Out(S278)
	S313= IR_ID.Out31_26=1                                      IR-Out(S278)
	S314= IR_ID.Out25_21=rs                                     IR-Out(S278)
	S315= IR_ID.Out20_16=9                                      IR-Out(S278)
	S316= IR_ID.Out15_0=imm                                     IR-Out(S278)
	S317= A_EX.Out=FU(a)                                        A_EX-Out(S285)
	S318= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S285)
	S319= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S285)
	S320= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S287)
	S321= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S287)
	S322= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S287)
	S323= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S289)
	S324= IR_EX.Out31_26=1                                      IR_EX-Out(S289)
	S325= IR_EX.Out25_21=rs                                     IR_EX-Out(S289)
	S326= IR_EX.Out20_16=9                                      IR_EX-Out(S289)
	S327= IR_EX.Out15_0=imm                                     IR_EX-Out(S289)
	S328= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S291)
	S329= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S291)
	S330= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S291)
	S331= IR_MEM.Out={1,rs,9,imm}                               IR_MEM-Out(S293)
	S332= IR_MEM.Out31_26=1                                     IR_MEM-Out(S293)
	S333= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S293)
	S334= IR_MEM.Out20_16=9                                     IR_MEM-Out(S293)
	S335= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S293)
	S336= IR_MEM.Out=>FU.IR_MEM                                 Premise(F183)
	S337= FU.IR_MEM={1,rs,9,imm}                                Path(S331,S336)
	S338= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F184)
	S339= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F185)
	S340= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F186)
	S341= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F187)
	S342= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F188)
	S343= CU_MEM.Op=1                                           Path(S332,S342)
	S344= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F189)
	S345= CU_MEM.IRFunc1=9                                      Path(S334,S344)
	S346= PC.Out=>CP0.EPCIn                                     Premise(F190)
	S347= CP0.EPCIn=addr+4                                      Path(S308,S346)
	S348= CP0.ExCodeIn=5'h0d                                    Premise(F191)
	S349= CU_MEM.TrapAddr=>PC.In                                Premise(F192)
	S350= CP0.ASID=>PIDReg.In                                   Premise(F193)
	S351= PIDReg.In=pid                                         Path(S305,S350)
	S352= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F194)
	S353= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})           Path(S328,S352)
	S354= IR_MEM.Out=>IR_DMMU1.In                               Premise(F195)
	S355= IR_DMMU1.In={1,rs,9,imm}                              Path(S331,S354)
	S356= IR_MEM.Out=>IR_WB.In                                  Premise(F196)
	S357= IR_WB.In={1,rs,9,imm}                                 Path(S331,S356)
	S358= A_MEM.Out=>A_WB.In                                    Premise(F197)
	S359= B_MEM.Out=>B_WB.In                                    Premise(F198)
	S360= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F199)
	S361= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S328,S360)
	S362= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F200)
	S363= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S328,S362)
	S364= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F201)
	S365= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F202)
	S366= FU.InMEM_WReg=5'b00000                                Premise(F203)
	S367= CtrlASIDIn=0                                          Premise(F204)
	S368= CtrlCP0=0                                             Premise(F205)
	S369= CP0[ASID]=pid                                         CP0-Hold(S263,S368)
	S370= CtrlEPCIn=1                                           Premise(F206)
	S371= CP0[EPC]=addr+4                                       CP0-Write-EPC(S347,S370)
	S372= CtrlExCodeIn=1                                        Premise(F207)
	S373= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S348,S372)
	S374= CtrlIMMU=0                                            Premise(F208)
	S375= CtrlPC=1                                              Premise(F209)
	S376= CtrlPCInc=0                                           Premise(F210)
	S377= PC[CIA]=addr                                          PC-Hold(S269,S376)
	S378= CtrlIAddrReg=0                                        Premise(F211)
	S379= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S272,S378)
	S380= CtrlICache=0                                          Premise(F212)
	S381= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S274,S380)
	S382= CtrlIR_IMMU=0                                         Premise(F213)
	S383= CtrlICacheReg=0                                       Premise(F214)
	S384= CtrlIR_ID=0                                           Premise(F215)
	S385= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S278,S384)
	S386= CtrlIMem=0                                            Premise(F216)
	S387= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S280,S386)
	S388= CtrlIRMux=0                                           Premise(F217)
	S389= CtrlGPR=0                                             Premise(F218)
	S390= GPR[rs]=a                                             GPR-Hold(S283,S389)
	S391= CtrlA_EX=0                                            Premise(F219)
	S392= [A_EX]=FU(a)                                          A_EX-Hold(S285,S391)
	S393= CtrlB_EX=0                                            Premise(F220)
	S394= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S287,S393)
	S395= CtrlIR_EX=0                                           Premise(F221)
	S396= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S289,S395)
	S397= CtrlConditionReg_MEM=0                                Premise(F222)
	S398= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S291,S397)
	S399= CtrlIR_MEM=0                                          Premise(F223)
	S400= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Hold(S293,S399)
	S401= CtrlPIDReg=1                                          Premise(F224)
	S402= [PIDReg]=pid                                          PIDReg-Write(S351,S401)
	S403= CtrlIR_DMMU1=1                                        Premise(F225)
	S404= [IR_DMMU1]={1,rs,9,imm}                               IR_DMMU1-Write(S355,S403)
	S405= CtrlIR_WB=1                                           Premise(F226)
	S406= [IR_WB]={1,rs,9,imm}                                  IR_WB-Write(S357,S405)
	S407= CtrlA_MEM=0                                           Premise(F227)
	S408= CtrlA_WB=1                                            Premise(F228)
	S409= CtrlB_MEM=0                                           Premise(F229)
	S410= CtrlB_WB=1                                            Premise(F230)
	S411= CtrlConditionReg_DMMU1=1                              Premise(F231)
	S412= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Write(S361,S411)
	S413= CtrlConditionReg_WB=1                                 Premise(F232)
	S414= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S363,S413)
	S415= CtrlIR_DMMU2=0                                        Premise(F233)
	S416= CtrlConditionReg_DMMU2=0                              Premise(F234)

MEM(DMMU1)	S417= CP0.ASID=pid                                          CP0-Read-ASID(S369)
	S418= CP0.EPC=addr+4                                        CP0-Read-EPC(S371)
	S419= PC.CIA=addr                                           PC-Out(S377)
	S420= PC.CIA31_28=addr[31:28]                               PC-Out(S377)
	S421= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S379)
	S422= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S379)
	S423= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S379)
	S424= IR_ID.Out={1,rs,9,imm}                                IR-Out(S385)
	S425= IR_ID.Out31_26=1                                      IR-Out(S385)
	S426= IR_ID.Out25_21=rs                                     IR-Out(S385)
	S427= IR_ID.Out20_16=9                                      IR-Out(S385)
	S428= IR_ID.Out15_0=imm                                     IR-Out(S385)
	S429= A_EX.Out=FU(a)                                        A_EX-Out(S392)
	S430= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S392)
	S431= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S392)
	S432= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S394)
	S433= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S394)
	S434= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S394)
	S435= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S396)
	S436= IR_EX.Out31_26=1                                      IR_EX-Out(S396)
	S437= IR_EX.Out25_21=rs                                     IR_EX-Out(S396)
	S438= IR_EX.Out20_16=9                                      IR_EX-Out(S396)
	S439= IR_EX.Out15_0=imm                                     IR_EX-Out(S396)
	S440= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S398)
	S441= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S398)
	S442= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S398)
	S443= IR_MEM.Out={1,rs,9,imm}                               IR_MEM-Out(S400)
	S444= IR_MEM.Out31_26=1                                     IR_MEM-Out(S400)
	S445= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S400)
	S446= IR_MEM.Out20_16=9                                     IR_MEM-Out(S400)
	S447= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S400)
	S448= PIDReg.Out=pid                                        PIDReg-Out(S402)
	S449= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S402)
	S450= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S402)
	S451= IR_DMMU1.Out={1,rs,9,imm}                             IR_DMMU1-Out(S404)
	S452= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S404)
	S453= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S404)
	S454= IR_DMMU1.Out20_16=9                                   IR_DMMU1-Out(S404)
	S455= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S404)
	S456= IR_WB.Out={1,rs,9,imm}                                IR-Out(S406)
	S457= IR_WB.Out31_26=1                                      IR-Out(S406)
	S458= IR_WB.Out25_21=rs                                     IR-Out(S406)
	S459= IR_WB.Out20_16=9                                      IR-Out(S406)
	S460= IR_WB.Out15_0=imm                                     IR-Out(S406)
	S461= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S412)
	S462= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S412)
	S463= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S412)
	S464= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S414)
	S465= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S414)
	S466= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S414)
	S467= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F235)
	S468= FU.IR_DMMU1={1,rs,9,imm}                              Path(S451,S467)
	S469= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F236)
	S470= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F237)
	S471= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F238)
	S472= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F239)
	S473= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F240)
	S474= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F241)
	S475= CU_DMMU1.Op=1                                         Path(S452,S474)
	S476= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F242)
	S477= CU_DMMU1.IRFunc1=9                                    Path(S454,S476)
	S478= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F243)
	S479= IR_DMMU2.In={1,rs,9,imm}                              Path(S451,S478)
	S480= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F244)
	S481= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S461,S480)
	S482= FU.InDMMU1_WReg=5'b00000                              Premise(F245)
	S483= CtrlASIDIn=0                                          Premise(F246)
	S484= CtrlCP0=0                                             Premise(F247)
	S485= CP0[ASID]=pid                                         CP0-Hold(S369,S484)
	S486= CP0[EPC]=addr+4                                       CP0-Hold(S371,S484)
	S487= CP0[ExCode]=5'h0d                                     CP0-Hold(S373,S484)
	S488= CtrlEPCIn=0                                           Premise(F248)
	S489= CtrlExCodeIn=0                                        Premise(F249)
	S490= CtrlIMMU=0                                            Premise(F250)
	S491= CtrlPC=0                                              Premise(F251)
	S492= CtrlPCInc=0                                           Premise(F252)
	S493= PC[CIA]=addr                                          PC-Hold(S377,S492)
	S494= CtrlIAddrReg=0                                        Premise(F253)
	S495= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S379,S494)
	S496= CtrlICache=0                                          Premise(F254)
	S497= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S381,S496)
	S498= CtrlIR_IMMU=0                                         Premise(F255)
	S499= CtrlICacheReg=0                                       Premise(F256)
	S500= CtrlIR_ID=0                                           Premise(F257)
	S501= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S385,S500)
	S502= CtrlIMem=0                                            Premise(F258)
	S503= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S387,S502)
	S504= CtrlIRMux=0                                           Premise(F259)
	S505= CtrlGPR=0                                             Premise(F260)
	S506= GPR[rs]=a                                             GPR-Hold(S390,S505)
	S507= CtrlA_EX=0                                            Premise(F261)
	S508= [A_EX]=FU(a)                                          A_EX-Hold(S392,S507)
	S509= CtrlB_EX=0                                            Premise(F262)
	S510= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S394,S509)
	S511= CtrlIR_EX=0                                           Premise(F263)
	S512= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S396,S511)
	S513= CtrlConditionReg_MEM=0                                Premise(F264)
	S514= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S398,S513)
	S515= CtrlIR_MEM=0                                          Premise(F265)
	S516= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Hold(S400,S515)
	S517= CtrlPIDReg=0                                          Premise(F266)
	S518= [PIDReg]=pid                                          PIDReg-Hold(S402,S517)
	S519= CtrlIR_DMMU1=0                                        Premise(F267)
	S520= [IR_DMMU1]={1,rs,9,imm}                               IR_DMMU1-Hold(S404,S519)
	S521= CtrlIR_WB=0                                           Premise(F268)
	S522= [IR_WB]={1,rs,9,imm}                                  IR_WB-Hold(S406,S521)
	S523= CtrlA_MEM=0                                           Premise(F269)
	S524= CtrlA_WB=0                                            Premise(F270)
	S525= CtrlB_MEM=0                                           Premise(F271)
	S526= CtrlB_WB=0                                            Premise(F272)
	S527= CtrlConditionReg_DMMU1=0                              Premise(F273)
	S528= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S412,S527)
	S529= CtrlConditionReg_WB=0                                 Premise(F274)
	S530= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S414,S529)
	S531= CtrlIR_DMMU2=1                                        Premise(F275)
	S532= [IR_DMMU2]={1,rs,9,imm}                               IR_DMMU2-Write(S479,S531)
	S533= CtrlConditionReg_DMMU2=1                              Premise(F276)
	S534= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Write(S481,S533)

MEM(DMMU2)	S535= CP0.ASID=pid                                          CP0-Read-ASID(S485)
	S536= CP0.EPC=addr+4                                        CP0-Read-EPC(S486)
	S537= PC.CIA=addr                                           PC-Out(S493)
	S538= PC.CIA31_28=addr[31:28]                               PC-Out(S493)
	S539= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S495)
	S540= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S495)
	S541= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S495)
	S542= IR_ID.Out={1,rs,9,imm}                                IR-Out(S501)
	S543= IR_ID.Out31_26=1                                      IR-Out(S501)
	S544= IR_ID.Out25_21=rs                                     IR-Out(S501)
	S545= IR_ID.Out20_16=9                                      IR-Out(S501)
	S546= IR_ID.Out15_0=imm                                     IR-Out(S501)
	S547= A_EX.Out=FU(a)                                        A_EX-Out(S508)
	S548= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S508)
	S549= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S508)
	S550= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S510)
	S551= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S510)
	S552= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S510)
	S553= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S512)
	S554= IR_EX.Out31_26=1                                      IR_EX-Out(S512)
	S555= IR_EX.Out25_21=rs                                     IR_EX-Out(S512)
	S556= IR_EX.Out20_16=9                                      IR_EX-Out(S512)
	S557= IR_EX.Out15_0=imm                                     IR_EX-Out(S512)
	S558= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S514)
	S559= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S514)
	S560= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S514)
	S561= IR_MEM.Out={1,rs,9,imm}                               IR_MEM-Out(S516)
	S562= IR_MEM.Out31_26=1                                     IR_MEM-Out(S516)
	S563= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S516)
	S564= IR_MEM.Out20_16=9                                     IR_MEM-Out(S516)
	S565= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S516)
	S566= PIDReg.Out=pid                                        PIDReg-Out(S518)
	S567= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S518)
	S568= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S518)
	S569= IR_DMMU1.Out={1,rs,9,imm}                             IR_DMMU1-Out(S520)
	S570= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S520)
	S571= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S520)
	S572= IR_DMMU1.Out20_16=9                                   IR_DMMU1-Out(S520)
	S573= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S520)
	S574= IR_WB.Out={1,rs,9,imm}                                IR-Out(S522)
	S575= IR_WB.Out31_26=1                                      IR-Out(S522)
	S576= IR_WB.Out25_21=rs                                     IR-Out(S522)
	S577= IR_WB.Out20_16=9                                      IR-Out(S522)
	S578= IR_WB.Out15_0=imm                                     IR-Out(S522)
	S579= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S528)
	S580= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S528)
	S581= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S528)
	S582= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S530)
	S583= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S530)
	S584= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S530)
	S585= IR_DMMU2.Out={1,rs,9,imm}                             IR_DMMU2-Out(S532)
	S586= IR_DMMU2.Out31_26=1                                   IR_DMMU2-Out(S532)
	S587= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S532)
	S588= IR_DMMU2.Out20_16=9                                   IR_DMMU2-Out(S532)
	S589= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S532)
	S590= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S534)
	S591= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S534)
	S592= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S534)
	S593= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F277)
	S594= FU.IR_DMMU2={1,rs,9,imm}                              Path(S585,S593)
	S595= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F278)
	S596= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F279)
	S597= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F280)
	S598= CU_DMMU2.Op=1                                         Path(S586,S597)
	S599= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F281)
	S600= CU_DMMU2.IRFunc1=9                                    Path(S588,S599)
	S601= IR_DMMU2.Out=>IR_WB.In                                Premise(F282)
	S602= IR_WB.In={1,rs,9,imm}                                 Path(S585,S601)
	S603= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F283)
	S604= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S590,S603)
	S605= FU.InDMMU2_WReg=5'b00000                              Premise(F284)
	S606= CtrlASIDIn=0                                          Premise(F285)
	S607= CtrlCP0=0                                             Premise(F286)
	S608= CP0[ASID]=pid                                         CP0-Hold(S485,S607)
	S609= CP0[EPC]=addr+4                                       CP0-Hold(S486,S607)
	S610= CP0[ExCode]=5'h0d                                     CP0-Hold(S487,S607)
	S611= CtrlEPCIn=0                                           Premise(F287)
	S612= CtrlExCodeIn=0                                        Premise(F288)
	S613= CtrlIMMU=0                                            Premise(F289)
	S614= CtrlPC=0                                              Premise(F290)
	S615= CtrlPCInc=0                                           Premise(F291)
	S616= PC[CIA]=addr                                          PC-Hold(S493,S615)
	S617= CtrlIAddrReg=0                                        Premise(F292)
	S618= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S495,S617)
	S619= CtrlICache=0                                          Premise(F293)
	S620= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S497,S619)
	S621= CtrlIR_IMMU=0                                         Premise(F294)
	S622= CtrlICacheReg=0                                       Premise(F295)
	S623= CtrlIR_ID=0                                           Premise(F296)
	S624= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S501,S623)
	S625= CtrlIMem=0                                            Premise(F297)
	S626= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S503,S625)
	S627= CtrlIRMux=0                                           Premise(F298)
	S628= CtrlGPR=0                                             Premise(F299)
	S629= GPR[rs]=a                                             GPR-Hold(S506,S628)
	S630= CtrlA_EX=0                                            Premise(F300)
	S631= [A_EX]=FU(a)                                          A_EX-Hold(S508,S630)
	S632= CtrlB_EX=0                                            Premise(F301)
	S633= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S510,S632)
	S634= CtrlIR_EX=0                                           Premise(F302)
	S635= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S512,S634)
	S636= CtrlConditionReg_MEM=0                                Premise(F303)
	S637= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S514,S636)
	S638= CtrlIR_MEM=0                                          Premise(F304)
	S639= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Hold(S516,S638)
	S640= CtrlPIDReg=0                                          Premise(F305)
	S641= [PIDReg]=pid                                          PIDReg-Hold(S518,S640)
	S642= CtrlIR_DMMU1=0                                        Premise(F306)
	S643= [IR_DMMU1]={1,rs,9,imm}                               IR_DMMU1-Hold(S520,S642)
	S644= CtrlIR_WB=1                                           Premise(F307)
	S645= [IR_WB]={1,rs,9,imm}                                  IR_WB-Write(S602,S644)
	S646= CtrlA_MEM=0                                           Premise(F308)
	S647= CtrlA_WB=0                                            Premise(F309)
	S648= CtrlB_MEM=0                                           Premise(F310)
	S649= CtrlB_WB=0                                            Premise(F311)
	S650= CtrlConditionReg_DMMU1=0                              Premise(F312)
	S651= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S528,S650)
	S652= CtrlConditionReg_WB=1                                 Premise(F313)
	S653= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S604,S652)
	S654= CtrlIR_DMMU2=0                                        Premise(F314)
	S655= [IR_DMMU2]={1,rs,9,imm}                               IR_DMMU2-Hold(S532,S654)
	S656= CtrlConditionReg_DMMU2=0                              Premise(F315)
	S657= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S534,S656)

WB	S658= CP0.ASID=pid                                          CP0-Read-ASID(S608)
	S659= CP0.EPC=addr+4                                        CP0-Read-EPC(S609)
	S660= PC.CIA=addr                                           PC-Out(S616)
	S661= PC.CIA31_28=addr[31:28]                               PC-Out(S616)
	S662= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S618)
	S663= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S618)
	S664= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S618)
	S665= IR_ID.Out={1,rs,9,imm}                                IR-Out(S624)
	S666= IR_ID.Out31_26=1                                      IR-Out(S624)
	S667= IR_ID.Out25_21=rs                                     IR-Out(S624)
	S668= IR_ID.Out20_16=9                                      IR-Out(S624)
	S669= IR_ID.Out15_0=imm                                     IR-Out(S624)
	S670= A_EX.Out=FU(a)                                        A_EX-Out(S631)
	S671= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S631)
	S672= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S631)
	S673= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S633)
	S674= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S633)
	S675= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S633)
	S676= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S635)
	S677= IR_EX.Out31_26=1                                      IR_EX-Out(S635)
	S678= IR_EX.Out25_21=rs                                     IR_EX-Out(S635)
	S679= IR_EX.Out20_16=9                                      IR_EX-Out(S635)
	S680= IR_EX.Out15_0=imm                                     IR_EX-Out(S635)
	S681= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S637)
	S682= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S637)
	S683= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S637)
	S684= IR_MEM.Out={1,rs,9,imm}                               IR_MEM-Out(S639)
	S685= IR_MEM.Out31_26=1                                     IR_MEM-Out(S639)
	S686= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S639)
	S687= IR_MEM.Out20_16=9                                     IR_MEM-Out(S639)
	S688= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S639)
	S689= PIDReg.Out=pid                                        PIDReg-Out(S641)
	S690= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S641)
	S691= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S641)
	S692= IR_DMMU1.Out={1,rs,9,imm}                             IR_DMMU1-Out(S643)
	S693= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S643)
	S694= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S643)
	S695= IR_DMMU1.Out20_16=9                                   IR_DMMU1-Out(S643)
	S696= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S643)
	S697= IR_WB.Out={1,rs,9,imm}                                IR-Out(S645)
	S698= IR_WB.Out31_26=1                                      IR-Out(S645)
	S699= IR_WB.Out25_21=rs                                     IR-Out(S645)
	S700= IR_WB.Out20_16=9                                      IR-Out(S645)
	S701= IR_WB.Out15_0=imm                                     IR-Out(S645)
	S702= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S651)
	S703= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S651)
	S704= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S651)
	S705= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S653)
	S706= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S653)
	S707= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S653)
	S708= IR_DMMU2.Out={1,rs,9,imm}                             IR_DMMU2-Out(S655)
	S709= IR_DMMU2.Out31_26=1                                   IR_DMMU2-Out(S655)
	S710= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S655)
	S711= IR_DMMU2.Out20_16=9                                   IR_DMMU2-Out(S655)
	S712= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S655)
	S713= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S657)
	S714= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S657)
	S715= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S657)
	S716= IR_WB.Out=>FU.IR_WB                                   Premise(F316)
	S717= FU.IR_WB={1,rs,9,imm}                                 Path(S697,S716)
	S718= IR_WB.Out31_26=>CU_WB.Op                              Premise(F317)
	S719= CU_WB.Op=1                                            Path(S698,S718)
	S720= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F318)
	S721= CU_WB.IRFunc1=9                                       Path(S700,S720)
	S722= FU.InWB_WReg=5'b00000                                 Premise(F319)
	S723= CtrlASIDIn=0                                          Premise(F320)
	S724= CtrlCP0=0                                             Premise(F321)
	S725= CP0[ASID]=pid                                         CP0-Hold(S608,S724)
	S726= CP0[EPC]=addr+4                                       CP0-Hold(S609,S724)
	S727= CP0[ExCode]=5'h0d                                     CP0-Hold(S610,S724)
	S728= CtrlEPCIn=0                                           Premise(F322)
	S729= CtrlExCodeIn=0                                        Premise(F323)
	S730= CtrlIMMU=0                                            Premise(F324)
	S731= CtrlPC=0                                              Premise(F325)
	S732= CtrlPCInc=0                                           Premise(F326)
	S733= PC[CIA]=addr                                          PC-Hold(S616,S732)
	S734= CtrlIAddrReg=0                                        Premise(F327)
	S735= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S618,S734)
	S736= CtrlICache=0                                          Premise(F328)
	S737= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S620,S736)
	S738= CtrlIR_IMMU=0                                         Premise(F329)
	S739= CtrlICacheReg=0                                       Premise(F330)
	S740= CtrlIR_ID=0                                           Premise(F331)
	S741= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S624,S740)
	S742= CtrlIMem=0                                            Premise(F332)
	S743= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S626,S742)
	S744= CtrlIRMux=0                                           Premise(F333)
	S745= CtrlGPR=0                                             Premise(F334)
	S746= GPR[rs]=a                                             GPR-Hold(S629,S745)
	S747= CtrlA_EX=0                                            Premise(F335)
	S748= [A_EX]=FU(a)                                          A_EX-Hold(S631,S747)
	S749= CtrlB_EX=0                                            Premise(F336)
	S750= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S633,S749)
	S751= CtrlIR_EX=0                                           Premise(F337)
	S752= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S635,S751)
	S753= CtrlConditionReg_MEM=0                                Premise(F338)
	S754= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S637,S753)
	S755= CtrlIR_MEM=0                                          Premise(F339)
	S756= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Hold(S639,S755)
	S757= CtrlPIDReg=0                                          Premise(F340)
	S758= [PIDReg]=pid                                          PIDReg-Hold(S641,S757)
	S759= CtrlIR_DMMU1=0                                        Premise(F341)
	S760= [IR_DMMU1]={1,rs,9,imm}                               IR_DMMU1-Hold(S643,S759)
	S761= CtrlIR_WB=0                                           Premise(F342)
	S762= [IR_WB]={1,rs,9,imm}                                  IR_WB-Hold(S645,S761)
	S763= CtrlA_MEM=0                                           Premise(F343)
	S764= CtrlA_WB=0                                            Premise(F344)
	S765= CtrlB_MEM=0                                           Premise(F345)
	S766= CtrlB_WB=0                                            Premise(F346)
	S767= CtrlConditionReg_DMMU1=0                              Premise(F347)
	S768= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S651,S767)
	S769= CtrlConditionReg_WB=0                                 Premise(F348)
	S770= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S653,S769)
	S771= CtrlIR_DMMU2=0                                        Premise(F349)
	S772= [IR_DMMU2]={1,rs,9,imm}                               IR_DMMU2-Hold(S655,S771)
	S773= CtrlConditionReg_DMMU2=0                              Premise(F350)
	S774= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S657,S773)

POST	S725= CP0[ASID]=pid                                         CP0-Hold(S608,S724)
	S726= CP0[EPC]=addr+4                                       CP0-Hold(S609,S724)
	S727= CP0[ExCode]=5'h0d                                     CP0-Hold(S610,S724)
	S733= PC[CIA]=addr                                          PC-Hold(S616,S732)
	S735= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S618,S734)
	S737= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S620,S736)
	S741= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S624,S740)
	S743= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S626,S742)
	S746= GPR[rs]=a                                             GPR-Hold(S629,S745)
	S748= [A_EX]=FU(a)                                          A_EX-Hold(S631,S747)
	S750= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S633,S749)
	S752= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S635,S751)
	S754= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S637,S753)
	S756= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Hold(S639,S755)
	S758= [PIDReg]=pid                                          PIDReg-Hold(S641,S757)
	S760= [IR_DMMU1]={1,rs,9,imm}                               IR_DMMU1-Hold(S643,S759)
	S762= [IR_WB]={1,rs,9,imm}                                  IR_WB-Hold(S645,S761)
	S768= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S651,S767)
	S770= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S653,S769)
	S772= [IR_DMMU2]={1,rs,9,imm}                               IR_DMMU2-Hold(S655,S771)
	S774= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S657,S773)

