INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/project_18/project_18.srcs/sources_1/new/risc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module GPRs
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/project_18/project_18.srcs/sim_1/new/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_tb
