const e=JSON.parse('{"key":"v-085660aa","path":"/en/train/eda/chip-circuit/Part_5-std_cell/5_1_%E7%89%A9%E7%90%86%E8%AE%BE%E8%AE%A1%E4%B8%AD%E7%9A%84%E6%A0%87%E5%87%86%E5%8D%95%E5%85%83.html","title":"5.1 标准单元","lang":"en-US","frontmatter":{"title":"5.1 标准单元","order":1},"headers":[{"level":2,"title":"标准单元布局","slug":"标准单元布局","link":"#标准单元布局","children":[]},{"level":2,"title":"标准单元中的轨道","slug":"标准单元中的轨道","link":"#标准单元中的轨道","children":[]},{"level":2,"title":"参考资料","slug":"参考资料","link":"#参考资料","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723131714000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":5.73,"words":1718},"filePathRelative":"en/train/eda/chip-circuit/Part_5-std_cell/5_1_物理设计中的标准单元.md","localizedDate":"August 8, 2024","excerpt":"<p>作为ASIC（特定应用集成电路）设计中的基本构建单元，标准单元具有明确定义和预特性化的特点。它们具备高度的可重用性，能够在不同的项目或系统中被重复使用，从而节省大量ASIC设计时间。可重用性的概念意味着设计中的某个组件、模块或部分可以在多个不同的场景中灵活重复使用，避免了重复设计的工作量和时间。</p>\\n<h2> 标准单元布局</h2>\\n<p>所有标准单元的高度相等，宽度各不相同。标准单元的主要特征在下图中进行了解释。</p>\\n<div style=\\"text-align:center;\\">\\n  <img src=\\"/res/images/train_eda_5/Standard_cell.png\\" alt=\\"ASIC Flow\\" width=\\"200\\">\\n  <h4>图1 标准单元布局样式</h4>\\n</div>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
