{
  "Top": "riscv_core",
  "RtlTop": "riscv_core",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4",
    "Uncertainty": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "riscv_core",
    "Version": "1.0",
    "DisplayName": "Riscv_core",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/..\/alu.cpp",
      "..\/..\/approx_add.cpp",
      "..\/..\/approx_mul.cpp",
      "..\/..\/branch.cpp",
      "..\/..\/clz.cpp",
      "..\/..\/datapath.cpp",
      "..\/..\/lsu.cpp",
      "..\/..\/muldiv.cpp",
      "..\/..\/next_pc.cpp",
      "..\/..\/riscv_core.cpp",
      "..\/..\/xalu.cpp",
      "..\/..\/xmuldiv.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/alu.vhd",
      "impl\/vhdl\/approx_add.vhd",
      "impl\/vhdl\/approx_mul.vhd",
      "impl\/vhdl\/datapath.vhd",
      "impl\/vhdl\/datapath_inst_mem.vhd",
      "impl\/vhdl\/datapath_mem.vhd",
      "impl\/vhdl\/datapath_rf.vhd",
      "impl\/vhdl\/riscv_core_sdiv_3bkb.vhd",
      "impl\/vhdl\/riscv_core_udiv_3cud.vhd",
      "impl\/vhdl\/riscv_core.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/alu.v",
      "impl\/verilog\/approx_add.v",
      "impl\/verilog\/approx_mul.v",
      "impl\/verilog\/datapath.v",
      "impl\/verilog\/datapath_inst_mem.v",
      "impl\/verilog\/datapath_inst_mem_rom.dat",
      "impl\/verilog\/datapath_mem.v",
      "impl\/verilog\/datapath_mem_ram.dat",
      "impl\/verilog\/datapath_rf.v",
      "impl\/verilog\/datapath_rf_ram.dat",
      "impl\/verilog\/riscv_core_sdiv_3bkb.v",
      "impl\/verilog\/riscv_core_udiv_3cud.v",
      "impl\/verilog\/riscv_core.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {"ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }},
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "riscv_core",
      "Instances": [{
          "ModuleName": "datapath",
          "InstanceName": "grp_datapath_fu_14",
          "Instances": [
            {
              "ModuleName": "alu",
              "InstanceName": "grp_alu_fu_501"
            },
            {
              "ModuleName": "approx_mul",
              "InstanceName": "grp_approx_mul_fu_509"
            },
            {
              "ModuleName": "approx_add",
              "InstanceName": "grp_approx_add_fu_517"
            }
          ]
        }]
    },
    "Metrics": {
      "alu": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.50"
        },
        "Area": {
          "FF": "0",
          "LUT": "566",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "approx_mul": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.80"
        },
        "Area": {
          "FF": "47",
          "LUT": "552",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "approx_add": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.33"
        },
        "Area": {
          "FF": "42",
          "LUT": "246",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "datapath": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4",
          "LatencyWorst": "38",
          "PipelineIIMin": "3",
          "PipelineIIMax": "38",
          "PipelineII": "3 ~ 38",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.80"
        },
        "Area": {
          "BRAM_18K": "68",
          "DSP48E": "6",
          "FF": "1881",
          "LUT": "4336"
        }
      },
      "riscv_core": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "5",
          "LatencyWorst": "39",
          "PipelineIIMin": "5",
          "PipelineIIMax": "40",
          "PipelineII": "5 ~ 40",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.80"
        },
        "Area": {
          "BRAM_18K": "68",
          "DSP48E": "6",
          "FF": "1916",
          "LUT": "4390"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-01-17 04:49:03 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
