	component nios_system is
		port (
			clk_clk            : in    std_logic                     := 'X';             -- clk
			reset_reset_n      : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk      : out   std_logic;                                        -- clk
			sdram_wire_addr    : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba      : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n   : out   std_logic;                                        -- cas_n
			sdram_wire_cke     : out   std_logic;                                        -- cke
			sdram_wire_cs_n    : out   std_logic;                                        -- cs_n
			sdram_wire_dq      : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm     : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n   : out   std_logic;                                        -- ras_n
			sdram_wire_we_n    : out   std_logic;                                        -- we_n
			to_hw_port0_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port1_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port2_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port3_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port4_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port5_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port6_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port7_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port8_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_port9_export : out   std_logic_vector(31 downto 0);                    -- export
			to_hw_sig_export   : out   std_logic_vector(1 downto 0);                     -- export
			to_sw_sig_export   : in    std_logic_vector(1 downto 0)  := (others => 'X')  -- export
		);
	end component nios_system;

