sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/user/repos/DIP_2022/PD1-io/logic.vf,-w,/home/user/repos/DIP_2022/PD1-io/logic.sch
