# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe RegisterFile-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module RegisterFile +define+TOP_TYPE=VRegisterFile -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VRegisterFile -include VRegisterFile.h -fPIC -shared -I'/home/justinwu/.sdkman/candidates/java/11.0.29-tem/include' -I'/home/justinwu/.sdkman/candidates/java/11.0.29-tem/include/linux' -fvisibility=hidden -Mdir /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden RegisterFile.sv"
T      4084 7599824371449642  1765301520   624284400  1765301520   624284400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile.cpp"
T      3593 2251799813880748  1765301520   623284400  1765301520   623284400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile.h"
T      2221 12666373952248159  1765301520   646024000  1765301520   646024000 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile.mk"
T       809 3940649674138558  1765301520   618309300  1765301520   618309300 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile__Syms.cpp"
T       993 2814749767302036  1765301520   621284300  1765301520   621284300 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile__Syms.h"
T      3236 2814749767369430  1765301520   628500200  1765301520   628500200 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile___024root.h"
T    118070 21392098230278451  1765301520   642025600  1765301520   642025600 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile___024root__DepSet_h6b6c3add__0.cpp"
T      9626 2814749767371050  1765301520   635406000  1765301520   635406000 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile___024root__DepSet_h6b6c3add__0__Slow.cpp"
T      1741 1970324837239516  1765301520   638407600  1765301520   638407600 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile___024root__DepSet_h6fbf810d__0.cpp"
T       937 2814749767371043  1765301520   633303800  1765301520   633303800 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile___024root__DepSet_h6fbf810d__0__Slow.cpp"
T      1511 3659174697502997  1765301520   631301500  1765301520   631301500 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile___024root__Slow.cpp"
T       729 7318349394739008  1765301520   626289900  1765301520   626289900 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile__pch.h"
T      2714 3659174697507170  1765301520   647639800  1765301520   647639800 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile__ver.d"
T         0        0  1765301520   648640700  1765301520   648640700 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile__verFiles.dat"
T      1710 9007199255009612  1765301520   644023500  1765301520   644023500 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_correctly_read_previously_written_register_values/verilated/VRegisterFile_classes.mk"
S  10993608    49671  1764858314   603955503  1705136080           0 "/usr/bin/verilator_bin"
S      4942    49832  1764858314   624311328  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S     41411 2533274790658549  1765301520   482533600  1765301520   482533600 "RegisterFile.sv"
