--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10657 paths analyzed, 922 endpoints analyzed, 51 failing endpoints
 51 timing errors detected. (51 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.706ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_31 (SLICE_X59Y56.B4), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.755ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.650 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO18 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y54.A6      net (fanout=1)        0.528   XLXN_142<18>
    SLICE_X63Y54.A       Tilo                  0.053   XLXN_141<1>
                                                       XLXI_23/Mmux_Cpu_data4bus101
    SLICE_X63Y54.B5      net (fanout=2)        0.205   Data_in<18>
    SLICE_X63Y54.B       Tilo                  0.053   XLXN_141<1>
                                                       M5/Mmux_Disp_num102
    SLICE_X60Y54.C2      net (fanout=2)        0.698   M5/Mmux_Disp_num101
    SLICE_X60Y54.C       Tilo                  0.053   U6/XLXI_1/buffer<21>
                                                       M5/Mmux_Disp_num103
    SLICE_X61Y55.A5      net (fanout=13)       0.632   Disp_num<18>
    SLICE_X61Y55.A       Tilo                  0.053   M5/Mmux_Disp_num81
                                                       U6/XLXI_2/HTS3/MSEG/AND19
    SLICE_X59Y55.B3      net (fanout=2)        0.461   U6/XLXI_2/HTS3/MSEG/XLXN_39
    SLICE_X59Y55.B       Tilo                  0.053   M5/Mmux_Disp_num110
                                                       U6/XLXI_2/HTS3/MSEG/XLXI_41
    SLICE_X59Y56.D5      net (fanout=1)        0.393   U6/XLXN_16<31>
    SLICE_X59Y56.DMUX    Tilo                  0.172   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_4/Mmux_o251
    SLICE_X59Y56.B4      net (fanout=1)        0.302   U6/XLXN_14<31>
    SLICE_X59Y56.CLK     Tas                   0.019   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (2.536ns logic, 3.219ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.650 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO19 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y55.C6      net (fanout=1)        0.548   XLXN_142<19>
    SLICE_X57Y55.C       Tilo                  0.053   U6/XLXI_1/buffer<61>
                                                       XLXI_23/Mmux_Cpu_data4bus111
    SLICE_X57Y55.D4      net (fanout=32)       0.317   Data_in<19>
    SLICE_X57Y55.D       Tilo                  0.053   U6/XLXI_1/buffer<61>
                                                       M5/Mmux_Disp_num112
    SLICE_X56Y55.C2      net (fanout=2)        0.708   M5/Mmux_Disp_num111
    SLICE_X56Y55.C       Tilo                  0.053   U6/XLXI_1/buffer<19>
                                                       M5/Mmux_Disp_num113
    SLICE_X60Y55.A5      net (fanout=13)       0.463   Disp_num<19>
    SLICE_X60Y55.A       Tilo                  0.053   XLXN_141<9>
                                                       U6/XLXI_2/HTS3/MSEG/AND18
    SLICE_X59Y55.B4      net (fanout=2)        0.424   U6/XLXI_2/HTS3/MSEG/XLXN_24
    SLICE_X59Y55.B       Tilo                  0.053   M5/Mmux_Disp_num110
                                                       U6/XLXI_2/HTS3/MSEG/XLXI_41
    SLICE_X59Y56.D5      net (fanout=1)        0.393   U6/XLXN_16<31>
    SLICE_X59Y56.DMUX    Tilo                  0.172   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_4/Mmux_o251
    SLICE_X59Y56.B4      net (fanout=1)        0.302   U6/XLXN_14<31>
    SLICE_X59Y56.CLK     Tas                   0.019   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (2.536ns logic, 3.155ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.650 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO19 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y55.C6      net (fanout=1)        0.548   XLXN_142<19>
    SLICE_X57Y55.C       Tilo                  0.053   U6/XLXI_1/buffer<61>
                                                       XLXI_23/Mmux_Cpu_data4bus111
    SLICE_X57Y55.D4      net (fanout=32)       0.317   Data_in<19>
    SLICE_X57Y55.D       Tilo                  0.053   U6/XLXI_1/buffer<61>
                                                       M5/Mmux_Disp_num112
    SLICE_X56Y55.C2      net (fanout=2)        0.708   M5/Mmux_Disp_num111
    SLICE_X56Y55.C       Tilo                  0.053   U6/XLXI_1/buffer<19>
                                                       M5/Mmux_Disp_num113
    SLICE_X61Y55.A6      net (fanout=13)       0.311   Disp_num<19>
    SLICE_X61Y55.A       Tilo                  0.053   M5/Mmux_Disp_num81
                                                       U6/XLXI_2/HTS3/MSEG/AND19
    SLICE_X59Y55.B3      net (fanout=2)        0.461   U6/XLXI_2/HTS3/MSEG/XLXN_39
    SLICE_X59Y55.B       Tilo                  0.053   M5/Mmux_Disp_num110
                                                       U6/XLXI_2/HTS3/MSEG/XLXI_41
    SLICE_X59Y56.D5      net (fanout=1)        0.393   U6/XLXN_16<31>
    SLICE_X59Y56.DMUX    Tilo                  0.172   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_4/Mmux_o251
    SLICE_X59Y56.B4      net (fanout=1)        0.302   U6/XLXN_14<31>
    SLICE_X59Y56.CLK     Tas                   0.019   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (2.536ns logic, 3.040ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_23 (SLICE_X59Y57.A5), 125 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.650 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO20 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y55.C6      net (fanout=1)        0.419   XLXN_142<20>
    SLICE_X63Y55.C       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       XLXI_23/Mmux_Cpu_data4bus131
    SLICE_X63Y55.D4      net (fanout=32)       0.318   Data_in<20>
    SLICE_X63Y55.D       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       M5/Mmux_Disp_num132
    SLICE_X62Y56.D1      net (fanout=2)        0.623   M5/Mmux_Disp_num131
    SLICE_X62Y56.D       Tilo                  0.053   U6/XLXI_1/buffer<13>
                                                       M5/Mmux_Disp_num133
    SLICE_X62Y58.D3      net (fanout=13)       0.544   Disp_num<20>
    SLICE_X62Y58.D       Tilo                  0.053   U6/XLXI_1/buffer<11>
                                                       U6/XLXI_2/HTS2/MSEG/AND19
    SLICE_X63Y58.B6      net (fanout=2)        0.522   U6/XLXI_2/HTS2/MSEG/XLXN_39
    SLICE_X63Y58.B       Tilo                  0.053   M5/Mmux_Disp_num181
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_41
    SLICE_X59Y57.C5      net (fanout=1)        0.545   U6/XLXN_16<23>
    SLICE_X59Y57.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_4/Mmux_o161
    SLICE_X59Y57.A5      net (fanout=1)        0.192   U6/XLXN_14<23>
    SLICE_X59Y57.CLK     Tas                   0.018   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (2.529ns logic, 3.163ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.650 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO22 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y55.A6      net (fanout=1)        0.423   XLXN_142<22>
    SLICE_X63Y55.A       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X63Y55.B5      net (fanout=32)       0.205   Data_in<22>
    SLICE_X63Y55.B       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       M5/Mmux_Disp_num152
    SLICE_X63Y57.C1      net (fanout=2)        0.579   M5/Mmux_Disp_num151
    SLICE_X63Y57.C       Tilo                  0.053   U6/XLXI_1/buffer<5>
                                                       M5/Mmux_Disp_num153
    SLICE_X62Y58.D6      net (fanout=13)       0.655   Disp_num<22>
    SLICE_X62Y58.D       Tilo                  0.053   U6/XLXI_1/buffer<11>
                                                       U6/XLXI_2/HTS2/MSEG/AND19
    SLICE_X63Y58.B6      net (fanout=2)        0.522   U6/XLXI_2/HTS2/MSEG/XLXN_39
    SLICE_X63Y58.B       Tilo                  0.053   M5/Mmux_Disp_num181
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_41
    SLICE_X59Y57.C5      net (fanout=1)        0.545   U6/XLXN_16<23>
    SLICE_X59Y57.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_4/Mmux_o161
    SLICE_X59Y57.A5      net (fanout=1)        0.192   U6/XLXN_14<23>
    SLICE_X59Y57.CLK     Tas                   0.018   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (2.529ns logic, 3.121ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.650 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO23 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y59.A6      net (fanout=1)        0.510   XLXN_142<23>
    SLICE_X58Y59.A       Tilo                  0.053   M5/disp_data<15>
                                                       XLXI_23/Mmux_Cpu_data4bus161
    SLICE_X58Y59.B5      net (fanout=32)       0.222   Data_in<23>
    SLICE_X58Y59.B       Tilo                  0.053   M5/disp_data<15>
                                                       M5/Mmux_Disp_num162
    SLICE_X61Y58.D2      net (fanout=2)        0.658   M5/Mmux_Disp_num161
    SLICE_X61Y58.D       Tilo                  0.053   U6/XLXI_1/buffer<3>
                                                       M5/Mmux_Disp_num163
    SLICE_X62Y58.D5      net (fanout=13)       0.413   Disp_num<23>
    SLICE_X62Y58.D       Tilo                  0.053   U6/XLXI_1/buffer<11>
                                                       U6/XLXI_2/HTS2/MSEG/AND19
    SLICE_X63Y58.B6      net (fanout=2)        0.522   U6/XLXI_2/HTS2/MSEG/XLXN_39
    SLICE_X63Y58.B       Tilo                  0.053   M5/Mmux_Disp_num181
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_41
    SLICE_X59Y57.C5      net (fanout=1)        0.545   U6/XLXN_16<23>
    SLICE_X59Y57.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_4/Mmux_o161
    SLICE_X59Y57.A5      net (fanout=1)        0.192   U6/XLXN_14<23>
    SLICE_X59Y57.CLK     Tas                   0.018   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (2.529ns logic, 3.062ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_22 (SLICE_X63Y52.B4), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.655 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO23 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y59.A6      net (fanout=1)        0.510   XLXN_142<23>
    SLICE_X58Y59.A       Tilo                  0.053   M5/disp_data<15>
                                                       XLXI_23/Mmux_Cpu_data4bus161
    SLICE_X58Y59.B5      net (fanout=32)       0.222   Data_in<23>
    SLICE_X58Y59.B       Tilo                  0.053   M5/disp_data<15>
                                                       M5/Mmux_Disp_num162
    SLICE_X61Y58.D2      net (fanout=2)        0.658   M5/Mmux_Disp_num161
    SLICE_X61Y58.D       Tilo                  0.053   U6/XLXI_1/buffer<3>
                                                       M5/Mmux_Disp_num163
    SLICE_X61Y56.C3      net (fanout=13)       0.509   Disp_num<23>
    SLICE_X61Y56.C       Tilo                  0.053   U6/XLXN_16<21>
                                                       U6/XLXI_2/HTS2/MSEG/AND14
    SLICE_X60Y56.C6      net (fanout=2)        0.286   U6/XLXI_2/HTS2/MSEG/XLXN_49
    SLICE_X60Y56.C       Tilo                  0.053   U6/XLXI_1/buffer<63>
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_40
    SLICE_X63Y52.D5      net (fanout=1)        0.646   U6/XLXN_16<22>
    SLICE_X63Y52.DMUX    Tilo                  0.172   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_4/Mmux_o151
    SLICE_X63Y52.B4      net (fanout=1)        0.302   U6/XLXN_14<22>
    SLICE_X63Y52.CLK     Tas                   0.019   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_1/buffer_22_rstpot
                                                       U6/XLXI_1/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.536ns logic, 3.133ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.655 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO20 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y55.C6      net (fanout=1)        0.419   XLXN_142<20>
    SLICE_X63Y55.C       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       XLXI_23/Mmux_Cpu_data4bus131
    SLICE_X63Y55.D4      net (fanout=32)       0.318   Data_in<20>
    SLICE_X63Y55.D       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       M5/Mmux_Disp_num132
    SLICE_X62Y56.D1      net (fanout=2)        0.623   M5/Mmux_Disp_num131
    SLICE_X62Y56.D       Tilo                  0.053   U6/XLXI_1/buffer<13>
                                                       M5/Mmux_Disp_num133
    SLICE_X61Y56.C6      net (fanout=13)       0.439   Disp_num<20>
    SLICE_X61Y56.C       Tilo                  0.053   U6/XLXN_16<21>
                                                       U6/XLXI_2/HTS2/MSEG/AND14
    SLICE_X60Y56.C6      net (fanout=2)        0.286   U6/XLXI_2/HTS2/MSEG/XLXN_49
    SLICE_X60Y56.C       Tilo                  0.053   U6/XLXI_1/buffer<63>
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_40
    SLICE_X63Y52.D5      net (fanout=1)        0.646   U6/XLXN_16<22>
    SLICE_X63Y52.DMUX    Tilo                  0.172   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_4/Mmux_o151
    SLICE_X63Y52.B4      net (fanout=1)        0.302   U6/XLXN_14<22>
    SLICE_X63Y52.CLK     Tas                   0.019   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_1/buffer_22_rstpot
                                                       U6/XLXI_1/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (2.536ns logic, 3.033ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.655 - 0.713)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO22 Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y55.A6      net (fanout=1)        0.423   XLXN_142<22>
    SLICE_X63Y55.A       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X63Y55.B5      net (fanout=32)       0.205   Data_in<22>
    SLICE_X63Y55.B       Tilo                  0.053   M5/Mmux_Disp_num131
                                                       M5/Mmux_Disp_num152
    SLICE_X63Y57.C1      net (fanout=2)        0.579   M5/Mmux_Disp_num151
    SLICE_X63Y57.C       Tilo                  0.053   U6/XLXI_1/buffer<5>
                                                       M5/Mmux_Disp_num153
    SLICE_X61Y56.C5      net (fanout=13)       0.510   Disp_num<22>
    SLICE_X61Y56.C       Tilo                  0.053   U6/XLXN_16<21>
                                                       U6/XLXI_2/HTS2/MSEG/AND14
    SLICE_X60Y56.C6      net (fanout=2)        0.286   U6/XLXI_2/HTS2/MSEG/XLXN_49
    SLICE_X60Y56.C       Tilo                  0.053   U6/XLXI_1/buffer<63>
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_40
    SLICE_X63Y52.D5      net (fanout=1)        0.646   U6/XLXN_16<22>
    SLICE_X63Y52.DMUX    Tilo                  0.172   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_4/Mmux_o151
    SLICE_X63Y52.B4      net (fanout=1)        0.302   U6/XLXN_14<22>
    SLICE_X63Y52.CLK     Tas                   0.019   U6/XLXI_1/buffer<22>
                                                       U6/XLXI_1/buffer_22_rstpot
                                                       U6/XLXI_1/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (2.536ns logic, 2.951ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_31 (SLICE_X59Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_32 (FF)
  Destination:          U6/XLXI_1/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_32 to U6/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.100   SEGDT_OBUF
                                                       U6/XLXI_1/buffer_32
    SLICE_X59Y56.B5      net (fanout=2)        0.213   U6/XLXI_1/buffer<32>
    SLICE_X59Y56.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31_rstpot
                                                       U6/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.068ns logic, 0.213ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_33 (SLICE_X55Y62.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_34 (FF)
  Destination:          U6/XLXI_1/buffer_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.668 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_34 to U6/XLXI_1/buffer_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.CQ      Tcko                  0.100   U6/XLXI_1/buffer<34>
                                                       U6/XLXI_1/buffer_34
    SLICE_X55Y62.A5      net (fanout=2)        0.277   U6/XLXI_1/buffer<34>
    SLICE_X55Y62.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<33>
                                                       U6/XLXI_1/buffer_33_rstpot
                                                       U6/XLXI_1/buffer_33
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.068ns logic, 0.277ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_49 (SLICE_X58Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_50 (FF)
  Destination:          U6/XLXI_1/buffer_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_50 to U6/XLXI_1/buffer_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y53.CQ      Tcko                  0.118   U6/XLXI_1/buffer<50>
                                                       U6/XLXI_1/buffer_50
    SLICE_X58Y54.A6      net (fanout=2)        0.113   U6/XLXI_1/buffer<50>
    SLICE_X58Y54.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<49>
                                                       U6/XLXI_1/buffer_49_rstpot
                                                       U6/XLXI_1/buffer_49
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.059ns logic, 0.113ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.658|    5.853|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 51  Score: 22292  (Setup/Max: 22292, Hold: 0)

Constraints cover 10657 paths, 0 nets, and 2231 connections

Design statistics:
   Minimum period:  11.706ns{1}   (Maximum frequency:  85.426MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 21 13:42:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 792 MB



