$date
	Tue Sep 27 19:13:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fetch $end
$var wire 32 ! data [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$scope module a1 $end
$var wire 32 $ addr [31:0] $end
$var wire 1 # clk $end
$var wire 32 % data [31:0] $end
$upscope $end
$scope task test $end
$var reg 32 & addr_in [31:0] $end
$var reg 32 ' data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 '
b0 &
b111111111010101111001101 %
b0 $
x#
b0 "
b111111111010101111001101 !
$end
#5
0#
#10
1#
#15
0#
