{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 20:59:53 2019 " "Info: Processing started: Wed Mar 13 20:59:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendSoft -c VendSoft --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendSoft -c VendSoft --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[8\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[8\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[9\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[9\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[16\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[16\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[17\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[17\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[18\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[18\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[19\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[19\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[20\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[20\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[21\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[21\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[25\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[25\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[26\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[26\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[28\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[28\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[29\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[29\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[0\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[0\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[1\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[1\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[4\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[4\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\] " "Warning: Node \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\]\" is a latch" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect " "Info: Detected gated clock \"system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect\" as buffer" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~4 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~4\" as buffer" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5\" as buffer" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6\" as buffer" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[24\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[24\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|d_read " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|d_read\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 3448 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|d_read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1\" as buffer" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0\" as buffer" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2\" as buffer" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[4\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[4\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[3\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[3\]\" as buffer" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] register system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] -4.198 ns " "Info: Slack time is -4.198 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]\" and destination register \"system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "54.36 MHz 18.396 ns " "Info: Fmax is 54.36 MHz (period= 18.396 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.928 ns + Largest register register " "Info: + Largest register to register requirement is -1.928 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.642 ns " "Info: - Launch edge is 2.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.964 ns + Largest " "Info: + Largest clock skew is -6.964 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.648 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2837 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.648 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] 3 REG LCFF_X29_Y12_N5 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.28 % ) " "Info: Total cell delay = 0.537 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.111 ns ( 79.72 % ) " "Info: Total interconnect delay = 2.111 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[2] {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 9.612 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 9.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2837 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\] 3 REG LCFF_X22_Y12_N11 3 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X22_Y12_N11; Fanout = 3; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.398 ns) 3.615 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2 4 COMB LCCOMB_X22_Y12_N14 1 " "Info: 4: + IC(0.326 ns) + CELL(0.398 ns) = 3.615 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.410 ns) 4.444 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~3 5 COMB LCCOMB_X23_Y12_N14 7 " "Info: 5: + IC(0.419 ns) + CELL(0.410 ns) = 4.444 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 7; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~3'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.436 ns) 5.319 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5 6 COMB LCCOMB_X24_Y12_N2 3 " "Info: 6: + IC(0.439 ns) + CELL(0.436 ns) = 5.319 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 3; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 5.739 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6 7 COMB LCCOMB_X24_Y12_N22 3 " "Info: 7: + IC(0.270 ns) + CELL(0.150 ns) = 5.739 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 3; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 6.155 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect 8 COMB LCCOMB_X24_Y12_N18 25 " "Info: 8: + IC(0.266 ns) + CELL(0.150 ns) = 6.155 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 25; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.000 ns) 8.084 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl 9 COMB CLKCTRL_G14 17 " "Info: 9: + IC(1.929 ns) + CELL(0.000 ns) = 8.084 ns; Loc. = CLKCTRL_G14; Fanout = 17; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 9.612 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] 10 REG LCCOMB_X30_Y12_N30 2 " "Info: 10: + IC(1.378 ns) + CELL(0.150 ns) = 9.612 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 2; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 25.81 % ) " "Info: Total cell delay = 2.481 ns ( 25.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.131 ns ( 74.19 % ) " "Info: Total interconnect delay = 7.131 ns ( 74.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[2] {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[2] {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.270 ns - Longest register register " "Info: - Longest register to register delay is 2.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] 1 REG LCCOMB_X30_Y12_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 2; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 0.411 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529 2 COMB LCCOMB_X30_Y12_N28 1 " "Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X30_Y12_N28; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.149 ns) 0.814 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~530 3 COMB LCCOMB_X30_Y12_N22 1 " "Info: 3: + IC(0.254 ns) + CELL(0.149 ns) = 0.814 ns; Loc. = LCCOMB_X30_Y12_N22; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~530'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.210 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~531 4 COMB LCCOMB_X30_Y12_N0 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.210 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~531'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.607 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\] 5 COMB LCCOMB_X30_Y12_N4 2 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.150 ns) 2.186 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result_nxt\[2\]~12 6 COMB LCCOMB_X29_Y12_N4 1 " "Info: 6: + IC(0.429 ns) + CELL(0.150 ns) = 2.186 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result_nxt\[2\]~12'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 3852 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.270 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] 7 REG LCFF_X29_Y12_N5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.270 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.833 ns ( 36.70 % ) " "Info: Total cell delay = 0.833 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 63.30 % ) " "Info: Total interconnect delay = 1.437 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.270 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] {} system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 {} system0:u0|cpu:the_cpu|A_slow_inst_result[2] {} } { 0.000ns 0.261ns 0.254ns 0.246ns 0.247ns 0.429ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[2] {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.612 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.270 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] {} system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 {} system0:u0|cpu:the_cpu|A_slow_inst_result[2] {} } { 0.000ns 0.261ns 0.254ns 0.246ns 0.247ns 0.429ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' 131 " "Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' along 131 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request register system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 974 ps " "Info: Slack time is 974 ps for clock \"CLOCK_50\" between source register \"system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request\" and destination register \"system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.176 ns + Largest register register " "Info: + Largest register to register requirement is 2.176 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.642 ns " "Info: - Launch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.032 ns + Largest " "Info: + Largest clock skew is 0.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 470 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X12_Y9_N13 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 1; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "H:/altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.632 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2837 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request 3 REG LCFF_X20_Y9_N21 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X20_Y9_N21; Fanout = 2; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "system0_clock_0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "system0_clock_0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../../../altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "H:/altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.202 ns - Longest register register " "Info: - Longest register to register delay is 1.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request 1 REG LCFF_X20_Y9_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N21; Fanout = 2; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "system0_clock_0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.149 ns) 1.118 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder 2 COMB LCCOMB_X12_Y9_N12 1 " "Info: 2: + IC(0.969 ns) + CELL(0.149 ns) = 1.118 ns; Loc. = LCCOMB_X12_Y9_N12; Fanout = 1; COMB Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "H:/altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.202 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X12_Y9_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.202 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 1; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "H:/altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 19.38 % ) " "Info: Total cell delay = 0.233 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 80.62 % ) " "Info: Total interconnect delay = 0.969 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.202 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.969ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.202 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.969ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[2\] register sld_hub:sld_hub_inst\|tdo 135.91 MHz 7.358 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 135.91 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[2\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 7.358 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.470 ns + Longest register register " "Info: + Longest register to register delay is 3.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 1 REG LCFF_X40_Y9_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y9_N9; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.398 ns) 1.195 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LCCOMB_X38_Y9_N26 2 " "Info: 2: + IC(0.797 ns) + CELL(0.398 ns) = 1.195 ns; Loc. = LCCOMB_X38_Y9_N26; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "h:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "h:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.271 ns) 2.190 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X38_Y8_N14 1 " "Info: 3: + IC(0.724 ns) + CELL(0.271 ns) = 2.190 ns; Loc. = LCCOMB_X38_Y8_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.721 ns sld_hub:sld_hub_inst\|tdo~6 4 COMB LCCOMB_X38_Y8_N6 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.721 ns; Loc. = LCCOMB_X38_Y8_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.398 ns) 3.386 ns sld_hub:sld_hub_inst\|tdo~10 5 COMB LCCOMB_X38_Y8_N8 1 " "Info: 5: + IC(0.267 ns) + CELL(0.398 ns) = 3.386 ns; Loc. = LCCOMB_X38_Y8_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.470 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X38_Y8_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.470 ns; Loc. = LCFF_X38_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.426 ns ( 41.10 % ) " "Info: Total cell delay = 1.426 ns ( 41.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 58.90 % ) " "Info: Total interconnect delay = 2.044 ns ( 58.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.797ns 0.724ns 0.256ns 0.267ns 0.000ns } { 0.000ns 0.398ns 0.271ns 0.275ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.417 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.417 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X38_Y8_N9 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X38_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.412 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 4.412 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 3 REG LCFF_X40_Y9_N9 10 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 4.412 ns; Loc. = LCFF_X40_Y9_N9; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.17 % ) " "Info: Total cell delay = 0.537 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.875 ns ( 87.83 % ) " "Info: Total interconnect delay = 3.875 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.797ns 0.724ns 0.256ns 0.267ns 0.000ns } { 0.000ns 0.398ns 0.271ns 0.275ns 0.398ns 0.084ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|Vend:the_Vend\|VendMachine:vend\|SEG_Number\[5\] register system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\] -643 ps " "Info: Minimum slack time is -643 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|SEG_Number\[5\]\" and destination register \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.056 ns + Shortest register register " "Info: + Shortest register to register delay is 1.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|SEG_Number\[5\] 1 REG LCFF_X32_Y13_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y13_N9; Fanout = 1; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|SEG_Number\[5\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA~33 2 COMB LCCOMB_X32_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA~33'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] system0:u0|Vend:the_Vend|VendMachine:vend|oDATA~33 } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.271 ns) 1.056 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\] 3 REG LCCOMB_X31_Y13_N26 1 " "Info: 3: + IC(0.462 ns) + CELL(0.271 ns) = 1.056 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA~33 system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.594 ns ( 56.25 % ) " "Info: Total cell delay = 0.594 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 43.75 % ) " "Info: Total interconnect delay = 0.462 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] system0:u0|Vend:the_Vend|VendMachine:vend|oDATA~33 system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.056 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA~33 {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.699 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.699 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-5.000 ns + " "Info: + Hold relationship between source and destination is -5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -7.358 ns " "Info: + Latch edge is -7.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.949 ns + Smallest " "Info: + Smallest clock skew is 6.949 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 9.604 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 9.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2837 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\] 3 REG LCFF_X22_Y12_N11 3 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X22_Y12_N11; Fanout = 3; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.398 ns) 3.615 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2 4 COMB LCCOMB_X22_Y12_N14 1 " "Info: 4: + IC(0.326 ns) + CELL(0.398 ns) = 3.615 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.410 ns) 4.444 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~3 5 COMB LCCOMB_X23_Y12_N14 7 " "Info: 5: + IC(0.419 ns) + CELL(0.410 ns) = 4.444 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 7; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~3'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.436 ns) 5.319 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5 6 COMB LCCOMB_X24_Y12_N2 3 " "Info: 6: + IC(0.439 ns) + CELL(0.436 ns) = 5.319 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 3; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 5.739 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6 7 COMB LCCOMB_X24_Y12_N22 3 " "Info: 7: + IC(0.270 ns) + CELL(0.150 ns) = 5.739 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 3; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 6.155 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect 8 COMB LCCOMB_X24_Y12_N18 25 " "Info: 8: + IC(0.266 ns) + CELL(0.150 ns) = 6.155 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 25; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.000 ns) 8.084 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl 9 COMB CLKCTRL_G14 17 " "Info: 9: + IC(1.929 ns) + CELL(0.000 ns) = 8.084 ns; Loc. = CLKCTRL_G14; Fanout = 17; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.150 ns) 9.604 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\] 10 REG LCCOMB_X31_Y13_N26 1 " "Info: 10: + IC(1.370 ns) + CELL(0.150 ns) = 9.604 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[5\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 25.83 % ) " "Info: Total cell delay = 2.481 ns ( 25.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.123 ns ( 74.17 % ) " "Info: Total interconnect delay = 7.123 ns ( 74.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2837 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|SEG_Number\[5\] 3 REG LCFF_X32_Y13_N9 1 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X32_Y13_N9; Fanout = 1; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|SEG_Number\[5\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] system0:u0|Vend:the_Vend|VendMachine:vend|oDATA~33 system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.056 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA~33 {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 0.323ns 0.271ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[16] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[16] {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 {} system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect {} system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5] {} } { 0.000ns 1.091ns 1.013ns 0.326ns 0.419ns 0.439ns 0.270ns 0.266ns 1.929ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.436ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 13 " "Warning: Can't achieve minimum setup and hold requirement SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 along 13 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register system0:u0\|sdram:the_sdram\|i_cmd\[3\] register system0:u0\|sdram:the_sdram\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\" and destination register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 1 REG LCFF_X15_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|sdram:the_sdram\|Selector0~0 2 COMB LCCOMB_X15_Y6_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 1; COMB Node = 'system0:u0\|sdram:the_sdram\|Selector0~0'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 } "NODE_NAME" } } { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X15_Y6_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.690 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 470 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X15_Y6_N13 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 470 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X15_Y6_N13 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_test:sw\|key_scan\[4\] KEY\[0\] CLOCK_50 8.926 ns register " "Info: tsu for register \"key_test:sw\|key_scan\[4\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 8.926 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.237 ns + Longest pin register " "Info: + Longest pin to register delay is 9.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 46 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 46; PIN Node = 'KEY\[0\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.123 ns) + CELL(0.413 ns) 7.398 ns key_test:sw\|key_scan\[5\]~6 2 COMB LCCOMB_X36_Y13_N28 6 " "Info: 2: + IC(6.123 ns) + CELL(0.413 ns) = 7.398 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 6; COMB Node = 'key_test:sw\|key_scan\[5\]~6'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.536 ns" { KEY[0] key_test:sw|key_scan[5]~6 } "NODE_NAME" } } { "key_test.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/key_test.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.660 ns) 9.237 ns key_test:sw\|key_scan\[4\] 3 REG LCFF_X41_Y12_N27 7 " "Info: 3: + IC(1.179 ns) + CELL(0.660 ns) = 9.237 ns; Loc. = LCFF_X41_Y12_N27; Fanout = 7; REG Node = 'key_test:sw\|key_scan\[4\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { key_test:sw|key_scan[5]~6 key_test:sw|key_scan[4] } "NODE_NAME" } } { "key_test.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/key_test.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 20.95 % ) " "Info: Total cell delay = 1.935 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.302 ns ( 79.05 % ) " "Info: Total interconnect delay = 7.302 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.237 ns" { KEY[0] key_test:sw|key_scan[5]~6 key_test:sw|key_scan[4] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.237 ns" { KEY[0] {} KEY[0]~combout {} key_test:sw|key_scan[5]~6 {} key_test:sw|key_scan[4] {} } { 0.000ns 0.000ns 6.123ns 1.179ns } { 0.000ns 0.862ns 0.413ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "key_test.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/key_test.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.633 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2837 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.633 ns key_test:sw\|key_scan\[4\] 3 REG LCFF_X41_Y12_N27 7 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X41_Y12_N27; Fanout = 7; REG Node = 'key_test:sw\|key_scan\[4\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl key_test:sw|key_scan[4] } "NODE_NAME" } } { "key_test.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/key_test.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.096 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl key_test:sw|key_scan[4] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} key_test:sw|key_scan[4] {} } { 0.000ns 1.091ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.237 ns" { KEY[0] key_test:sw|key_scan[5]~6 key_test:sw|key_scan[4] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.237 ns" { KEY[0] {} KEY[0]~combout {} key_test:sw|key_scan[5]~6 {} key_test:sw|key_scan[4] {} } { 0.000ns 0.000ns 6.123ns 1.179ns } { 0.000ns 0.862ns 0.413ns 0.660ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl key_test:sw|key_scan[4] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} key_test:sw|key_scan[4] {} } { 0.000ns 1.091ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[4\] system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|rDIG\[7\] 7.572 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[4\]\" through register \"system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|rDIG\[7\]\" is 7.572 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.671 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2837 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.671 ns system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|rDIG\[7\] 3 REG LCFF_X29_Y5_N1 7 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X29_Y5_N1; Fanout = 7; REG Node = 'system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|rDIG\[7\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] } "NODE_NAME" } } { "SEG7_LUT_8/hdl/SEG7_LUT_8.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/SEG7_LUT_8/hdl/SEG7_LUT_8.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.134 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SEG7_LUT_8/hdl/SEG7_LUT_8.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/SEG7_LUT_8/hdl/SEG7_LUT_8.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.009 ns + Longest register pin " "Info: + Longest register to pin delay is 7.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|rDIG\[7\] 1 REG LCFF_X29_Y5_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N1; Fanout = 7; REG Node = 'system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|rDIG\[7\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] } "NODE_NAME" } } { "SEG7_LUT_8/hdl/SEG7_LUT_8.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/SEG7_LUT_8/hdl/SEG7_LUT_8.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.408 ns) 0.957 ns system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|SEG7_LUT:u1\|WideOr2~0 2 COMB LCCOMB_X29_Y5_N20 1 " "Info: 2: + IC(0.549 ns) + CELL(0.408 ns) = 0.957 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 1; COMB Node = 'system0:u0\|seg7_lut_8:the_seg7_lut_8\|SEG7_LUT_8:the_SEG7_LUT_8\|SEG7_LUT:u1\|WideOr2~0'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1|WideOr2~0 } "NODE_NAME" } } { "SEG7_LUT_8/hdl/SEG7_LUT.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/SEG7_LUT_8/hdl/SEG7_LUT.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.410 ns) + CELL(2.642 ns) 7.009 ns HEX1\[4\] 3 PIN PIN_AA24 0 " "Info: 3: + IC(3.410 ns) + CELL(2.642 ns) = 7.009 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'HEX1\[4\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1|WideOr2~0 HEX1[4] } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 43.52 % ) " "Info: Total cell delay = 3.050 ns ( 43.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.959 ns ( 56.48 % ) " "Info: Total interconnect delay = 3.959 ns ( 56.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1|WideOr2~0 HEX1[4] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] {} system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1|WideOr2~0 {} HEX1[4] {} } { 0.000ns 0.549ns 3.410ns } { 0.000ns 0.408ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1|WideOr2~0 HEX1[4] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7] {} system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1|WideOr2~0 {} HEX1[4] {} } { 0.000ns 0.549ns 3.410ns } { 0.000ns 0.408ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "system0:u0\|sdram:the_sdram\|za_data\[15\] DRAM_DQ\[15\] CLOCK_50 1.400 ns register " "Info: th for register \"system0:u0\|sdram:the_sdram\|za_data\[15\]\" (data pin = \"DRAM_DQ\[15\]\", clock pin = \"CLOCK_50\") is 1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.521 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 470 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.268 ns) 2.521 ns system0:u0\|sdram:the_sdram\|za_data\[15\] 3 REG IOC_X0_Y4_N0 2 " "Info: 3: + IC(1.136 ns) + CELL(0.268 ns) = 2.521 ns; Loc. = IOC_X0_Y4_N0; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|za_data\[15\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|za_data[15] } "NODE_NAME" } } { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 50.26 % ) " "Info: Total cell delay = 1.267 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.254 ns ( 49.74 % ) " "Info: Total interconnect delay = 1.254 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|za_data[15] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|za_data[15] {} } { 0.000ns 0.000ns 0.118ns 1.136ns } { 0.000ns 0.999ns 0.000ns 0.268ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.088 ns + " "Info: + Micro hold delay of destination is 0.088 ns" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 668 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.209 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[15\] 1 PIN PIN_AA5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA5; Fanout = 1; PIN Node = 'DRAM_DQ\[15\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.209 ns) 1.209 ns system0:u0\|sdram:the_sdram\|za_data\[15\] 2 REG IOC_X0_Y4_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(1.209 ns) = 1.209 ns; Loc. = IOC_X0_Y4_N0; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|za_data\[15\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { DRAM_DQ[15] system0:u0|sdram:the_sdram|za_data[15] } "NODE_NAME" } } { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 100.00 % ) " "Info: Total cell delay = 1.209 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { DRAM_DQ[15] system0:u0|sdram:the_sdram|za_data[15] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.209 ns" { DRAM_DQ[15] {} system0:u0|sdram:the_sdram|za_data[15] {} } { 0.000ns 0.000ns } { 0.000ns 1.209ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|za_data[15] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|za_data[15] {} } { 0.000ns 0.000ns 0.118ns 1.136ns } { 0.000ns 0.999ns 0.000ns 0.268ns } "" } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { DRAM_DQ[15] system0:u0|sdram:the_sdram|za_data[15] } "NODE_NAME" } } { "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.209 ns" { DRAM_DQ[15] {} system0:u0|sdram:the_sdram|za_data[15] {} } { 0.000ns 0.000ns } { 0.000ns 1.209ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 25 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 21:00:01 2019 " "Info: Processing ended: Wed Mar 13 21:00:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
